CrCM  PFC  Boost Converter Design

Mladen Ivankovic
Infineon Technologies North America (IFNA) Corp.
Attention please!

THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS APPLICATION NOTE.

Information
For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings
Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

DN 2013-10
Subjects: CrCM PFC Boost Converter Design
Author: Mladen Ivankovic (IFNA PMM SMD AMR PMD 3)

We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: [Mladen.Ivankovic@infineon.com]
Table of contents

1 Introduction ............................................................................................................................................. 4
2 Boost topology ......................................................................................................................................... 4
3 PFC Modes of Operation ........................................................................................................................ 5
4 CrCM PFC Boost Design Equations ....................................................................................................... 7
   4.1 Rectifier bridge ................................................................................................................................. 7
   4.2 Input Capacitor .................................................................................................................................. 7
   4.3 Input Inductor ................................................................................................................................... 8
   4.4 MOSFET .......................................................................................................................................... 10
   4.5 Boost diode ...................................................................................................................................... 13
   4.6 Output Capacitor .............................................................................................................................. 13
   4.7 Heatsink .......................................................................................................................................... 14
5 References .............................................................................................................................................. 16
1 Introduction

Power Factor Correction (PFC) shapes the input current of the power supply to be in synchronization with the mains voltage, in order to maximize the real power drawn from the mains. In a perfect PFC circuit, load should look like a pure resistance load. The input current is a clean sine wave and in phase with the voltage, with no input current harmonics. This document is intended to discuss the topology and operational mode for low power (<300W) PFC applications, and provide detailed design equations through an example.

2 Boost topology

Active PFC can be achieved by any basic topology, the boost converter (Figure 2.1) is the most popular topology used in PFC applications. The advantages of boost topology are:

- Voltage gain >1 works for AC input
- Only one MOSFET
- Control Voltage referred to ground
- capable of high efficiency
- simple choke, no problems with magnetic coupling
- CCM provides continuous input current
- CCM mode with favorable waveform factor for conduction loss

The disadvantages of boost topology are:

- MOSFET: $V_{DS} = V_O > V_i$
- no galvanic isolation - short circuit protection a problem
- Medium ripple current loading of output capacitor
- CCM Mode requires hard switching of boost diode- SiC required for high efficiency

Comments on other topologies:

- Buck:
  Lacks voltage gain; pulsating input current
- Buck/Boost:
  Complex, output voltage has opposite polarity, pulsating input current
- Flyback:
  Easily resistive, but pulsating input current (can be solved with interleaved), but 2x copper losses for given magnetic
- SEPIC:
  Step down/step up with continuous input current, but having two inductors, two capacitors, more complex control, only one inductor can be made sinusoidal, more distortion.
Boost Key Waveforms

Figure 2.1

3 PFC Modes of Operation

The boost converter can operate in three modes; continuous conduction mode (CCM), discontinuous conduction mode (DCM), and critical conduction mode (CrCM). Fig. 3.1 shows modeled waveforms to illustrate the inductor and input currents in the three operating modes, for the same exact voltage and power conditions.

Quick comparison between operating modes is given in the table below:
<table>
<thead>
<tr>
<th>Part / Characteristic</th>
<th>CrCM Variable Frequency</th>
<th>Fixed Frequency CCM</th>
<th>Variable Frequency CCM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Current</td>
<td>High Ripple current - large EMI filter</td>
<td>Lower Ripple Current- smaller EMI</td>
<td>Lower Ripple Current - smaller EMI</td>
</tr>
<tr>
<td>² I XR MOSFET loss</td>
<td>High conduction loss: 9-12% penalty</td>
<td>Trapezoidal waveform- lower loss</td>
<td>Trapezoidal waveform- lower loss</td>
</tr>
<tr>
<td>MOSFET t&lt;sub&gt;ON&lt;/sub&gt;</td>
<td>Quasi resonant Ton possible</td>
<td>High- dependent on Boost diode</td>
<td>High- dependent on Boost diode</td>
</tr>
<tr>
<td>MOSFET t&lt;sub&gt;OFF&lt;/sub&gt;</td>
<td>Toff at 2x input current- high loss High f&lt;sub&gt;SW&lt;/sub&gt; = higher losses</td>
<td>Lower - Toff dependent on design</td>
<td>Lower- Toff dependent on design</td>
</tr>
<tr>
<td>Boost Diode</td>
<td>Slow, cheap type OK- select for QR</td>
<td>Best performance with SiC or GaN</td>
<td>Best performance with SiC or GaN</td>
</tr>
<tr>
<td>Inductor</td>
<td>Design for high ripple- gapped soft ferrite usually best choice; combine with Litz wire; lower temp range</td>
<td>Design for high average LF current and lower ripple current; powdered core: Kool Mu, High Flux</td>
<td>Design for high average LF current and lower ripple current; powdered core: Kool Mu, High Flux</td>
</tr>
<tr>
<td>Output Capacitor</td>
<td>Sized for f&lt;sub&gt;AC&lt;/sub&gt; input current, very HF RMS ripple current</td>
<td>Sized for f&lt;sub&gt;AC&lt;/sub&gt; input current, HF RMS ripple current</td>
<td>Sized for f&lt;sub&gt;AC&lt;/sub&gt; input current, HF RMS ripple current</td>
</tr>
<tr>
<td>PF/Distortion</td>
<td>Controller and design dependent; can be quite good</td>
<td>Controller and design dependent; fixed CCM inherently higher distortion due to current loop</td>
<td>Controller and design dependent; very low distortion possible; few off the shelf controller solutions</td>
</tr>
<tr>
<td>Power Density</td>
<td>Design dependent on inductor and semiconductors</td>
<td>Design dependent on inductor and semiconductors</td>
<td>Design dependent on inductor and semiconductors</td>
</tr>
<tr>
<td>Cost</td>
<td>Low for lower power levels; EMI filter a limit</td>
<td>Better at higher power levels</td>
<td>Better at higher power levels</td>
</tr>
</tbody>
</table>

### 4 CrCM PFC Boost Design Equations

The following are design equations for the CrCM operated boost, also a design example is integrated to further clarify the usage of all equations. The boost converter encounters the maximum current stress and
power losses at the minimum line voltage condition \( (V_{inmin}) \), hence, all design equations and power losses will be using the low line voltage condition.

### Table 1 Specifications

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>90-270 Vac 60 Hz</td>
</tr>
<tr>
<td>Output voltage</td>
<td>420 V</td>
</tr>
<tr>
<td>Maximum power</td>
<td>150 W</td>
</tr>
<tr>
<td>Minimum frequency</td>
<td>25 kHz</td>
</tr>
<tr>
<td>Output voltage ripple</td>
<td>10 Vp-p</td>
</tr>
<tr>
<td>Hold-up time</td>
<td>16.6 ms @ ( V_{o,\text{min}} = 350 \text{ V} )</td>
</tr>
<tr>
<td>Estimated efficiency ( \eta )</td>
<td>0.9</td>
</tr>
</tbody>
</table>

#### 4.1 Rectifier Bridge

The bridge total power loss is calculated using the average input current flowing through two of the bridge rectifying diodes.

\[
P_{\text{bridge}} = 4 \cdot \frac{\sqrt{2}}{\pi} \cdot \frac{P_o}{V_{inmin} \eta} \cdot V_{f,\text{bridge}}
\]

\[
P_{\text{bridge}} = 4 \cdot \frac{\sqrt{2}}{\pi} \cdot \frac{150}{90 \cdot 0.9} \cdot V_{f,\text{bridge}} = 3.17 \cdot V_{f,\text{bridge}} \text{ W.}
\]

\[
P_{\text{bridge}} = 3.33 \times 1.5 = 5 \text{ W}
\]

#### 4.2 Input Capacitor

The input high frequency filter \( C_{in} \) has to attenuate the switching noise due to the high frequency inductor current ripple (twice of average line current). The worst conditions will occur on the peak of the minimum input voltage.

The maximum high frequency voltage ripple is usually imposed between 1% and 10% of the minimum rated input voltage. This is expresses by a coefficient \( r \) (typically, \( r = 0.01 \) to 0.1).

\[
C_{in} = \frac{I_{rms}}{2\pi \cdot f_{sw} \cdot r \cdot V_{inmin}}
\]

High values of \( C_{in} \) helps EMI filter but causes lower power factor to decrease (higher displacement component), especially at high input voltage and low load. Low values of \( C_{in} \) improve power factor (lower displacement component) but require larger EMI filter.

#### 4.3 Input Inductor

Let’s define following parameters:

- \( a \) - ratio between peak input voltage and output voltage (DC bus voltage)

\[
a_{\text{max}} := 1.41 \frac{V_{inmax}}{V_o}
\]

\[
a_{\text{max}} = 9.064 \times 10^{-1}
\]

\[
a_{\text{min}} := 1.41 \frac{V_{inmin}}{V_o}
\]

\[
a_{\text{min}} = 3.021 \times 10^{-1}
\]

\( R_o \) - equivalent output load (resistance)
Ro := \frac{V_o^2}{P_{in}}

Ro = 1.058 \times 10^3

Switching frequency is changing with input voltage amplitude and angle. Amplitude varies from minimum (90V*1.41) to maximum (270*1.41) value. Angle is changing from 0 to \pi during each half grid cycle. Switching frequency as function of these two variable is represented on graph below:

f(x, y) := \frac{1}{2} \sqrt{\frac{2}{2}} \cdot (1 - y \cdot \sin(x))

One can notice that during each cycle (angle axis) switching frequency start with maximum value travels through minimum value at peak voltage (angle = \pi/2) and goes back to maximum. See details below:

Also, when amplitude changes from minimum value (90*1.41) to the maximum value (270*1.41) frequency travel from one minimum through maximum to another minimum value. One needs to choose smaller of these two and use to calculate inductance value. Details are given below:
Frequency multiplier at max input voltage.

\[ f\left(\frac{\pi}{2}, a_{\text{max}}\right) = 1.922 \times 10^{-2} \]

Frequency multiplier at max input voltage.

\[ f\left(\frac{\pi}{2}, a_{\text{min}}\right) = 1.593 \times 10^{-2} \]

One needs to select condition at overall minimum frequency, so:

boost inductor value is:

\[ \text{Lin} := \frac{R_{o}}{f_{\text{sw min}}} \min \left[ f\left(\frac{\pi}{2}, a_{\text{min}}\right), f\left(\frac{\pi}{2}, a_{\text{max}}\right) \right] \]

\[ \text{Lin} = 6.743 \times 10^{-4} \]
Design criteria comment:
Calculated $L_p$ was to obtain operating frequencies higher than 25 kHz at peak input voltage (min or max) and twice of nominal output power (to cover start up and load transients). Let’s calculate other inductor parameters like peak current and RMS current. Peak current is responsible for inductor saturation and RMS current together with inductor resistance produces heat. These three parameters ($L_{in}$, $I_{PKin}$ and $I_{RMSin}$) determine inductor and a vendor can design and provide inductor based on them.

Peak Input current

$$I_{PKin} := 4 \frac{P_{in}}{V_{o_{min}} V_{o}}$$

IPKin = 5.253

RMS Input current

$$I_{RMSin} = I_{PKin} \sqrt{\frac{3}{2}}$$

IRMSin = 2.145

4.4 MOSFET

In order to select the optimum MOSFET, one must understand the MOSFET requirements in a CrCM boost converter. High voltage MOSFETS have several families based on different technologies, which each target a specific application, topology or operation. For a boost converter, the following are some major MOSFET selection considerations:

- Low FOMs - $R_{on,*}Q_g$ and $R_{on,*}Q_{oss}$
- Fast Turn-on/off switching, gate plateau near middle of gate drive range
- Low Output capacitance $C_{oss}$ for low switching energy, to increase light load efficiency.
- Switching and conduction losses must be balanced for minimum total loss; this is typically optimized at the low line condition, where worse case losses and temperature rise occur.
- VDS rating to handle spikes/overshoots
- Low thermal resistance $R_{th,JC}$.
- Package selection must consider the resulting total thermal resistance from junction to ambient.
- Body diode speed and reverse recovery charge are not important, since body diode never conducts in a boost converter.

The recommended CoolMOS MOSFET series for boost applications are the CP series and the C6/E6 series.

CP CoolMOS provides fastest switching (Error! Reference source not found.), hence, best performance, but requires careful design in terms of gate driving circuit and PCB layout. While C6/E6 series provides cost advantage, easier design, but less performance compare to CP series.

MOSFET IPW60R199CP is selected, and its parameters will be used for the following calculations.

The MOSFET rms current across the 60Hz line cycle can be calculated by the following equation, and consequently the MOSFET conduction loss is obtained.
MOSFET RMS current:

\[ \text{RMS}_{\text{sw}} = \sqrt{\frac{1}{6} \times \frac{4}{a_{\text{min}}} \times \frac{9}{\pi}} \]

\[ \text{RMS}_{\text{sw}} = 0.352 \]

\[ \text{IRMS}_{\text{sw}} = \text{IPKin}\text{RMS}\text{sw} \]

\[ \text{IRMS}_{\text{sw}} = 1.849 \]

MOSFET conduction losses are:

\[ P_{\text{cond}} = \text{IRMS}_{\text{sw}}^2 \times R_{\text{on(100°C)}} \]

The switching losses due to current – voltage cross, occur only at turn-off because of the Critical Conduction Mode operation.

\[ P_{\text{cross}} = V_o \times IPKav \times t_{\text{fall}} \times f_{\text{pav}} \]

Average input peak current is:

\[ IPKav = IPKin \times \frac{2}{\pi} = 3.34 \text{ A} \]

Where \( t_{\text{fall}} \) is crossover time at turn off. Estimate value is around \( t_{\text{fall}} = 10nS \).

Average switching frequency needs to be calculated at minimum input voltage as well.

Let’s first calculate MOSFET on time.

MOSFET on time at minimum input voltage:

\[ T_{\text{on}} = \frac{IPKinLin}{a_{\text{min}}Vo} \]

\[ T_{\text{on}} = 2.791 \times 10^{-5} \]

Switching frequency as function of input voltage angle is given on Fig 4.2:

\[ f_{\text{sw}}(x) := \frac{1}{T_{\text{on}}} (1 - a_{\text{min}}\sin(x)) \]

\[ f_{\text{sw}} := \frac{1}{\pi} \int_0^\pi f_{\text{sw}}(x) \, dx \]

\[ f_{\text{sw}} = 2.893 \times 10^4 \]

Now, one can calculate switching losses as:

\[ P_{\text{cross}} = 420 \times 3.34 \times 10nS \times 29kHz \]

\[ P_{\text{cross}} = 0.4W \]

Turn-on the losses are due to the discharge of the total drain-source capacitance inside the MOSFET.

\[ P_{\text{cup}} = E_{\text{oss}} \times f_{\text{swav}} \]

Where \( E_{\text{oss}} \) is energy contained in the MOSFET output capacitance.
This is the worst case scenario, if MOSFET turns on at max voltage. Because MOSFET operates in QR mode
This value is much smaller, an estimate says that is usually half of this value. So,
\[ P_{cap} = 0.12W \]

**MOSFET total losses are:**
\[ P_{tot} = P_{cond} + P_{cros} + P_{cap} \]
\[ P_{tot} = 1.2W \]

### 4.5 Boost Diode

The boost freewheeling diode will be a fast recovery one. The value of its DC and RMS current, useful for losses computation, are respectively:

**Diode RMS current:**

\[
\text{RMSd} = \frac{1}{3} \sqrt{\frac{4\alpha}{\pi}}
\]

\[
\text{RMSd} = 0.207
\]

**IRMSd := IPKinRMSx**

\[
\text{IRMSd} = 1.086
\]

The conduction losses can be estimated as follows:
\[ P_{con} = V_{lo} \cdot I_{do} + R_d \cdot I_{drms}^2 \]

Where \( V_{lo} \) (threshold voltage) and \( R_d \) (differential resistance) are parameters of the diode.

The breakdown voltage is fixed with the same criteria as the MOSFET.

### 4.6 Output Capacitor:

The output bulk capacitor (Co) selection depends on the DC output voltage, the output power and the desired voltage ripple. The 100 to 120Hz (twice the mains frequency) voltage ripple is a function of the capacitor impedance and the peak capacitor current:

**Output capacitor value based on ripple:**

\[
\text{Cor} := \frac{P_o}{4\pi \cdot f \cdot V_o \cdot \Delta V_o}
\]

\[
\text{Cor} = 2.707 \times 10^{-5}
\]

\( \Delta V_o \) is usually selected in the range of less than 5% of the output voltage.

Although ESR usually does not affect the output ripple, it has to be taken into account for power losses calculation. The total RMS capacitor ripple current, including mains frequency and switching frequency components, is:

**Output capacitor RMS current:**
If the application has to guarantee a specified hold-up time, the selection criterion of the capacitance will change: Co has to deliver the output power for a certain time (tHold) with a specified maximum dropout voltage:

Output capacitor based on hold up time:

\[
Coh := \frac{2P_{\text{thold}}}{V_o^2 - V_{omin}^2}
\]

\[
Coh = 2.268 \times 10^{-5}
\]

where Vomin is the minimum output voltage value (which takes load regulation and output ripple into account) and Vopmin is the minimum output operating voltage before the ‘power fail’ detection from the downstream system supplied by the PFC.

Final selection is larger out of these two:

\[
Co := \max(Co, Coh)
\]

\[
Co = 2.707 \times 10^{-5}
\]

### 4.7 Heatsink

The MOSFET and diode can have separate heatsinks or share the same one, however, the selection of the heatsink is based on its required thermal resistivity.

In case of separate heatsinks for the diode and MOSFET, thermal resistors are modeled as in Figure 4.1.

\[
R_{\text{thSA,FET}} = \frac{T_{j,FET} - T_A}{P_{FET}} - R_{\text{thCS,FET}} - R_{\text{thJC,FET}}
\]

\[
R_{\text{thSA,diode}} = \frac{T_{j,\text{diode}} - T_A}{P_{\text{diode}}} - R_{\text{thCS,diode}} - R_{\text{thJC,diode}}
\]

In case of a single heatsink for both the diode and the MOSFET, thermal resistors are modeled as in Figure 4.2.

The maximum heatsink temperature \(T_S\) is the minimum outcome of the two equations below

\[
T_S = \frac{T_{j,\text{diode}} - P_{\text{diode}} \cdot (R_{\text{thCS,diode}} + R_{\text{thJC,diode}})}{P_{\text{diode}}}
\]

\[
T_S = \frac{T_{j,FET} - P_{FET} \cdot (R_{\text{thCS,FET}} + R_{\text{thJC,FET}})}{P_{FET}}
\]

Once \(T_S\) is specified, then the heatsink thermal resistance can be calculated.

\[
R_{\text{thSA}} = \frac{T_S - T_A}{P_{\text{FET}} + P_{\text{diode}}}
\]
$R_{thJC}$ is the thermal resistance from junction to case, this is specified in the MOSFET and Diode datasheets.

$R_{thCS}$ is the thermal resistance from case to heatsink, typically low compared to the overall thermal resistance, its value depends on the interface material, for example, thermal grease and thermal pad.

$R_{thSA}$ is the thermal resistance from heatsink to ambient, this is specified in the heatsink datasheets, it depends on the heatsink size and design, and is a function of the surroundings, for example, a heatsink could have different values for $R_{thSA}$ for different airflow conditions.

$T_S$ is the heatsink temperature, $T_C$ is the case temperature, $T_A$ is the ambient temperature.

$P_{FET}$ is FET's total power loss, $P_{diode}$ is diode's total power loss.
5 References

http://www.infineon.com/dgdl/infineon_CoolMOS_Selection-Guide.pdf?folderId=db3a304314dca389011528372fbb12ac&fieldId=db3a30432f91014f012f95fc7c24399d

http://www.infineon.com/dgdl/Application+Note+CoolMOS+CP+(AN_CoolMOS_CP_01_Rev.+1.2).pdf?folderId=db3a304412b407950112b408e8c90004&fieldId=db3a304412b407950112b40ac9a40688


[4] ST Application Note: “AN-966 Enhanced transition mode power factor controller”

[5] Infineon Technologies Application Note: “CCM Boost converter design” by Abdel-Rahman Sam, Infineon Technologies; January 2013

Symbols used in formulas

\( V_{\text{in, min}} \): Minimum input voltage
\( V_{\text{o}} \): Output voltage
\( V_{\text{in, max}} \): Maximum input voltage
\( V_{\text{o}} \): Output voltage
\( P_{\text{o}} \): Output power
\( f_{\text{sw}} \): Switching frequency
\( T_{\text{sw}} \): Switching time period
\( f_{\text{line}} \): Line frequency

\( L_{\text{in}} \): Input Inductor
\( I_{\text{AV, in}} \): Inductor average current across the line cycle
\( I_{\text{PK, in}} \): Inductor peak current

\( V_{F, \text{bridge}} \): Bridge diode forward voltage drop
\( P_{\text{bridge}} \): Bridge power loss

\( R_{\text{on(100C)}} \): MOSFET on resistance at 100°C
\( Q_{gs} \): MOSFET gate-source charge
\( Q_{gd} \): MOSFET gate-drain charge
\( Q_{g} \): MOSFET total gate charge
\( R_{g} \): MOSFET gate resistance
\( V_{pl} \): MOSFET gate plateau voltage
\( V_{th} \): MOSFET gate threshold voltage
\( t_{\text{on}} \): MOSFET switching on time
\( t_{\text{off}} \): MOSFET switching off time
\( E_{\text{oss}} \): MOSFET output capacitance switching energy
\( I_{\text{RMS,sw}} \): MOSFET rms current across the line cycle
\( P_{\text{cond}} \): MOSFET conduction loss
\( P_{\text{cross}} \): MOSFET switching off power loss
\( P_{\text{cap}} \): MOSFET output capacitance switching loss

\( I_{\text{D, o}} \): Boost diode average current
\( I_{\text{RMS, d}} \): Boost diode average current
\( V_{F, d} \): Boost diode threshold forward voltage drop
\( P_{\text{D, on}} \): Boost diode conduction loss

\( C_{o} \): Output capacitor
\( E_{\text{SR}} \): Output capacitor resistance
\( t_{\text{hold}} \): Hold-up time
\( V_{\text{omin}} \): Hold-up minimum output voltage
\( \Delta V_{o} \): Output voltage ripple
\( IRMS_{c} \): Output capacitor rms current