

Version 19.3

CONTENTS

Overview		Acceleration Platforms and Solutions	
■ Intel® FPGA Solutions Portfolio	1		
		Intel FPGA Programmable Acceleration Overview	61
Devices		■ Intel Acceleration Stack for Intel Xeon® CPU with FPGAs	62
■ 10 nm Device Portfolio		Intel FPGA Programmable Acceleration Cards	63
- Intel Agilex™ FPGA and SoC Overview	2	- Intel Programmable Acceleration Card with	63
- Intel Agilex FPGA Features	4	Intel Arria 10 GX FPGA	C 4
■ Generation 10 Device Portfolio		 Intel FPGA Programmable Acceleration Card D5005 Intel FPGA Programmable Acceleration Card N3000 	64 65
- Generation 10 FPGAs and SoCs	6	Intel FPGA Programmable Acceleration Card N3000 Intel FPGA Programmable Acceleration Card	66
- Intel Stratix® 10 FPGA and SoC Overview	7	Comparison	00
- Intel Stratix 10 FPGA Features	9		
- Intel Stratix 10 SoC Features	11	Accelerated Workload Solutions	67
- Intel Stratix 10 TX Features	13		
- Intel Stratix 10 MX Features	15	Design Tools, OS Support, and Processors	
- Intel Stratix 10 DX Features	17	Intel Quartus® Prime Software	68
- Intel Arria® 10 FPGA and SoC Overview	20	DSP Builder for Intel FPGAs	71
- Intel Arria 10 FPGA Features	21	■ Intel FPGA SDK for OpenCL™	72
- Intel Arria 10 SoC Features	23	· ·	
- Intel Cyclone® 10 FPGA Overview	25	Intel SoC FPGA Embedded Development Suite	73
- Intel Cyclone 10 GX FPGA Features	26	SoC Operating System Support	74
- Intel Cyclone 10 LP FPGA Features	27	■ Nios® II Processor	75
- Intel MAX® 10 FPGA Overview	29	■ Nios II Processor Embedded Design Suite	76
- Intel MAX 10 FPGA Features	30	_	
■ 28 nm Device Portfolio		Nios II Processor Operating System Support	77
- Stratix V FPGA Features	31	Intel's Customizable Processor Portfolio	78
- Arria V FPGA and SoC Features	33		
- Cyclone V FPGA Features	35	Intellectual Property	
- Cyclone V SoC Features	37	■ Intel FPGA and DSN Member IP Functions	79
■ 40 nm Device Portfolio			, 0
- Stratix IV FPGA Features	39	Protocols	
- Arria II GZ and GX FPGA Features	41	■ Transceiver Protocols	81
■ 60 nm Device Portfolio		Transceiver Frotocots	01
- Cyclone IV GX and E FPGA Features	43	Development Kits	
- Cyclone III and Cylone III LS FPGA Features	45	■ Intel FPGA and Partner Development Kits	83
■ MAX CPLD Series		■ SoC System on Modules	89
- MAX V and MAX II CPLD Features	47	•	91
		■ Single-Board Computer	
Configuration Devices	49	■ Design Store	92
Device Ordering Codes	50	FPGA Partner Programs	
■ Intel Enpirion® Power Solutions	57	■ Intel FPGA Partner Program	93
- Intel Enpirion Power Solutions	57	■ Intel FPGA Design Solutions Network	94
- Intel Enpirion PowerSoC Solutions	58	- Interired Design Solutions Network	34
- Featured Power Products	59	Training	
		■ Training Overview	95
		Instructor-Led, Virtual, and Online Classes	96

■ Online Training

97

INTEL FPGA SOLUTIONS PORTFOLIO

Intel delivers a broad portfolio of programmable logic devices—FPGAs, SoCs, and CPLDs—together with software tools, intellectual property (IP), embedded processors, customer support, and technical training. Intel's product leadership, excellent value, and superior quality of service give you a measurable advantage. Bring your great ideas to life faster, better, and more cost effectively.

FPGAs and CPLDs

Intel FPGAs and CPLDs give you the flexibility to innovate, differentiate, and stay ahead in the market. We have four classes of FPGAs to meet your market needs, from the industry's highest density and performance to the most cost effective.



Intel Agilex FPGAs

The Intel Agilex FPGA family, built on 10 nm technology, enables customized acceleration and connectivity for a wide range of compute and bandwidth intensive applications, while providing an improvement in performance and reduction in power.



Intel Stratix Series

The Intel Stratix FPGAs and SoC family enables you to deliver high-performance, state-of-the-art products to market faster with lower risk and higher productivity.



Intel Arria Series

The Intel Arria device family delivers performance and power efficiency in the midrange.



Intel Cyclone Series

The Intel Cyclone FPGA series is built to meet your low-power, cost-sensitive design needs, enabling you to get to market faster.



Intel MAX Series

The Intel MAX 10 FPGAs revolutionize non-volatile integration by delivering advanced processing capabilities in a low-cost, single-chip small form.

Power Solutions

Power your systems with Intel Enpirion Power Solutions. Our integrated power management products provide a combination of small footprint, low-noise performance, and high efficiency. Intel Enpirion power system-on-chip (PowerSoC) products provide a qualified and reliable solution that enables you to complete your design faster.



Acceleration Platforms and Solutions

Intel FPGA-based acceleration platforms enable a scalable volume deployment of various workloads in edge, network, cloud, enterprise, and other types of data center environment through Intel FPGA Programmable Acceleration Cards and development software, such as the Intel Acceleration Stack for Intel Xeon CPU with FPGAs and $OpenVINO^{TM}$ toolkit.

Productivity-Enhancing Design Software, Embedded Processing, IP, Development Kits, and Training

With Intel, you get a complete design environment and a wide choice of design tools—all built to work together so your designs are up and running fast. You can try one of our training classes to get a jump-start on your designs. Choose Intel and see how we enhance your productivity and make a difference to your bottom line.



INTEL AGILEX FPGA AND SOC OVERVIEW



www.intel.com/agilex

The Intel Agilex FPGA family leverages heterogeneous 3D system-in-package (SiP) technology to integrate Intel's first FPGA fabric built on 10 nm process technology and second-generation Intel Hyperflex™ FPGA Architecture to deliver up to 40% higher performance¹ or up to 40% lower power¹ for data center, networking, and edge applications. Intel Agilex SoC FPGAs also integrate the quad-core Arm* Cortex*-A53 processor to provide high system integration.

INTEL AGILEX F-SERIES FPGAs AND SoCs

Intel Agilex F-Series FPGAs and SoC FPGAs bring together transceiver support up to 58 Gbps, increased digital signal processing (DSP) capabilities, high system integration, and second-generation Intel Hyperflex FPGA architecture for a wide range of data center, networking, and edge applications. The Intel Agilex F-Series FPGA and SoC family also provides the option to integrate the quad-core Arm Cortex-A53 processor to provide high system integration.


INTEL AGILEX I-SERIES SoC FPGAs

Intel Agilex I-Series SoC FPGAs are optimized for high-performance processor interface and bandwidth-intensive applications. Cache and memory coherent attached to Intel Xeon® processors with Compute Express Link (CXL), hardened PCI Express* (PCIe*) Gen5 support, and transceiver support up to 112 Gbps make the Intel Agilex I-Series SoC FPGAs a compelling choice for applications that demand massive interface bandwidth and high performance.

INTEL AGILEX M-SERIES SoC FPGAs

Intel Agilex M-Series SoC FPGAs are optimized for compute and memory intensive applications. With cache and memory coherent attach to Intel Xeon processors, high-bandwidth memory integration, hardened DDR5 controller, and Intel Optane™ DC persistent memory support, the Intel Agilex M-Series SoC FPGAs are optimized for data-intensive applications that need massive memory in addition to high bandwidth. Coming soon.

Efficient Network Transformation



Datapath Acceleration

VNF Performance Optimization

- Load balancing
- · Data integrity
- · Network translation

Significant Improvements

- Throughput
- Jitter
- Latency

Infrastructure Offload

Optimized Architecture

- vSwitch
- vRouter
- Security

Small Form Factor and Low Power


· Wide range of servers

Product and Performance Information:

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

¹ This comparison is based on the Intel Agilex FPGA and SoC family vs. Intel Stratix 10 FPGA family using simulation results and is subject to change. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications, and roadmaps.

Converged Workload Acceleration for the Data Center



Infrastructure Acceleration

- Network
- Security
- Remote memory access


Application Acceleration

- · Artificial intelligence (AI)
- Search
- · Video transcode
- Database
- 40 TFLOPs of DSP performance¹

Storage Acceleration

- Compression
- Decompression
- Encryption
- · Memory hierarchy management

Agility and Flexibility for All Stages of 5G Implementation



Custom Logic Continuum

FPGA Flexibility

- · High flexibility
- · Short time to market

Rapid Intel eASIC™ Device Optimization

· Power and cost optimization


Full Custom ASIC Optimization

- Best power¹
- Best performance¹
- Best cost¹

Application-Specific Tile Options

- Data converter
- · Vector engine
- · Custom compute

Smart, Safe, and Secure Factory Acceleration



Acceleration and Analytics

- In-line protocol acceleration
- · Look-aside application acceleration

Safety and Security

- Secure boot
- Encryption
- Authentication

Customized Connectivity

- · Time-sensitive networks
- Flexible I/O

Product and Performance Information:

¹ This comparison is based on the Intel Agilex FPGA and SoC family vs. Intel Stratix 10 FPGA using simulation results and is subject to change. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications, and readmans.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

INTEL AGILEX FPGA FEATURES - F SERIES

View device ordering codes on page 50.

PRODU	UCT LINE	AGF 004	AGF 006	AGF 008	AGF 012	AGF 014	AGF 022	AGF 027
	Logic elements (LEs)	392,000	573,480	764,640	1,200,000	1,437,240	2,200,000	2,692,760
	Adaptive logic modules (ALMs)	132,881	194,400	259,200	406,780	487,200	745,763	912,800
	ALM registers	531,525	777,600	1,036,800	1,627,119	1,948,800	2,983,051	3,651,200
	eSRAM memory blocks	0	0	0	2	2	0	0
	eSRAM memory size (Mb)	0	0	0	36	36	0	0
S	M20K memory blocks	1,900	2,844	3,792	5,568	7,110	11,616	13,272
Resources	M20K memory size (Mb)	38	56	74	110	139	210	259
SSOL	MLAB memory count	6644	9720	12960	20,338	24,360	32,788	45,640
R	MLAB memory size (Mb)	4.3	6.2	8.3	13	15.6	21	29.2
	Variable-precision digital signal processing (DSP) blocks	1,640	1,640	2,296	4,000	4,510	6,250	8,736
	18 x 19 multipliers	2,300	3,280	4,592	8,000	9,020	12,500	17,056
	Single-precison or half-precision tera floating point operations per second (TFLOPS)	1.7 / 3.4	2.5 / 5.0	3.5 / 6.9	6.0 / 12.0	7.0 / 13.9	9.4 / 18.8	11.8 / 23.6
s le	Maximum differential (RX or TX) pairs	192	192	288	384	384	384	384
ilab	Memory devices supported			DDF	R4, QDR IV, RLDRA	M 3		
m Ava Resou	Secure data manager	AES-256/SHA-	256 bitstream er		ication, physically ion, side channel a		ion (PUF), ECDSA	256/384 boot
Maximum Available Device Resources	Hard processor system	memory access	(DMA), system m	nemory managem	Iz with 32 KB I/D c ent unit, cache col ce (SPI) x4, I2C x5,	nerency unit, hard	l memory control	lers, USB 2.0x2,
	F-Tile PCI Express hard IP blocks (Gen4x16) or bifurcateable 2X PCIe Gen4 x8 (EP) or 4X Gen4 x4 (RP)	1	1	1	1	1	1	1
F-Tile Device Resources	F-Tile transciever channel count PAM4 (up to 58 Gbps) - RS and KP forward error correction (FEC) Non-return-to-zero (NRZ) (up to 32 Gbps)	24x PAM-4 32x NRZ	24x PAM-4 32x NRZ	24x PAM-4 32x NRZ	24x PAM-4 32x NRZ	24x PAM-4 32x NRZ	48x PAM-4 64x NRZ	48x PAM-4 64x NRZ
	F-Tile 10/25/50/100/200/400G Ethernet MAC + FEC hard intellectual property (IP) blocks	2	2	2	2	2	4	4
Device es	P-Tile PCIe hard IP blocks (Gen4x16) or bifurcateable 2X PCIe Gen4 x8 (EP) or 4X Gen4 x4 (RP)	-	-	1	1	1	1	1
E-Tile / P-Tile Device Resources	E-Tile transceiver channel count PAM4 (up to 57.8 Gbps) - RS and KP FEC NRZ (up to 28.9 Gbps)	-	-	12x PAM-4 24x NRZ	12x PAM-4 24x NRZ	12x PAM-4 24x NRZ	12x PAM-4 24x NRZ	12x PAM-4 24x NRZ
ш	E-Tile 100G Ethernet MAC + FEC hard IP blocks	-	-	4	4	4	4	4
GPIO (L	VDS) / F-Tile 32 Gbps (56 Gbps)							
suc	F894A (F-Tile x1) (29 mm x 29 mm, Hex 1.0 mm pitch)	384(192)/16(12)	384(192)/16(12)					
ge Optic Pins	R1681A (F-Tile x2) (46 mm x 35 mm, Hex 1.0 mm pitch)	384(192)/32(24)	384(192)/32(24)	384(192)/32(24)				
- Package and I/O P	R1957A (F-Tile x2) (50 mm x 37.5 mm, Hex 1.0 mm pitch)	384(192)/32(24)	384(192)/32(24)	576(288)/32(24)	576(288)/32(24)	576(288)/32(24)		
F-Tile - Package Options and I/O Pins	R2280A (F-Tile x2) (50 mm x 42.5 mm, Hex 1.0 mm pitch)				768(384)/32(24)	768(384)/32(24)		
F-I	R3343A (F-Tile x4) (59 mm x 53 mm, Hex 1.0 mm pitch)						768(384)/64(48)	768(384)/64(48)
GPIO (L	VDS) / E-Tile 29 Gbps (58 Gbps) / P-Tile 1	6 Gbps PCle						
Tile - ions or	R2068A (E-Tile + P-Tile) (52 mm x 37.5 mm, Hex 1.0 mm pitch)			576(288)/24(12)/16	576(288)/24(12)/16	576(288)/24(12)/16		
E-Tile and P-Tile - Package Options and I/O Pins	R2486A (E-Tile + P-Tile) (55 mm x 42.5 mm, Hex 1.0 mm pitch)				768(384)/16(8)/16	768(384)/16(8)/16		
w 70					768(384)/24(12)/16	768(384)/24(12)/16	768(384)/24(12)/16	768(384)/24(12)/16


INTEL AGILEX FPGA FEATURES - I SERIES

View device ordering codes on page 50.

PRODU	JCT LINE	AGI 022	AGI 027				
	Logic elements (LEs)	2,200,000	2,692,760				
	Adaptive logic modules (ALMs)	745,763	912,800				
	ALM registers	2,983,051	3,651,200				
	eSRAM memory blocks	0	0				
	eSRAM memory size (Mb)	0	0				
rces	M20K memory blocks	11,616	13,272				
Resources	M20K memory size (Mb)	210	259				
Re	MLAB memory count	32,788	45,640				
	MLAB memory size (Mb)	21	29.2				
	Variable-precision digital signal processing (DSP) blocks	6,250	8,736				
	18 x 19 multipliers	12,500	17,056				
	Single-precison or half-precision tera floating point operations per second (TFLOPS)	9.4 / 18.8	11.8 / 23.6				
e	Maximum differential (RX or TX) pairs	552	552				
)evic	Memory devices supported	DDR4, QDR I	IV, RLDRAM 3				
m Available D Resources	Secure data manager	function (PUF), ECDSA 256/384 boot c	n or authentication, physically unclonable tode authentication, side channel attack ection				
Maximum Available Device Resources	Hard processor system	Quad-core 64 bit Arm Cortex -A53 up to 1.5 GHz with 32 KB I/D ca coprocessor, 1 MB L2 cache, direct memory access (DMA), system management unit, cache coherency unit, hard memory controllers, L EMAC x3, UART x2, serial peripheral interface (SPI) x4, I2C general purpose timers x7, watchdog timer x4					
R-Tile Device Resources	R-Tile PCI Expresshard IP blocks (Gen5x16) or bifurcateable 2X PCIe Gen5 x8 (EP) or 4X Gen5 x4 (RP)	3	3				
Reso	Compute Express Link (CXL) lanes	48	48				
	F-Tile PCIe hard IP blocks (Gen4x16) or bifurcateable 2X PCIe Gen4 x8 (EP) or 4X Gen4 x4 (RP)	3	3				
F-Tile Device Resources	F-Tile high-speed transceiver channel count PAM4 (up to 112 Gbps) - RS and KP forward error correction (FEC) Non-return-to-zero (NRZ) (up to 56 Gbps)	8x PAM-4 8x NRZ	8x PAM-4 8x NRZ				
F-Tile Reso	F-Tile general-purpose transceiver channels count PAM4 (up to 58 Gbps) - RS and KP FEC NRZ (up to 32 Gbps)	48x PAM-4 64x NRZ	48x PAM-4 64x NRZ				
	F-Tile 10/25/50/100/200/400G Ethernet MAC + FEC hard intellectual property (IP) blocks	2	2				
GPIO (L	VDS) / F-Tile 32 Gbps (58 Gbps) / High-Speed Transceiv	er 58 Gbps (112 Gbps)					
Package Options	R3343A (F-Tile x4) (59 mm x 53 mm, Hex 1.0 mm pitch)	768(384) /64(48)/ 8(8)	768(384) /64(48)/ 8(8)				
	.VDS) / F-Tile 32 Gbps (58 Gbps) / High-Speed Transceiv	er 58 Gbps (112 Gbps) / R-Tile 32 Gbps I	PCIe (CXL) Lanes				
age	R2979A (F-Tile and R-Tile x3) (57.5 mm x 49 mm, Hex 1.0 mm pitch)	768(384)/16(12)/0(0)/48(48)	768(384)/16(12)/0(0)/48(48)				
Package Options	R3803A (F-Tile x3 and R-Tile) (60 mm x 59 mm, Hex 1.0 mm pitch)	1104(552)/48(36)/8(8)/16(16)	1104(552)/48(36)/8(8)/16(16)				

GENERATION 10 FPGAS AND Socs


Intel's Generation 10 FPGAs and SoCs are optimized based on process technology and architecture to deliver the industry's highest performance and highest levels of system integration at the lowest power. Generation 10 device families include Intel Stratix 10 FPGAs and SoCs, Intel Arria 10 FPGAs and SoCs, Intel Cyclone 10 FPGAs, and Intel MAX 10 FPGAs.






- 2X core performance with revolutionary Intel Hyperflex FPGA architecture[†]
- Up to 70% power savings[†]
- Highest density FPGA with up to 2.8 M logic elements (LEs)
- 64 bit quad-core Arm Cortex-A53 processor system
- Up to 10 tera floating point operations per second (TFLOPS) single-precision floating-point throughput
- Built on Intel's 14 nm Tri-Gate process technology





- 15% higher performance than the previous high-end devices[†]
- 40% lower midrange power†
- 1.5 GHz dual-core Arm Cortex-A9 processor
- IP core support, including 100G Ethernet, 150G/300G Interlaken, and PCI Express Gen3
- · Built on TSMC's 20 nm process technology

Intel® Cyclone 10



FPGA


Intel Cyclone 10 GX

- · Optimized for high-bandwidth, high-performance applications
- The industry's first low-cost FPGA with 12.5 Gbps transceiver I/O support
- High-performance 1,866 Mbps external memory interface
- 1.434 Gbps LVDS I/Os
- The industry's first low-cost FPGA with IEEE 754 compliant hard floating-point DSP blocks

Intel Cyclone 10 LP

- · Optimized for cost and power-sensitive applications
- · Chip-to-chip bridging
- · I/O expansion
- · Control applications





- · Single-chip, dual-configuration non-volatile FPGA
- · Optimal system component integration for half the PCB space of traditional volatile FPGAs
- · Broad range of IP including analog-to-digital converters (ADCs), DSP, and the Nios II embedded soft processor

INTEL STRATIX 10 FPGA AND Soc Overview

www.intel.com/stratix10

Intel FPGAs and SoCs deliver breakthrough advantages in performance, power efficiency, density, and system integration that are unmatched in the industry. Featuring the revolutionary Intel Hyperflex FPGA architecture and built on the Intel 14 nm Tri-Gate process, Intel Stratix 10 devices deliver 2X core performance gains over previous-generation, high-performance FPGAs with up to 70% lower power[†].

Up to 512 GBps HBM2 DRAM Bandwidth	ariarits			HBM2 DRAM SiP	HBM2 DRAM SiP ¹
Dual-Mode 58G PAM-4 30G NRZ Transceiver	rs (XCVR)		58G PAM-4 XCVR	58G PAM-4 XCVR	58G PAM-4 XCVR
Quad Core 64-bit Arm* Cortex*-A53 HPS up to 1.5 GHz ¹	FPGA Fabric	Quad Core Arm A53	Quad Core Arm A53 ¹	FPGA	Quad Core Arm A53 ¹
 • Intel Hyperflex™ FPGA Architecture • Up to 10 TFLOPS DSP • Secure Device Manager 	Tablic	FPGA Fabric	FPGA Fabric	Fabric	FPGA Fabric
 Monolithic Fabric 28G NRZ Transceivers (GX/SX/TX/MX) PCIe* Gen4 or UPI (DX) 	28G XCVR PCIe Gen3	28G XCVR PCIe Gen3	28G XCVR PCIe Gen3	28G XCVR PCIe Gen3	PCIe Gen4, UPI
Note: 1. Not all features are available in every device.	Intel [*] Stratix 10 GX	Intel [*] Stratix 10 SX	Intel [*] Stratix 10 TX	Intel [*] Stratix 10 MX	Intel [*] Stratix [*] 10 DX

The figure above shows the core performance benchmarks achieved by early access customers using the Intel Stratix 10 Hyperflex FPGA architecture. With the 2X performance increase, customers in multiple end markets can achieve significant improvements in both throughput and area utilization, with up to 70% lower power[†].

Intel® Stratix® 10 Device Family Variants


Intel Stratix 10 FPGA and SoC system integration breakthroughs include:

- · Heterogeneous 3D system in package (SiP) integration
- The highest density FPGA fabric with up to 2.8 million LEs
- Up to 10 TFLOPS of IEEE 754 compliant single-precision floating-point DSP throughput
- Secure Device Manager (SDM) with the most comprehensive security capabilities
- Integrated quad-core 64 bit Arm Cortex-A53 hard processor system up to 1.5 GHz
- Complementary optimized and validated Intel Enpirion power solutions
- Dual-mode 30 Gbps non-return-to-zero (NRZ) and 58 Gbps PAM-4 transceivers
- HBM2 DRAM SiP delivering up to 512 GBps of memory bandwidth

7

These unprecedented capabilities make Intel Stratix 10 devices uniquely positioned to address the design challenges in next-generation, high-performance systems in virtually all end markets including wireline and wireless communications, computing, storage, military, broadcast, medical, and test and measurement.

Communications







- 400G/500G/1T optical transmission
- 200G/400G bridging and aggregation
- 982 MHz remote radio head
- Mobile backhaul
- 5G wireless communications

Computing and Storage







- · Data center server acceleration
- High-performance computing (HPC)
- · Oil and gas exploration
- Bioscience

Defense








- Next-generation radar
- · Secure communications
- Avionics and guidance systems

Broadcast







- · High-end broadcast studio
- · High-end broadcast distribution
- Headend encoder or EdgeQAM or converged multiservice access platform (CMAP)

INTEL STRATIX 10 FPGA FEATURES

View device ordering codes on page 50.

RODUCT LINE	GX 400	GX 650	GX 850	GX 1100	GX 1650	GX 2100	GX 2500	GX 2800	GX 1660	GX 2110
Logic elements (LEs) ¹	378,000	612,000	841,000	1,325,000	1,624,000	2,005,000	2,422,000	2,753,000	1,679,000	2,073,000
Adaptive logic modules (ALMs)	128,160	207,360	284,960	449,280	550,540	679,680	821,150	933,120	569,200	702,720
ALM registers	512,640	829,440	1,139,840	1,797,120	2,202,160	2,718,720	3,284,600	3,732,480	2,276,800	2,810,880
Hyper-Registers from Intel Hyperflex FPGA architecture				Millions of I	Hyper-Registers distribute	ed throughout the monolit	thic FPGA fabric			
Programmable clock trees synthesizable					Hundreds of synt	thesizable clock trees				
M20K memory blocks	1,537	2,489	3,477	5,461	5,851	6,501	9,963	11,721	6,162	6,847
M20K memory size (Mb)	30	49	68	107	114	127	195	229	120	134
MLAB memory size (Mb)	2	3	4	7	8	11	13	15	9	11
Variable-precision digital signal processing (DSP) blocks	648	1,152	2,016	2,592	3,145	3,744	5,011	5,760	3,326	3,960
18 x 19 multipliers	1,296	2,304	4,032	5,184	6,290	7,488	10,022	11,520	6,652	7,920
Peak fixed-point performance (TMACS) ²	2.6	4.6	8.1	10.4	12.6	15.0	20.0	23.0	13.3	15.8
Peak floating-point performance (TFLOPS) ³	1.0	1.8	3.2	4.1	5.0	6.0	8.0	9.2	5.3	6.3
Maximum user I/O pins	392	392	688	UART x	2, SPI x4, I2C x5, general p	ourpose timers x7, watchd	log timer x4 1160	1160	688	688
Hard processor system⁴				UART x	2, SPI x4, I2C x5, general p	ourpose timers x7, watchd	log timer x4			
					336		576	576	336	336
Maximum LVDS pairs 1.6 Gbps (RX or TX)	192	192	336	336	96	336 96	96	96	48	48
Total full duplex transceiver count GXT full duplex transceiver count (up to 28.3 Gbps)	24 16	24	32	32	64	64	64	64	32	32
GX full duplex transceiver count (up to 28.3 Gbps) GX full duplex transceiver count (up to 17.4 Gbps)	8	8	16	16	32	32	32	32	16	16
PCI Express hard intellectual property (IP) blocks (Gen3 x16)	1	1	2	2	4	4	4	4	2	2
Memory devices supported				DDR	4, DDR3, DDR2, DDR, QDR	R II, QDR II+, RLDRAM II, RI	DRAM 3, HMC, MoSys			
cage Options and I/O Pins: General-Purpose I/O (GPIO) Count, H	ligh-Voltage I/O Count,	LVDS Pairs, and Transceiv	ver Count ^{5, 6}							
52 pin (35 mm x 35 mm, 1.0 mm pitch)	392,8,192,24	392,8,192,24	-	-	-	-	-	-	-	-
60 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)	-	-	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,
97 pin (50 mm x 50 mm, 1.0 mm pitch)	-	-	-	-	704,32,336,96	704,32,336,96	704,32,336,96	704,32,336,96	-	-
12 pin (55 mm x 55 mm, 1.0 mm pitch)	_	_	_	_	_	_	1160,8,576,24	1160,8,576,24	_	_
the state of the s							_	_		

Notes:

- 1. LE counts valid in comparing across Intel FPGA devices, and are conservative vs. competing FPGAs.
- 2. Fixed point performance assumes the use of pre-adder.
- 3. Floating point performance is IEEE-754 compliant single-precision.
- 4. Quad-core Arm Cortex-A53 hard processor system only available in Intel Stratix 10 SX SoCs.
- 5. A subset of pins for each package are used for high-voltage 3.0 V and 2.5 V interfaces.
- 6. All data is preliminary and subject to change without prior notice.

392,8,192,24 Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, and transceiver count.

■ Indicates pin migration path.

INTEL STRATIX 10 Soc FEATURES

View device ordering codes on page 50.

PR	ODUCT LINE	SX 400	SX 650	SX 850	SX 1100	SX 1650	SX 2100	SX 2500	SX 2800			
	Logic elements (LEs) ¹	378,000	612,000	841,000	1,325,000	1,624,000	2,005,000	2,422,000	2,753,000			
	Adaptive logic modules (ALMs)	128,160	207,360	284,960	449,280	550,540	679,680	821,150	933,120			
	ALM registers	512,640	829,440	1,139,840	1,797,120	2,202,160	2,718,720	3,284,600	3,732,480			
	Hyper-Registers from Intel Hyperflex FPGA architecture	Millions of Hyper-Registers distributed throughout the monolithic FPGA fabric										
S	Programmable clock trees synthesizable				Hundreds of synthe	esizable clock trees						
ource	M20K memory blocks	1,537	2,489	3,477	5,461	5,851	6,501	9,963	11,721			
Resc	M20K memory size (Mb)	30	49	68	107	114	127	195	229			
	MLAB memory size (Mb)	2	3	4	7	8	11	13	15			
	Variable-precision digital signal processing (DSP) blocks	648	1,152	2,016	2,592	3,145	3,744	5,011	5,760			
	18 x 19 multipliers	1,296	2,304	4,032	5,184	6,290	7,488	10,022	11,520			
	Peak fixed-point performance (TMACS) ²	2.6	4.6	8.1	10.4	12.6	15.0	20.0	23.0			
	Peak floating-point performance (TFLOPS) ³	1.0	1.8	3.2	4.1	5.0	6.0	8.0	9.2			
	Secure device manager AES-256/SHA-256 bitstream encryption/authentication, physically unclonable function (PUF), ECDSA 256/384 boot code authentication, side channel attack protection											
Features	Hard processor system⁴	Quad-core 64-bit Arm Cortex-A53 up to 1.5 GHz with 32KB I/D cache, NEON coprocessor, 1 MB L2 Cache, direct memory access (DMA), system memory management unit, cache coherency unit, hard memory controllers, USB 2.0 x2, 1G EMAC x3, UART x2, SPI x4, I2C x5, general purpose timers x7, watchdog timer x4										
al Fe	Maximum user I/O pins	392	392	688	688	704	704	1160	1160			
ctura	Maximum LVDS pairs 1.6 Gbps (RX or TX)	192	192	336	336	336	336	576	576			
chite	Total full duplex transceiver count	24	24	48	48	96	96	96	96			
Ā	GXT full duplex transceiver count (up to 28.3 Gbps)	16	16	32	32	64	64	64	64			
/O and		8	8	16	16	32	32	32	32			
≤	PCI Express hard intellectual property (IP) blocks (Gen3 x16)	1	1	2	2	4	4	4	4			
	Memory devices supported			DDR4, DDR3	3, DDR2, DDR, QDR II	, QDR II+, RLDRAM I	I, RLDRAM 3, HMC, N	loSys				
Pa	ckage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Vol	tage I/O Count, LVDS P	airs, and Transceiver	Count ^{5, 6}			,					
1	152 pin (35 mm x 35 mm, 1.0 mm pitch)	392,8,192,24	392,8,192,24	-	-	-	-	-	-			
=1 ⁻	760 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)	-	-	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48			
	397 pin (50 mm x 50 mm, 1.0 mm pitch)	-	-	-	-	704,32,336,96	704,32,336,96	704,32,336,96	704,32,336,96			
-2.												

Notes:

- 1. LE counts valid in comparing across Intel FPGA devices, and are conservative vs. competing FPGAs.
- 2. Fixed point performance assumes the use of pre-adder.
- 3. Floating point performance is IEEE-754 compliant single-precision.
- 4. Quad-core Arm Cortex-A53 hard processor system only available in Intel Stratix 10 SX SoCs.
- 5. A subset of pins for each package are used for high-voltage 3.0 V and 2.5 V interfaces.
- 6. All data is preliminary and subject to change without prior notice.

 $\boxed{392,8,192,24} \ \ \text{Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, and transceiver count.}$

Indicates pin migration path.

PRODUCT LINE	HARD PROCESSOR SYSTEM (HPS)
Processor	Quad-core 64 bit Arm Cortex-A53 MPCore* processor
Maximum processor frequency	1.5 GHz ¹
Processor cache and	 L1 instruction cache (32 KB) L1 data cache (32 KB) with error correction code (ECC) Level 2 cache (1 MB) with ECC Floating-point unit (FPU) single and double
co-processors	precision Arm NEON media engine Arm CoreSight* debug and trace technology System Memory Management Unit (SMMU) Cache Coherency Unit (CCU)
Scratch pad RAM	256 KB
HPS DDR memory	DDR4 and DDR3 (Up to 64 bit with ECC)
Direct memory ac- cess (DMA) controller	8 channels
EMAC	3X 10/100/1000 Ethernet media access controller (EMAC) with integrated DMA
USB on-the-go (OTG) controller	2X USB OTG with integrated DMA
UART controller	2X UART 16550 compatible
Serial peripheral interface (SPI) controller	4X SPI
I ² C controller	5X I ² C
Quad SPI flash con- troller	1X SIO, DIO, QIO SPI flash supported
SD/SDIO/MMC con- troller	1X eMMC 4.5 with DMA and CE-ATA support
NAND flash control- ler	1X ONFI 1.0 or later8 and 16 bit support
General-purpose timers	4X
Software-program- mable general-pur- pose I/Os (GPIOs)	Maximum 48 GPIOs
HPS DDR Shared I/O	3X 48 - May be assigned to HPS for HPS DDR access
Direct I/Os	48 I/Os to connect HPS peripherals directly to I/O
Watchdog timers	4X
Security	Secure device manager, Advanced Encryption Standard (AES) AES-256/SHA-256 bitsream encryption/authentication, PUF, ECDSA 256/384 boot code authentication, side channel attack protection

Notes:

1. With overdrive feature.

INTEL STRATIX 10 TX FEATURES

View device ordering codes on page 50.

PRO	DUCT LINE	TX 400	TX 850	TX 850	TX 1100	TX 1100	TX 1650	TX 2100	TX 2500	TX 2500	TX 2800	TX 2800
	Logic elements (LEs) ¹	378,000	841,000	841,000	1,325,000	1,325,000	1,679,000	2,073,000	2,422,000	2,422,000	2,753,000	2,753,000
	Adaptive logic modules (ALMs)	128,160	284,960	284,960	449,280	449,280	569,200	702,720	821,150	821,150	933,120	933,120
	ALM registers	512,640	1,139,840	1,139,840	1,797,120	1,797,120	2,276,800	2,810,880	3,284,600	3,284,600	3,732,480	3,732,480
	Hyper-Registers from Intel Hyperflex FPGA architecture	Millions of Hyper-Registers distributed throughout the monolithic FPGA fabric										
	Programmable clock trees synthesizable					Hundreds	of synthesizable	clock trees				
es	eSRAM memory blocks	-	-	-	-	-	2	2	-	-	-	-
ourc	eSRAM memory size (Mb)	-	-	-	-	-	94.5	94.5	_	-	-	_
eso	M20K memory blocks	1,537	3,477	3,477	5,461	5,461	6,162	6,847	9,963	9,963	11,721	11,721
× [M20K memory size (Mb)	30	68	68	107	107	120	134	195	195	229	229
	MLAB memory size (Mb)	2	4	4	7	7	9	11	13	13	15	15
	Variable-precision digital signal processing (DSP) blocks	648	2,016	2,016	2,592	2,592	3,326	3,960	5,011	5,011	5,760	5,760
Γ	18 x 19 multipliers	1,296	4,032	4,032	5,184	5,184	6,652	7,920	10,022	10,022	11,520	11,520
	Peak fixed-point performance (TMACS) ²	2.6	8.1	8.1	10.4	10.4	13.3	15.8	20.0	20.0	23.0	23.0
	Peak floating-point performance (TFLOPS) ³	1.0	3.2	3.2	4.1	4.1	5.3	6.3	8.0	8.0	9.2	9.2
	Secure device manager	AES-2	56/SHA-256 bits	ream encryption,	/authentication, p	ohysically unclona	able function (PUF), ECDSA 256/384	4 boot code auth	entication, side ch	annel attack prot	ection
	Hard processor system⁴	Quad-co		rency unit, hard r		ers, USB 2.0 x2, 10				s (DMA), system m timers x7, watcho		ent unit,
בו בו		Yes	Yes	Yes	Yes	Yes	-	-	Yes	Yes	Yes	Yes
ğ	Maximum user I/O pins	384	440	440	440	440	440	440	440	296	440	296
- H	Maximum LVDS pairs 1.6 Gbps (RX or TX)	192	216	216	216	216	216	216	216	144	216	144
⋾ ⊢	Total full duplex transceiver count	24	48	72	48	72	96	96	96	144	96	144
)	GXE transceiver count - PAM4 (up to 57.8 Gbps) or NRZ (up to 28.9 Gbps)	12 PAM-4 24 NRZ	12 PAM-4 24 NRZ	24 PAM-4 48 NRZ	12 PAM-4 24 NRZ	24 PAM-4 48 NRZ	36 PAM-4 72 NRZ	36 PAM-4 72 NRZ	36 PAM-4 72 NRZ	60 PAM-4 120 NRZ	36 PAM-4 72 NRZ	60 PAM-4 120 NRZ
[GXT transceiver count - NRZ (up to 28.3 Gbps)	0	16	16	16	16	16	16	16	16	16	16
2	GX transceiver count - NRZ (up to 17.4 Gbps)	0	8	8	8	8	8	8	8	8	8	8
	PCI Express hard intellectual property (IP) blocks (Gen3 x16)	0	1	1	1	1	1	1	1	1	1	1
	100G Ethernet MAC (no FEC) hard IP blocks	0	1	1	1	1	1	1	1	1	1	1
	100G Ethernet MAC + FEC hard IP blocks	4	4	8	4	8	12	12	12	20	12	20
	Memory devices supported				DDR4, DDR3	3, DDR2, DDR, QD	R II, QDR II+, RLDR	RAM II, RLDRAM 3	, HMC, MoSys			
ack	age Options and I/O Pins: General-Purpose I/O (GPIO) Count, Higl	n-Voltage I/O Cou	ınt, LVDS Pairs, E-	Tile Transceiver	Count and H-Tile	Transceiver Count	-5, 6				
	52 pin (35mm x 35mm, 1.0mm pitch)	384,0,192,24,0										
176	50 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)		440,8,216,24,24	-	440,8,216,24,24	-	_	-	_	-	-	-
239	97 pin (50 mm x 50 mm, 1.0 mm pitch)	-	-	440,8,216,48,24	-	440,8,216,48,24	440,8,216,72,24	440,8,216,72,24	440,8,216,72,24	-	440,8,216,72,24	-
291	12 pin (55 mm x 55 mm, 1.0 mm pitch)	-	-	-	-	-	_	-	_	296,8,144,120,24	_	296,8,144,120,24

Notes:

- 1. LE counts valid in comparing across Intel FPGA devices, and are conservative vs. competing FPGAs.
- $\ \ \, \hbox{2. Fixed point performance assumes the use of pre-adder.}$
- 3. Floating point performance is IEEE-754 compliant single-precision.
- 4. Quad-core Arm Cortex-A53 hard processor system present in select Intel Stratix 10 TX devices.
- 5. A subset of pins for each package are used for high-voltage 3.0 V and 2.5 V interfaces.
- 6. All data is preliminary and subject to change without prior notice.

296.8,144,120,24 Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, GXE (E-Tile) transceiver count, and GXT+GX (H-Tile) transceiver count

Indicates pin migration path.

PRODUCT LINE	HARD PROCESSOR SYSTEM (HPS)
Processor	Quad-core 64 bit Arm Cortex-A53 MPCore processor
Maximum processor frequency	1.5 GHz ¹
Processor cache and co-processors	 L1 instruction cache (32 KB) L1 data cache (32 KB) with error correction code (ECC) Level 2 cache (1 MB) with ECC Floating-point unit (FPU) single and double precision Arm NEON media engine Arm CoreSight debug and trace technology System Memory Management Unit (SMMU) Cache Coherency Unit (CCU)
Scratch pad RAM	256 KB
HPS DDR memory	DDR4 and DDR3 (Up to 64 bit with ECC)
DMA controller	8 channels
EMAC	3X 10/100/1000 Ethernet media access controller (EMAC) with integrated DMA
USB on-the-go (OTG) controller	2X USB OTG with integrated DMA
UART controller	2X UART 16550 compatible
Serial peripheral interface (SPI) controller	4X SPI
I ² C controller	5X I ² C
Quad SPI flash controller	1X SIO, DIO, QIO SPI flash supported
SD/SDIO/MMC controller	1X eMMC 4.5 with DMA and CE-ATA support
NAND flash controller	1X ONFI 1.0 or later8 and 16 bit support
General-purpose timers	4X
Software- programmable general-purpose I/Os (GPIOs)	Maximum 48 GPIOs
HPS DDR Shared I/Os	3X 48 - May be assigned to HPS for HPS DDR access
Direct I/Os	48 I/Os to connect HPS peripherals directly to I/O
Watchdog timers	4X
Security	Secure device manager, Advanced Encryption Standard (AES) AES-256/SHA-256 bitstream encryption/authentication, PUF, ECDSA 256/384 boot code authentication, side channel attack protection

Notes:

1. With overdrive feature.

INTEL STRATIX 10 MX FEATURES

View device ordering codes on page 51.

584, 8, 288, 72, 24

Devices: Generation 10 Device Portfolio

RODUCT LINE	MX 1650	MX 1650	MX 1650	MX 2100	MX 2100	MX 2100	MX 2100	
Logic elements (LEs) ¹	1,679,000	1,679,000	1,679,000	2,073,000	2,073,000	2,073,000	2,073,000	
Adaptive logic modules (ALMs)	569,200	569,200	569,200	702,720	702,720	702,720	702,720	
ALM registers	2,276,800	2,276,800	2,276,800	2,810,880	2,810,880	2,810,880	2,810,880	
Hyper-Registers from Intel Hyperflex FPGA architecture			Millions of Hyper-Re	egisters distributed throughout the	monolithic FPGA fabric			
Programmable clock trees synthesizable				Hundreds of synthesizable clock tr	ees			
HBM2 high-bandwidth DRAM memory (GB)	8	16	8	8	8	16	8	
eSRAM memory blocks	2	2	2	2	2	2	2	
eSRAM memory size (Mb)	94.5	94.5	94.5	94.5	94.5	94.5	94.5	
M20K memory blocks	6,162	6,162	6,162	6,847	6,847	6,847	6,847	
M20K memory size (Mb)	120	120	120	134	134	134	134	
MLAB memory size (Mb)	9	9	9	11	11	11	11	
Variable-precision digital signal processing (DSP) blocks	3,326	3,326	3,326	3,960	3,960	3,960	3,960	
18 x 19 multipliers	6,652	6,652	6,652	7,920	7,920	7,920	7,920	
Peak fixed-point performance (TMACS) ²	13.3	13.3	13.3	15.8	15.8	15.8	15.8	
Peak floating-point performance (TFLOPS) ³	5.3	5.3	5.3	6.3	6.3	6.3	6.3	
Secure device manager	AES-256/SHA-256 bitsream encryption/authentication, physically unclonable function (PUF), ECDSA 256/384 boot code authentication, side channel attack protection							
Hard processor system⁴	-	-	-	-	-	-	-	
Maximum user I/O pins	656	656	584	640	656	656	584	
LVDS pairs 1.6 Gbps (RX or TX)	312	312	288	312	312	312	288	
Total full duplex transceiver count	96	96	96	48	96	96	96	
GXE transceiver count - PAM4 (up to 57.8 Gbps) or NRZ (up to 28.9 Gbps)	0	0	36 PAM-4 72 NRZ	0	0	0	36 PAM-4 72 NRZ	
GXT transceiver count - NRZ (up to 28.3 Gbps)	64	64	16	32	64	64	16	
GX transceiver count - NRZ (up to 17.4 Gbps)	32	32	8	16	32	32	8	
PCI Express hard intellectual property (IP) blocks (Gen3 x16)	4	4	1	2	4	4	1	
100G Ethernet MAC (no FEC) hard IP blocks	4	4	1	2	4	4	1	
100G Ethernet MAC + FEC hard IP blocks	0	0	12	0	0	0	12	
Memory devices supported			DDR4, DDR3, DDR2,	, DDR, QDR II, QDR II+, RLDRAM II, F	LDRAM 3, HMC, MoSys			
ckage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/C	O Count, LVDS Pairs, E-Tile Transco	eiver Count and H-Tile Transceive	r Count ^{5, 6}					
597 pin (52.5 mm x 52.5 mm, 1.0mm pitch)	656, 32, 312, 0, 96	656, 32, 312, 0, 96	-	640, 16, 312, 0, 48	656, 32, 312, 0, 96	656, 32, 312, 0, 96	-	
	-							

Notes

- 1. LE counts valid in comparing across Altera devices, and are conservative vs. competing FPGAs.
- $\ \ \, \hbox{2. Fixed point performance assumes the use of pre-adder.}$

F2912 pin (55 mm x 55 mm, 1.0 mm pitch)

- 3. Floating-point performance is IEEE-754 compliant single-precision.
- 4. Quad-core Arm Cortex-A53 hard processor system not available in Intel Stratix 10 MX devices.
- 5. A subset of pins for each package are used for high-voltage 3.0 V and 2.5 V interfaces.
- 6. All data is preliminary and subject to change without prior notice.

[656,32,312,0,96] Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, E-Tile transceiver count and H-Tile transceiver count.

Indicates pin migration path.

15 Intel FPGA Product Catalog Intel FPGA Product Catalog 16

584, 8, 288, 72, 24

INTEL STRATIX 10 DX FEATURES

View device ordering codes on page 51.

97 pin (52.5 mm x 52.5 mm, 1.0 mm pitch) – 612,0,306,60,24 –	RODUCT LINE	DX 1100	DX 2100	DX 2800
MyrePicRegisters from linel Hyperfix PPGA christence Michael Hyperfix PPGA ch	Logic elements (LEs) ¹	1,325,000	2,073,000	2,753,000
Pope Register from Intel HyperflexPPGA architecture Pope Pope Pope Pope Pope Pope Pope Pop P	Adaptive logic modules (ALMs)	449,280	702,720	933,120
Programmable clock trees synthesizable Hundrids of synthesizable clock trees Programmable clock	ALM registers	1,797,120	2,810,880	3,732,480
MBMZ High-bandwidth DRAM memory stack (6)	Hyper-Registers from Intel Hyperflex FPGA architecture	Millions of	Hyper-Registers distributed throughout the monolithic FPC	GA fabric
MMD Might-bandwidth DRAM memory size (R6)	Programmable clock trees synthesizable		Hundreds of synthesizable clock trees	
c8RAM memory blocks -	HBM2 High-bandwidth DRAM memory stacks	-	2	-
SSRAM memory size (Mb) ————————————————————————————————————	HBM2 High-bandwidth DRAM memory size (GB)	-	8	-
M20K memory blocks M20K memory blocks M20K memory size (M0) M20K	eSRAM memory blocks	-	2	-
M26K memory size (M5) 101 151 151 151 151 151 151 151 151 151	eSRAM memory size (Mb)	_	94.5	-
MLBAB memory size (Mb) 7 11 15 Variable-precision digital signal processing (DSP) blocks 2,592 3,960 5,760 bax 19 multipliers 6.5184 7,920 11,520 Peak fixed-point performance (TRLOSP)* 10.04 15.8 23.0 Beak floating-point performance (TRLOSP)* 4.1 6.3 9.2 Scure device manager AES-256/SHA-256 blistvaram encryption-trutherlication, physically unclosable function (PUR) ECUSA 258/384 boot code autherthication, physically unclosable function (PUR) ECUSA 258/384 boot code autherthication, side channel attack protection Maximum user I/O pins AES-256/SHA-256 blistvaram encryption-trutherlication, physically unclosable function (PUR), system memory management attack protection 1.0 </td <td>M20K memory blocks</td> <td>5,461</td> <td>6,847</td> <td>11,721</td>	M20K memory blocks	5,461	6,847	11,721
Variable-precision digital signal processing (DSP) blocks 2,592 3,960 5,760 18 x 19 multipliers 5,184 7,920 11,520 23.0 23	M20K memory size (Mb)	107	134	229
18 x 19 multipliers 5,184 7,920 11,520 Peak fixed-point performance (TMACS) 10.4 15.8 23.0 Peak fixed-point performance (TMACS) 10.4 15.8 23.0 Peak fixed point performance (TMACS) 10.4 15.8 23.0 Peak fixed performance (TMACS) 10.4 15.8 23.	MLAB memory size (Mb)	7	11	15
Peek fixed-point performance (TRACS)³ 10.4 15.8 23.0 Peak floating-point performance (TRACS)³ 4.1 6.3 9.2 Scure device manager AES-25/SIA-256 bitstream encryptomach unbasile function (PUFL) EX25/384 bott cord authentication, side channel attack protection Maximum query (A) AES-25/SIA-256 bitstream encryptomach unbasile function (PUFL) EX25/384 bott cord authentication, side channel attack protection Maximum query (A) 400-4-core 64-bit Am Cortex-A53 up to 1.5 GHz with 32KB (JA cache, NEDN coprocessor) 1 MB L2 cache, direct memory access (DMA), system memory management of unit, device coherency unit, hard memory controllers, USB 20.2, 1 G EMACK 23, AVART 22, SPI4, 1/2C XS, Bernard purpose timer XA, wasthodg timer XA Maximum UNDS pairs 1.6 Gbps (RX or TX) 528 612 816 816 Maximum LVDS pairs 1.6 Gbps (RX or TX) 32 84 84 84 GXE transceiver count - PAMA (up to 57.8 Gbps) or NRZ (up to 16 Gbps) 32 84 94 94 GXP transceiver Count - NRZ (up to 16 Gbps) 16 60 76 94 UP/PCI Express Gen4 x16 hard intellectual property (IP) blocks (support of UPI or PCIc operation) 1 1 9 CE Express Gen4 x16 hard in blocks (support of UPI or PCIc operation) 1 </td <td>Variable-precision digital signal processing (DSP) blocks</td> <td>2,592</td> <td>3,960</td> <td>5,760</td>	Variable-precision digital signal processing (DSP) blocks	2,592	3,960	5,760
Peak floating-point performance (TFLOPS)¹ 4.1 6.3 9.2 Secure device manager AES-256/SHA-256 bitstream encryption-bytscally unclonable function (PUF), ECS-256/SB4 boot code authentication, side channel attack protection (Side channel attack protection (Side channel attack protection) side channel attack protection (18 x 19 multipliers	5,184	7,920	11,520
AES-256/SHA-256 bitstream encryption/submitication, physically unclonable function (PUF), ECDSA 256/384 boot code authentication, side channel attack protection and cere and continuous control and control a	Peak fixed-point performance (TMACS) ²	10.4	15.8	23.0
Side channel attack protection Hard processor system ⁴ Quad-core 64-bit Arm Cortex-A53 up to 1.5 GHz with 3zKB I/Q cache, NEON coprocessor, 1 MB L2 cache, JCRM2, system memory management unit, cache coherency unit, hard memory controllers, USB 2.0 x2, 1G EMAC x3, UART x2, SPI x4, I2C x5, general purpose timers x7, watchdog timer x4 Yes Maximum user I/Q pins Maximum LVDS pairs 1.6 Gbps (RX or TX) 528 Maximum LVDS pairs 1.6 Gbps (RX or TX) 528 Maximum LVDS pairs 1.6 Gbps (RX or TX) 529 Maximum LVDS pairs 1.6 Gbps (RX or TX) 520 Maximum LVDS pairs 1.6 Gbps (RX or TX) 520 Maximum LVDS pairs 1.6 Gbps (RX or TX) 520 Maximum LVDS pairs 1.6 Gbps (RX or TX) 520 Maximum LVDS pairs 1.6 Gbps (RX or TX) 620 Maximum LVDS pairs 1.6 Gbps (RX or TX) 620 Maximum LVDS pairs 1.6 Gbps (RX or TX) 620 Maximum LVDS pairs 1.6 Gbps (RX or TX) 620 Maximum LV	Peak floating-point performance (TFLOPS) ³	4.1	6.3	9.2
Maximum user I/O pins Feature Incompose Incomp		Quad-core 64-bit Arm Cortex-A53 up to 1.5 GHz with 3	side channel attack protection 32KB I/D cache, NEON coprocessor, 1 MB L2 cache, direct m	nemory access (DMA), system memory management
Maximum LVDS pairs 1.6 Gbps (RX or TX) 264 336 408 Total full duplex transceiver count - non return to zero (NRZ) 32 84 84 84 GXE transceiver count - PAM4 (up to 57.8 Gbps) or NRZ (up to 28.9 Gbps) or NRZ (up to 16 Gbps) 6XP 16 6 60 76 GXP transceiver count - NRZ (up to 16 Gbps) 76 16 60 76 UPI/PCI Express Gen4 x16 hard intellectual property (IP) blocks (supports PCIe only) 71 100 100 100 100 100 100 100 100 100		Yes	-	-
Total full duplex transceiver count - non return to zero (NRZ) GXE transceiver count - PAM4 (up to 57.8 Gbps) or NRZ (up to 28.9 Gbps) GXP transceiver count - NRZ (up to 16 Gbps) GXP transceiver count - NRZ (up to 16 Gbps) 16 60 76 UPI/PCI Express Gen4 x16 hard intellectual property (IP) blocks (configurable for UPI or PCIe operation) PCI Express Gen4 x16 hard IP blocks (supports PCIe only) 100 Ethernet media access control (MAC) + forward error correction (FEC) hard IP blocks supported Memory devices supported Application of the property (IP) blocks (Supports PCIe only) Application of the property (IP) blocks (Supports PCIe only) Application of the property of the property (IP) blocks (IP) b	Maximum user I/O pins	528	612	816
GXE transceiver count - PAM4 (up to 57.8 Gbps) or NRZ (up to 28.9 Gbps) 8 PAM-4, or 16 NRZ 12 PAM-4, or 24 NRZ 4 PAM-4, or 8 NRZ GXP transceiver count - NRZ (up to 16 Gbps) 16 60 76 UPI/PCI Express Gen4 x16 hard intellectual property (IP) blocks (configurable for UPI or PCIe operation) - 3 3 PCI Express Gen4 x16 hard IP blocks (supports PCIe only) 1 - 1 1 PCI Express Gen4 x16 hard IP blocks (supports PCIe only) 4 - 1 1 100G Ethernet media access control (MAC) + forward error correction (FEC) hard IP blocks 4 2 2 Memory devices supported DDR4, DDR3, DDR2, DDR3, DDR2, DDR, QDR II, QDR II+, RLDRAM II, RLDRAM I	Maximum LVDS pairs 1.6 Gbps (RX or TX)	264	306	408
(up to 28.9 Gbps) GXP transceiver count - NRZ (up to 16 Gbps) 16 09 UPI/PCI Express Gen4 x16 hard intellectual property (IP) blocks (configurable for UPI or PCIe operation) 10 PCI Express Gen4 x16 hard IP blocks (supports PCIe only) 10 100G Ethernet media access control (MAC) + forward error correction (FEC) hard IP blocks Abage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs, P-Tile Transceiver Count and E-Tile Transceiver Count 20 30 40 40 40 50 60 76 10 60 76 60 76 60 76 76 76 76 7	Total full duplex transceiver count - non return to zero (NRZ)	32	84	84
UPI/PCI Express Gen4 x16 hard intellectual property (IP) blocks (configurable for UPI or PCIe operation) PCI Express Gen4 x16 hard IP blocks (supports PCIe only) 1 100G Ethernet media access control (MAC) + forward error correction (FEC) hard IP blocks Memory devices supported DDR4, DDR3, DDR2, DDR, QDR II, QDR II+, RLDRAM II, RLDRAM 3 kage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs, P-Tile Transceiver Count and E-Tile Transceiver Count 60 pin (42.5 mm x 42.5 mm, 1.0 mm pitch) 528,0,264,16,16 - 612,0,306,60,24 - 612,0,306,60,24		8 PAM-4, or 16 NRZ	12 PAM-4, or 24 NRZ	4 PAM-4, or 8 NRZ
(configurable for UPI or PCle operation) PCl Express Gen4 x16 hard IP blocks (supports PCle only) 1 100G Ethernet media access control (MAC) + forward error correction (FEC) hard IP blocks Memory devices supported DDR4, DDR3, DDR2, DDR, QDR II, QDR II+, RLDRAM II, RLDRAM 3 kage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs, P-Tile Transceiver Count and E-Tile Transceiver Count 60 pin (42.5 mm x 42.5 mm, 1.0 mm pitch) 528,0,264,16,16 - 612,0,306,60,24 -	GXP transceiver count - NRZ (up to 16 Gbps)	16	60	76
100G Ethernet media access control (MAC) + forward error correction (FEC) hard IP blocks Memory devices supported DDR4, DDR3, DDR2, DDR, QDR II, QDR II+, RLDRAM II, RLDRAM 3 kage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs, P-Tile Transceiver Count and E-Tile Transceiver Count 60 pin (42.5 mm x 42.5 mm, 1.0 mm pitch) 528,0,264,16,16 - 612,0,306,60,24 - 612,0,306,60,24		-	3	3
correction (FEC) hard IP blocks Memory devices supported DDR4, DDR3, DDR2, DDR, QDR II, QDR II+, RLDRAM II, RLDRAM 3 kage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs, P-Tile Transceiver Count and E-Tile Transceiver Count 60 pin (42.5 mm x 42.5 mm, 1.0 mm pitch) 528,0,264,16,16 - 612,0,306,60,24 - 612,0,306,60,24	PCI Express Gen4 x16 hard IP blocks (supports PCIe only)	1	-	1
kage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs, P-Tile Transceiver Count and E-Tile Transceiver Count 60 pin (42.5 mm x 42.5 mm, 1.0 mm pitch) 97 pin (52.5 mm x 52.5 mm, 1.0 mm pitch) - 612,0,306,60,24		4	4	2
60 pin (42.5 mm x 42.5 mm, 1.0 mm pitch) 528,0,264,16,16 – – 612,0,306,60,24 – 612,0,306,60,24	Memory devices supported	DDR	24, DDR3, DDR2, DDR, QDR II, QDR II+, RLDRAM II, RLDRAM	3
97 pin (52.5 mm x 52.5 mm, 1.0 mm pitch) – 612,0,306,60,24 –	ckage Options and I/O Pins: General-Purpose I/O (GPIO) Count, Hig	h-Voltage I/O Count, LVDS Pairs, P-Tile Transceiver Count an	nd E-Tile Transceiver Count	
	760 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)	528,0,264,16,16	-	-
12 pin (55 mm x 55 mm, 1.0 mm pitch) – 816,0,408,76,8	597 pin (52.5 mm x 52.5 mm, 1.0 mm pitch)	-	612,0,306,60,24	-
	912 pin (55 mm x 55 mm, 1.0 mm pitch)	-	-	816,0,408,76,8

N	O.t	-	_	

- 1. LE counts valid in comparing across Intel FPGA devices, and are conservative vs. competing FPGAs.
- 2. Fixed-point performance assumes the use of pre-adder.
- 3. Floating-point performance is IEEE-754 compliant single-precision.
- 4. Quad-core Arm Cortex-A53 hard processor system present in select Intel Stratix 10 DX devices.
- 5. All data is preliminary and subject to change without prior notice.

816,0,408,76,8 Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, P-Tile transceiver count, E-Tile transceiver count.

PRODUCT LINE	HARD PROCESSOR SYSTEM (HPS)
Processor	Quad-core 64 bit Arm Cortex-A53 MPCore processor
Maximum processor frequency	1.5 GHz ¹
Processor cache and co-processors	 L1 instruction cache (32 KB) L1 data cache (32 KB) with error correction code (ECC) Level 2 cache (1 MB) with ECC Floating-point unit (FPU) single and double precision Arm NEON media engine Arm CoreSight debug and trace technology System Memory Management Unit (SMMU) Cache Coherency Unit (CCU)
Scratch pad RAM	256 KB
HPS DDR memory	DDR4, DDR3 (Up to 64 bit with ECC)
DMA controller	8 channels
EMAC	3X 10/100/1000 Ethernet media access controller (EMAC) with integrated DMA
USB on-the-go (OTG) controller	2X USB OTG with integrated DMA
UART controller	2X UART 16550 compatible
Serial peripheral interface (SPI) controller	4X SPI
I ² C controller	5X I ² C
Quad SPI flash controller	1X SIO, DIO, QIO SPI flash supported
SD/SDIO/MMC controller	1X eMMC 4.5 with DMA and CE-ATA support
NAND flash controller	1X ONFI 1.0 or later8 and 16 bit support
General-purpose timers	4X
Software- programmable general-purpose I/Os (GPIOs)	Maximum 48 GPIOs
HPS DDR Shared I/Os	3X 48 - May be assigned to HPS for HPS DDR access
Direct I/Os	48 I/Os to connect HPS peripherals directly to I/O
Watchdog timers	4X
Security	Secure device manager, Advanced Encryption Standard (AES) AES-256/SHA-256 bitsream encryption/authentication, PUF, ECDSA 256/384 boot code authentication, side channel attack protection

Notes:

1. With overdrive feature.



ACCELERATOR CARDS THAT FIT YOUR PERFORMANCE NEEDS

Intel® FPGA-based acceleration platforms enable a scalable volume deployment of various workloads in network, cloud, enterprise, and other types of data center environment through FPGA Programmable Acceleration Cards (Intel FPGA PAC) and development software, such as the Intel Acceleration Stack for Intel Xeon® CPU with FPGAs and OpenVINO™ toolkit. Intel platforms are qualified, validated, and deployed through various leading original equipment manufacturer (OEM) server providers.



Intel PAC with Intel Arria® 10 GX FPGA



Intel FPGA PAC D5005



Intel FPGA PAC N3000

INTEL ARRIA 10 FPGA AND SoC OVERVIEW

www.intel.com/arria10

Intel Arria 10 FPGAs and SoCs deliver the highest performance at 20 nm, offering a one speed-grade performance advantage over competing devices. Intel Arria 10 FPGAs and SoCs are up to 40% lower power than previous generation FPGAs and SoCs, and feature the industry's only hard floating-point DSP blocks with speeds up to 1,500 giga floating-point operations per second (GFLOPS)†. The Intel Arria 10 FPGAs and SoCs are ideal for the following end market applications.

Wireless







Applications

- · Remote radio head
- Mobile backhaul
- Active antenna
- · Base station
- · 4G/Long Term Evolution (LTE) macro eNB
- Wideband Code Division Multiple Access (W-CDMA)

Cloud Service and Storage







Applications

- Flash cache
- Cloud
- Server
- Financial
- Bioscience
- · Oil and gas
- Data center server acceleration

Broadcast







Applications

- Switcher
- Server
- · Encoder/decoder
- Capture cards
- Editing
- Monitors
- Multiviewers

GX 480

10AX048

GX 570

10AX057

GX 660

10AX066

GX 900

10AX090

GX 1150

10AX115

GX 320

10AX032

INTEL ARRIA 10 FPGA FEATURES

GX 160

10AX016

GX 220

10AX022

GX 270

10AX027

View device ordering codes on page 52.

GT 1150

10AT115

GT 900

10AT090

160	220	270	320	480	570	660	900	1,150	900	1,150
210	288	354	419	629	747	865	1,180	1,506	1,180	1,506
61,510	83,730	101,620	118,730	181,790	217,080	250,540	339,620	427,200	339,620	427,200
246,040	334,920	406,480	474,920	727,160	868,320	1,002,160	1,358,480	1,708,800	1,358,480	1,708,800
440	588	750	891	1,438	1,800	2,133	2,423	2,713	2,423	2,713
9	11	15	17	28	35	42	47	53	47	53
1.0	1.8	2.4	2.8	4.3	5.0	5.7	9.2	12.7	9.2	12.7
156/156	191/191	830/830	985/985	1,368/1,368	1,523/1,523	1,688/1,688	1,518/1,518	1,518/1,518	1,518/1,518	1,518/1,518
312	382	1,660	1,970	2,736	3,046	3,376	3,036	3,036	3,036	3,036
343	420	1,826	2,167	3,010	3,351	3,714	3,340	3,340	3,340	3,340
140	172	747	887	1,231	1,371	1,519	1,366	1,366	1,366	1,366
32	32	32	32	32	32	32	32	32	32	32
8	8	8	8	8	8	16	16	16	16	16
				1	.2, 1.25, 1.35, 1.8, 2.5, 3	3.0				
		1.5 V CMOS, 1.2 V CMO	S, SSTL-135, SSTL-125,	POD12, POD10, Differ SSTL-18 (1 and II), SS	rential POD12, Differen STL-15 (I and II), SSTL-1	tial POD10, LVDS, RSD 2, HSTL-18 (I and II), F	HSTL-15 (I and II), HSTL			Differential SSTL-125,
120	120	168	168	222	324	270	384	384	312	312
288	288	384	384	492	696	696	768	768	624	624
12	12	24	24	36	48	48	96	96	72	72
-	-	-	-	-	-	-	_	-	6	6
1	1	2	2	2	2	2	4	4	4	4
48	48	48	48	48	48	48	-	-	-	-
			DDR4, DDR3,	DDR2. ODR IV. ODR II-	+. ODR II+ Xtreme. I PDI	DR3. LPDDR2. RLDRAN	M. 3. RI DRAM II. I I DRAN	4 II. HMC		
	210 61,510 246,040 440 9 1.0 156/156 312 343 140 32 8	210 288 61,510 83,730 246,040 334,920 440 588 9 11 1.0 1.8 156/156 191/191 312 382 343 420 140 172 32 32 8 8 All I/Os: 1.8 V CMOS, 1 Differential S 120 120 288 288 12 12 12	210 288 354 61,510 83,730 101,620 246,040 334,920 406,480 440 588 750 9 11 15 1.0 1.8 2.4 156/156 191/191 830/830 312 382 1,660 343 420 1,826 140 172 747 32 32 32 32 8 8 8 8 All I/Os: 1.8 V CMOS, 1.5 V CMOS, 1.2 V CMO Differential SSTL-18 (I and II), Differential SSTL-18 (I and III), Differen	210 288 354 419 61,510 83,730 101,620 118,730 246,040 334,920 406,480 474,920 440 588 750 891 9 11 15 17 1.0 1.8 2.4 2.8 156/156 191/191 830/830 985/985 312 382 1,660 1,970 343 420 1,826 2,167 140 172 747 887 32 32 32 32 8 8 8 8 DDR and LVDS I/O pins: All I/Os: 1.8 V CMOS, 1.5 V CMOS, 1.2 V CMOS, SSTL-135, SSTL-125, Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), 120 120 168 168 288 288 384 384 12 12 24 24 - - - - 1 1 2 2 24 </td <td>210 288 354 419 629 61,510 83,730 101,620 118,730 181,790 246,040 334,920 406,480 474,920 727,160 440 588 750 891 1,438 9 11 15 17 28 1.0 1.8 2.4 2.8 4.3 156/156 191/191 830/830 985/985 1,368/1,368 312 382 1,660 1,970 2,736 343 420 1,826 2,167 3,010 140 172 747 887 1,231 32 32 32 32 32 8 8 8 8 8 DDR and LVDS I/O pins: POD12, POD10, Differ All I/Os: 1.8 V CMOS, 1.5 V CMOS, 1.2 V CMOS, SSTL-135, SSTL-125, SSTL-18 (1 and II), Differential SSTL-15 (I and II), Differential SSTL-12 (I and II), Differential SSTL-14 (I and II), Differential SSTL-15 (I and II), Differential SSTL-14 (I and II), Dif</td> <td>210 288 354 419 629 747 61,510 83,730 101,620 118,730 181,790 217,080 246,040 334,920 406,480 474,920 727,160 868,320 440 588 750 891 1,438 1,800 9 11 15 17 28 35 1.0 1.8 2.4 2.8 4.3 5.0 156/156 191/191 830/830 985/985 1,368/1,368 1,523/1,523 312 382 1,660 1,970 2,736 3,046 343 420 1,826 2,167 3,010 3,351 140 172 747 887 1,231 1,371 32 32 32 32 32 32 8 8 8 8 8 8 8 8 DDR and LVDS I/O pins: POD10, Differential POD12, Differential POD12, Differential STL-18 (ind II), STL-16 (ind III), STL-15 (ind III), STL-15 (ind III), ST</td> <td> 210 288 354 419 629 747 865 </td> <td> 210 288 354 419 629 747 865 1,180 </td> <td> 210 288 354 419 629 747 865 1,180 1,506 </td> <td> 210 288 354 419 629 747 865 1,180 1,506 1,180 </td>	210 288 354 419 629 61,510 83,730 101,620 118,730 181,790 246,040 334,920 406,480 474,920 727,160 440 588 750 891 1,438 9 11 15 17 28 1.0 1.8 2.4 2.8 4.3 156/156 191/191 830/830 985/985 1,368/1,368 312 382 1,660 1,970 2,736 343 420 1,826 2,167 3,010 140 172 747 887 1,231 32 32 32 32 32 8 8 8 8 8 DDR and LVDS I/O pins: POD12, POD10, Differ All I/Os: 1.8 V CMOS, 1.5 V CMOS, 1.2 V CMOS, SSTL-135, SSTL-125, SSTL-18 (1 and II), Differential SSTL-15 (I and II), Differential SSTL-12 (I and II), Differential SSTL-14 (I and II), Differential SSTL-15 (I and II), Differential SSTL-14 (I and II), Dif	210 288 354 419 629 747 61,510 83,730 101,620 118,730 181,790 217,080 246,040 334,920 406,480 474,920 727,160 868,320 440 588 750 891 1,438 1,800 9 11 15 17 28 35 1.0 1.8 2.4 2.8 4.3 5.0 156/156 191/191 830/830 985/985 1,368/1,368 1,523/1,523 312 382 1,660 1,970 2,736 3,046 343 420 1,826 2,167 3,010 3,351 140 172 747 887 1,231 1,371 32 32 32 32 32 32 8 8 8 8 8 8 8 8 DDR and LVDS I/O pins: POD10, Differential POD12, Differential POD12, Differential STL-18 (ind II), STL-16 (ind III), STL-15 (ind III), STL-15 (ind III), ST	210 288 354 419 629 747 865	210 288 354 419 629 747 865 1,180	210 288 354 419 629 747 865 1,180 1,506	210 288 354 419 629 747 865 1,180 1,506 1,180

Package Options² and I/O Pins³: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs⁴, and Transceiver Count

U19	U484 pin (19 mm)	192, 48, 72, 6	192, 48, 72,6	-	-	-	-	-	-	-	-	-
F27	F672 pin (27 mm)	240, 48, 96, 12	240, 48, 96, 12	240, 48, 96, 12	240, 48, 96, 12	-	-	-	-	-	-	-
F29	F780 pin (29 mm)	288, 48, 120, 12	288, 48, 120, 12	360, 48, 156, 12	360, 48, 156, 12	360, 48, 156, 12	-	-	-	-	-	-
F34	F1152 pin (35 mm)	-	-	384, 48, 168, 24	384, 48, 168, 24	492, 48, 222, 24	492, 48, 222, 24	492, 48, 222, 24	504, 0, 252, 24	504, 0, 252, 24	-	-
F35	F1152 pin (35 mm)	-	-	384, 48, 168, 24	384, 48, 168, 24	396, 48, 174, 36	396, 48, 174, 36	396, 48, 174, 36	-	-	-	-
KF40	F1517 pin (40 mm)	-	-	-	_	-	696, 96, 324, 36	696, 96, 324, 36	-	-	-	-
NF40	F1517 pin (40 mm)	-	-	-	-	-	588, 48, 270, 48	588, 48, 270, 48	600, 0, 300, 48	600, 0, 300, 48	-	-
RF40	F1517 pin (40 mm)	-	-	-	-	-	-	-	342, 0, 154, 66	342, 0, 154, 66	-	-
NF45	F1932 pin (45 mm)	-	-	-	-	-	-	-	768, 0, 384, 48	768, 0, 384, 48	-	-
SF45	F1932 pin (45 mm)	-	-	-	-	-	-	-	624, 0, 312, 72	624, 0, 312, 72	624, 0, 312, 72	624, 0, 312, 72
UF45	F1932 pin (45 mm)	-	-	-	_	-	-	-	480, 0, 240, 96	480, 0, 240, 96	-	-

Notes

PRODUCT LINE

Part number reference

- Fixed-point performance assumes the use of pre-adders.
- 2. All packages are ball grid arrays with 1.0 mm pitch, except for U19 (U484), which is 0.8 mm pitch.
- 3. A subset of pins for each package are used for 3.3 V and 2.5 V interfaces.
- 4. Each LVDS pair can be configured as either a differential input or a differential output.
- 5. Certain packages might not bond out all PCI Express hard IP blocks.

6. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

192, 48, 72, 6 Numbers indicate GPIO count, high-voltage I/O count, LVDS pairs, and transceiver count.

Indicates pin migration.

Devices: Generation 10 Device Portfolio **Devices: Generation 10 Device Portfolio**

INTEL ARRIA 10 Soc FEATURES

PRODU	CT LINE	SX 160	SX 220	SX 270	SX 320	SX 480	SX 570	SX 660
	Part number reference	10AS016	10AS022	10AS027	10AS032	10AS048	10AS057	10AS066
	LEs (K)	160	220	270	320	480	570	660
	System Logic Elements (K)	210	288	354	419	629	747	865
	ALMs	61,510	83,730	101,620	118,730	181,790	217,080	250,540
S	Registers	246,040	334,920	406,480	474,920	727,160	868,320	1,002,160
LGe LG	M20K memory blocks	440	588	750	891	1,438	1,800	2,133
Resources	M20K memory (Mb)	9	11	15	17	28	35	42
Re	MLAB memory (Mb)	1.0	1.8	2.4	2.8	4.3	5.0	5.7
	Hardened single-precision floating-point multiplers/adders	156/156	191/191	830/830	985/985	1,368/1,368	1,523/1,523	1,688/1,688
	18 x 19 multipliers	312	382	1,660	1,970	2,736	3,046	3,376
	Peak fixed-point performance (GMACS) ¹	343	420	1,826	2,167	3,010	3,351	3,714
	Peak floating-point performance (GFLOPS)	140	172	747	887	1,231	1,371	1,519
	Global clock networks	32	32	32	32	32	32	32
	Regional clocks I/O voltage levels supported (V)	8	8	8	8 1.2, 1.25, 1.35, 1.8,	8	8	16
Clocks, Maximum I/O Pins, and Architectural Features	I/O standards supported	All I/Os: 1.8 HSTL-15 (I and	V CMOS, 1.5 V CMOS, d II), HSTL-12 (I and II),	D12, POD10, Different 1.2 V CMOS, SSTL-13 HSUL-12, Differential	D pins only: 3 V LVTTL, ial POD12, Differential 5, SSTL-125, SSTL-18 SSTL-135, Differential 8 (I and II), Differential Differential HSUL-12	POD10, LVDS, RSDS, (1 and II), SSTL-15 (SSTL-125, Differenti HSTL-15 (I and II), D	, I and II), SSTL-12, HST ial SSTL-18 (I and II), D	ifferential
kimu	Maximum LVDS channels (1.6 G)	120	120	168	168	222	270	270
Ma) hite	Maximum user I/O pins	288	288	384	384	492	696	696
iks, Arc	Transceiver count (17.4 Gbps)	12	12	24	24	36	48	48
Cloc	Transceiver count (25.78 Gbps)	-	-	-	-	-	-	-
Ü	PCI Express hardened IP blocks (Gen3 x8)	1	1	2	2	2	2	2
	Maximum 3 V I/O pins	48	48	48	48	48	48	48
	Memory devices supported		DDR4, DDR3, DDR2, (QDR IV, QDR II+, QDR II	+ Xtreme, LPDDR3, LP	DDR2, RLDRAM 3, RL	DRAM II, LLDRAM II, H	MC
Package	e Options ² and I/O Pins ³ : General-Purpose I/O (GPIO) Count, H	ligh-Voltage I/O Count,	LVDS Pairs ⁴ , and Trans	sceiver Count	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		
U19	U484 pin (19 mm)	192, 48, 72, 6	192, 48, 72,6	-	-	-	-	-
F27	F672 pin (27 mm)	240, 48, 96, 12	240, 48, 96, 12	240, 48, 96, 12	240, 48, 96, 12	-	-	-
F29	F780 pin (29 mm)	288, 48, 120, 12	288, 48, 120, 12	360, 48, 156, 12	360, 48, 156, 12	360, 48, 156, 12	-	-
F34	F1152 pin (35 mm)	-	-	384, 48, 168, 24	384, 48, 168, 24	492, 48, 222, 24	492, 48, 222, 24	492, 48, 222, 24
F35	F1152 pin (35 mm)	-	-	384, 48, 168, 24	384, 48, 168, 24	396, 48, 174, 36	396, 48, 174, 36	396, 48, 174, 36
KF40	F1517 pin (40 mm)	-	-	-	-	-	696, 96, 324, 36	696, 96, 324, 36
NF40	F1517 pin (40 mm)	-	-	-	-	-	588, 48, 270, 48	588, 48, 270, 48

- 1. Fixed-point performance assumes the use of pre-adders.
- 2. All packages are ball grid arrays with 1.0 mm pitch, except for U19 (U484), which is 0.8 mm pitch.
- 3. A subset of pins for each package are used for 3.3 V and 2.5 V interfaces.
- 4. Each LVDS pair can be configured as either a differential input or a differential output.
- 5. Certain packages might not bond out all PCI Express hard IP blocks.
- 6. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

 $\fbox{192,48,72,6} \ \ \text{Numbers indicate GPIO count, high-voltage I/O count, LVDS pairs, and transceiver count.}$ Indicates pin migration.

View device ordering codes on page 52.

PRODUCT LINE	HARD PROCESSOR SYSTEM (HPS)
Processor	Dual-core Arm Cortex-A9 MPCore processor
Maximum processor frequency	1.2 -1.5 GHz ¹
Processor cache and co- processors	 L1 instruction cache (32 KB) L1 data cache (32 KB) Level 2 cache (512 KB) shared FPU single and double precision Arm Neon media engine Arm CoreSight debug and trace technology Snoop control unit (SCU) Acceleration coherency port (ACP)
Scratch pad RAM	256 KB
HPS DDR memory	DDR4 and DDR3 (Up to 64 bit with ECC)
DMA controller	8 channels
EMAC	3X 10/100/1000 EMAC with integrated DMA
USB OTG controller	2X USB OTG with integrated DMA
UART controller	2X UART 16550 compatible
SPI controller	4X SPI
I ² C controller	5X I ² C
Quad SPI flash controller	1X SIO, DIO, QIO SPI flash supported
SD/SDIO/MMC controller	1X eMMC 4.5 with DMA and CE-ATA support
NAND flash controller	1X ONFI 1.0 or later8 and 16 bit support
General-purpose timers	7X
Software-programmable GPIOs	Maximum 54 GPIOs
Direct shared I/Os	48 I/Os to connect HPS peripherals directly to I/O
Watchdog timers	4X
Security	Secure boot, AES, and secure hash algorithm

1. With overdrive feature.

INTEL CYCLONE 10 FPGA OVERVIEW

www.intel.com/cyclone10

Intel Cyclone 10 FPGAs deliver cost and power savings over previous generations of Intel Cyclone FPGAs. Intel Cyclone 10 GX FPGAs provide high bandwidth via 12.5G transceiver-based functions, 1.4 Gbps LVDS, and 1,866 Mbps DDR3 SDRAM, and feature a hard floating-point DSP block in a low-cost FPGA. Intel Cyclone 10 LP devices offer low static power, cost-optimized functions.

- Intel Cyclone 10 GX FPGAs are optimized for high bandwidth[‡]
- · Intel Cyclone 10 LP FPGAs are optimized for power and cost-sensitive applications







Intel Cyclone 10 GX FPGA

- · Low-cost 12.5 Gbps transceivers
- 1,866 Mbps 72 bit DDR3 SDRAM interface
- 1.4 Gbps LVDS
- The industry's first low-cost FPGA with hard floating-point blocks

GX Applications

- · Embedded vision cameras
- · Industrial robotics
- · Machine vision
- Programmable logic controllers
- · Pro-AV systems







Intel Cyclone 10 LP FPGA

- Designed for power-sensitive applications
- · Simplified core power supply requirements
- · High I/O count to package density ratio
- Embedded Nios II soft processor support

LP Applications

- I/O expansion
- Interfacing
- · Chip-to-chip bridging
- Sensor fusion
- · Industrial motor control

[†] Compared to previous generation Cyclone FPGAs, cost comparisons are based on list price. Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

INTEL CYCLONE 10 GX FPGA FEATURES

View device ordering codes on page 52.

PRO	DUCT LINE	10CX085	10CX105	10CX150	10CX220
	Logic elements (LEs) ¹	85,000	104,000	150,000	220,000
	Adaptive logic modules (ALMs)	31,000	38,000	54,770	80,330
	ALM registers	124,000	152,000	219,080	321,320
	M20K memory blocks	291	382	475	587
ces	M20K memory size (Kb)	5,820	7,640	9,500	11,740
Resources	MLAB memory size (Kb)	653	799	1,152	1,690
Res	Variable-precision digital signal processing (DSP) blocks	84	125	156	192
	18 x 19 multipliers	168	250	312	384
	Peak fixed-point peformance (GMACS) ²	151	225	281	346
	Peak floating-point performance (GFLOPS) ³	59	88	109	134
res	Global clock networks	32	32	32	32
atn	Regional clocks	8	8	8	8
al Fe	Maximum user I/O pins	192	284	284	284
tura	Maximum LVDS pairs 1.4 Gbps (RX or TX)	72	118	118	118
Architectural Features	Maximum transceiver count (12.5 Gbps)	6	12	12	12
	Maximum 3V I/O pins	48	48	48	48
and	PCI Express hard IP blocks (Gen2 x4) ⁴	1	1	1	1
0/	Memory devices supported		DDR3, DDR3	BL, LPDDR3	

Package Options and I/O Pins: General-Purpose I/O (GPIO) Count, 3V I/O Count, LVDS Pairs, Total Transceiver count⁵

U484 pin (19 mm x 19 mm, 0.8 mm pitch)	188, 48, 70, 6	188, 48, 70, 6	188, 48, 70, 6	188, 48, 70, 6
	192, 48, 72, 6	236, 48, 94, 10	236, 48, 94, 10	236, 48, 94, 10
F672 pin (27 mm x 27 mm, 1.0 mm pitch)				
F700 1 (00 00 10 11)		284, 48, 118, 12	284, 48, 118, 12	284, 48, 118, 12
F780 pin (29 mm x 29 mm, 1.0 mm pitch)		_		-

Notes:

- 1. LE counts valid in comparing across Intel devices, and are conservative versus competing FPGAs.
- 2. Fixed-point performance assumes the use of pre-adders.
- ${\it 3. Floating-point performance is IEEE-754\ compliant\ single-precision.}$
- 4. Hard PCI Express IP core x2 in U484 package
- 5. Each LVDS pair can be configured as either a differential input or differential output.
- 6. A subset of pins for each package are used for high-voltage 3.0 V and 2.5 V interfaces.
- 7. All data is correct at the time of printing and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

284,48,118,12 Numbers indicate GPIO count, 3V I/O count, LVDS pairs, total transceiver count.

Indicates pin migration path.

INTEL CYCLONE 10 LP FPGA FEATURES

View device ordering codes on page 52.

PRODU	CT LINE	10CL006	10CL010	10CL016	10CL025	10CL040	10CL055	10CL080	10CL120
	Logic elements (LEs) ¹	6,000	10,000	16,000	25,000	40,000	55,000	80,000	120,000
es	M9K memory blocks	30	46	56	66	126	260	305	432
sourc	M9K memory size (Kb)	270	414	504	594	1,134	2,340	2,745	3,888
Res	DSP blocks (18 x 18 multipliers)	15	23	56	66	126	156	244	288
	Phase-locked loops (PLL)	2	2	4	4	4	4	4	4
d ural	Global clock networks	10	10	20	20	20	20	20	20
I/O and rchitectural	Maximum user I/O pins	176	176	340	150	325	321	423	525
Arcl	Maximum LVDS channels	65	65	137	52	124	132	178	230
Packag	ge Options and I/O Pins: General-Purpose I/O (GPIO) Count, LVDS Pairs ²								
M164	pin (8 mm x 8 mm, 0.5 mm pitch)		101,26	87, 22					
U256	oin (14 mm x 14 mm, 0.8 mm pitch)	176, 65	176, 65	162, 53	150, 52				
U484	oin (19 mm x 19 mm, 0.8 mm pitch)			340, 137		325, 124	321, 132	289, 110	
E144 p	in (22 mm x 22mm, 0.5 mm pitch)	88, 22	88, 22	78, 19	76, 18				
F484 p	in (23 mm x 23 mm, 1.0 mm pitch)			340, 137		325, 124	321, 132	289, 110	277, 103
F780 p	in (29 mm x 29 mm, 1.0 mm pitch)							423, 178	525, 230

Notes

1. LE counts valid in comparing across Intel devices, and are conservative versus competing FPGAs.

2. This includes both dedicated and emulated LVDS pairs

3. All data is correct at the time of printing and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

71, 22 Numbers indicate GPIO count, LVDS pairs.

Indicates pin migration path.

INTEL MAX 10 FPGA OVERVIEW

www.intel.com/max10

Intel MAX 10 FPGAs revolutionize non-volatile integration by delivering advanced processing capabilities in a low-cost, instant-on, small form factor, programmable logic device.

Intel MAX 10 FPGAs are built on TSMC's 55 nm flash technology, enabling instant-on configuration so you can quickly control the power-up or initialization of other components in the system. The devices also include full-featured FPGA capabilities, such as DSP, analog functionality, Nios II Gen2 embedded soft processor support, and memory controllers.


With a robust set of FPGA capabilities, Intel MAX 10 FPGAs are optimized for a wide range of high-volume, cost-sensitive applications, including:

Automotive



- Built on TSMC's 55 nm high-volume flash process tailored for the automotive industry's rigorous safety and quality requirements
- Integrated flash provides instant-on behavior for applications requiring fast boot times such as rear-view cameras in advanced driver assistance systems (ADAS) and infotainment displays
- FPGA-class signal processing acceleration for electric vehicle (EV) applications, such as motor control, battery management, and power conversion

Industrial



- Reduced footprint, increased design security and reliability, and lower system cost
- Accurate environmental condition sensing and efficient real-time controls for motor control, I/O modules, and Internet of Things (IoT) applications
- Single-chip support for multiple industrial Ethernet protocols and machine-to-machine (M2M) communication

Communications



- Analog functionality for sensing board environment allows integration of power-up sequencing and system-monitoring circuitry in a single device
- High I/O count and software-based system management using the Nios II soft processor enable board management integration in an advanced, reliable, single-chip system controller

INTEL MAX 10 FPGA FEATURES

View device ordering codes on page 53.

PRODUC	T LINE	10M02	10M04	10M08	10M16	10M25	10M40	10M50
LEs (K)		2	4	8	16	25	40	50
Block me	emory (Kb)	108	189	378	549	675	1,260	1,638
User flas	h memory¹ (KB)	12	16 – 156	32 – 172	32 – 296	32 – 400	64 – 736	64 – 736
18 x 18 n	nultipliers	16	20	24	45	55	125	144
PLLs ²		1, 2	1, 2	1, 2	1, 4	1, 4	1, 4	1, 4
Internal o	configuration	Single	Dual	Dual	Dual	Dual	Dual	Dual
	o-digital converter mperature sensing SD) ³	-	1, 1	1, 1	1, 1	2, 1	2, 1	2, 1
External (EMIF)	memory interface	Yes ⁴	Yes ⁴	Yes ⁴	Yes ⁵	Yes ⁵	Yes ⁵	Yes⁵
Package	Options and I/O Pins: F	eature Set Opti	ons, GPIO, True l	VDS Transceive	r/Receiver			
V36 (D) ⁶	WLCSP (3 mm, 0.4 mm pitch)	C, 27, 3/7	_	_				
	(3 mm, 0.4 mm pitch)				_	-	_	-
V81 (D) ⁷	WLCSP (4 mm, 0.4 mm pitch)	-	_	C/F, 56, 7/17	-	-	-	-
V81 (D) ⁷ F256 (D)		-	- C/A, 178, 13/54	C/F, 56, 7/17 C/A, 178, 13/54	- C/A, 178, 13/54	- C/A, 178, 13/54	- C/A, 178, 13/54	- C/A, 178, 13/54
F256 (D)	(4 mm, 0.4 mm pitch) FBGA	- - C, 160, 9/47	- C/A, 178, 13/54 - C/A, 246, 15/81		- C/A, 178, 13/54 C/A, 246, 15/81	- C/A, 178, 13/54	- C/A, 178, 13/54	- C/A, 178, 13/54
	(4 mm, 0.4 mm pitch) FBGA (17 mm, 1.0 mm pitch) UBGA		-	C/A, 178, 13/54	C/A, 246, 15/81	- C/A, 178, 13/54 - C/A, 360, 24/136	-	- C/A, 178, 13/54 - C/A, 360, 24/130
F256 (D)	(4 mm, 0.4 mm pitch) FBGA (17 mm, 1.0 mm pitch) UBGA (15 mm, 0.8 mm pitch) FBGA	C, 160, 9/47	-	C/A, 178, 13/54 C/A, 246, 15/81	C/A, 246, 15/81	-	-	-

C/A, 112, 9/29

C/A, 130, 9/38

C/A, 246, 15/81

C/A, 130, 9/38

C/A, 246, 15/81

Notes

- 1. Additional user flash may be available, depending on configuration options.
- 2. The number of PLLs available is dependent on the package option.

(22 mm, 0.5 mm pitch) MBGA

(8 mm, 0.5 mm pitch)⁸ UBGA

(11 mm, 0.8 mm pitch) UBGA

(15 mm, 0.8 mm pitch)

- 3. Availability of the ADC or TSD varies by package type. Smaller pin-count packages do not have access to the ADC hard IP.
- 4. SRAM only.

M153 (S)

U169 (S)

U324 (S)

- 5. SRAM, DDR3 SDRAM, DDR2 SDRAM, or LPDDR2.
- 6. "D" = Dual power supply (1.2 V/2.5 V), "S" = Single power supply (3.3 V or 3.0 V).
- 7. V81 package does not support analog feature set. 10M08 V81 F devices support dual image with RSU.

C, 112, 9/29

C, 130, 9/38

C, 246, 15/81

- 8. "Easy PCB" utilizes 0.8 mm PCB design rules.
- 9. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

C/A, 112, 9/29

C/A, 130, 9/38

C/A, 246, 15/81

C, 27, 3/7 Indicates feature set options, GPIO count, and LVDS transmitter or receiver count. Feature set options:
C = Compact (single image), F = Flash (dual image with RSU), A = Analog (analog features block).
Each has added premiums.

Indicates pin migration.

Devices: 28 nm Device Portfolio Devices: 28 nm Device Portfolio

STRATIX V FPGA FEATURES

View device ordering codes on page 53.

PRODUCT LINE	T LINE		STR	ATIX V GS FPGAs ¹			STRATIX V GX FPGAs ¹										STRATIX V E FPGAs ¹		
NODOCT EME		5SGSD3	5SGSD4	5SGSD5	5SGSD6	5SGSD8	5SGXA3	5SGXA4	5SGXA5	5SGXA7	5SGXA9	5SGXAB	5SGXB5	5SGXB6	5SGXB9	5SGXBB	5SEE9	5SEEB	
LEs (K)		236	360	457	583	695	340	420	490	622	840	952	490	597	840	952	840	952	
ALMs		89,000	135,840	172,600	220,000	262,400	128,300	158,500	185,000	234,720	317,000	359,200	185,000	225,400	317,000	359,200	317,000	359,200	
Registers		356,000	543,360	690,400	880,000	1,049,600	513,200	634,000	740,000	938,880	1,268,000	1,436,800	740,000	901,600	1,268,000	1,436,800	1,268,000	1,436,800	
M20K mem	nory blocks	688	957	2,014	2,320	2,567	957	1,900	2,304	2,560	2,640	2,640	2,100	2,660	2,640	2,640	2,640	2,640	
M20K mem	nory (Mb)	13	19	39	45	50	19	37	45	50	52	52	41	52	52	52	52	52	
MLAB mem	nory (Mb)	2.72	4.15	5.27	6.71	8.01	3.92	4.84	5.65	7.16	9.67	10.96	5.65	6.88	9.67	10.96	9.67	10.96	
Variable-pre	recision DSP blocks	600	1,044	1,590	1,775	1,963	256	256	256	256	352	352	399	399	352	352	352	352	
18 x 18 mul	ıltipliers	1,200	2,088	3,180	3,550	3,926	512	512	512	512	704	704	798	798	704	704	704	704	
Global clock	ck networks	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	
Regional clo	ocks	92	92	92	92	92	92	92	92	92	92	92	92	92	92	92	92	92	
I/O voltage	levels supported (V)								1.2	2, 1.5, 1.8, 2.5,	3.3 ²								
I/O Pins,	rds supported			HSTL-18 (I an			-12 (I and II),	Differential SS	DS, RSDS, LVPE TL-18 (I and II), d II), Differential	Differential SS	STL-15 (I and II)	, Differential S			HSTL-18 (I and	d II),			
LVDS chann	nels, 1.4 Gbps (receive/transmit)	108	174	174	210	210	174	174	210	210	210	210	150	150	150	150	210	210	
Y Z Y Transceiver	r count (14.1 Gbps)	24	36	36	48	48	36	36	48	48	48	48	66	66	66	66	_	-	
Transceiver	r count (28.05 Gbps)	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
PCI Express	s hardened IP blocks (Gen3 x8)	1	1	1	4	4	2	2	4	4	4	4	4	4	4	4	_	-	
Memory de	evices supported							DDF	3, DDR2, DDR,	QDR II, QDR II+	-, RLDRAM II, RI	LDRAM 3							

Package Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs, and Transceiver Count

F780 pin (29 mm, 1.0 mm pitch)	360, 90, 1	2 ³ 360, 90, 12 ³	-	-	-	360, 90, 12³	-	-	-	-	-	-	-	-	-	-	-
F1152 pin (35 mm, 1.0 mm pitch)	432, 108,	24 432, 108, 24	552, 138, 24	-	-	432, 108, 24	552, 138, 24	552, 138, 24	552, 138, 24	-	-	-	-	-	-	-	-
F1152 pin (35 mm, 1.0 mm pitch)	-	-	-	-	-	432, 108, 36	432, 108, 36	432, 108, 36	432, 108, 36	-	-	-	-	_	-	-	-
F1517 pin (40 mm, 1.0 mm pitch)	-	696, 174, 36	696, 174, 36	696, 174 ,36	696, 174, 36	696, 174, 36	696, 174, 36	696, 174, 36	696, 174, 36	696, 174, 364	696, 174, 364	432, 108, 66	432, 108, 66	-	-	696, 174, 04	696, 174, 04
F1517 pin (40 mm, 1.0 mm pitch)	-	-	-	-	-	-	-	600,150,48	600,150,48	-	-	-	-	-	-	-	-
F1760 pin (42.5 mm, 1.0 mm pitch)	-	-	-	-	-	-	-	-	-	-	-	600, 150, 66	600, 150, 66	600, 150, 664	600, 150, 664	-	-
F1932 pin (45 mm, 1.0 mm pitch)	-	-	-	840,210,48	840,210,48	-	-	840, 210, 48	840, 210, 48	840, 210, 48	840, 210, 48	-	-	_	-	840, 210, 0	840, 210, 0

1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

3. Hybrid package (flip chip) FBGA: 33 x 33 (mm) 1.0-mm pitch.

5. 360, 90, 12 Numbers indicate GPIO count, LVDS count, and transceiver count.
6. Fin migration (same V_{ct} GND, ISP, and input pins). User I/O pins may be less than labelled for pin migration.

7. Stratix series devices are offered for commercial and industrial temperatures and RoHS-compliant packages. Stratix IV GT devices are only offered for industrial temperatures (0 °C to 100 °C).

^{2. 3.3} V compliant, requires a 3.0 V power supply.

^{4.} Hybrid package (flip chip) FBGA: 45 x 45 (mm) 1.0-mm pitch.

Devices: 28 nm Device Portfolio Devices: 28 nm Device Portfolio

ARRIA V GT FPGAs¹

ARRIA V FPGA AND SoC FEATURES

ARRIA V GX FPGAs¹

View device ordering codes on page 54.

ARRIA V ST SoCs1

ARRIA V SX SoCs1

PRODUCT LINE ARRIA V GA FPGAS										AKKIA V C	JI FFUAS			AKKIA V	JZ FPUAS		AKKIA V	3X 30C3	ARRIA V	31 3003	
i ko	SOCI EINE	5AGXA1	5AGXA3	5AGXA5	5AGXA7	5AGXB1	5AGXB3	5AGXB5	5AGXB7	5AGTC3	5AGTC7	5AGTD3	5AGTD7	5AGZE1	5AGZE3	5AGZE5	5AGZE7	5ASXB3	5ASXB5	5ASTD3	5ASTD5
	LEs (K)	75	156	190	242	300	362	420	504	156	242	362	504	220	360	400	450	350	462	350	462
	ALMs	28,302	58,900	71,698	91,680	113,208	136,880	158,491	190,240	58,900	91,680	136,880	190,240	83,020	135,840	150,960	169,800	132,075	174,340	132,075	174,340
	Registers	113,208	235,600	286,792	366,720	452,832	547,520	633,964	760,960	235,600	366,720	547,520	760,960	332,080	543,360	603,840	679,200	528,300	697,360	528,300	697,360
Ŋ	M10K memory blocks	800	1,051	1,180	1,366	1,510	1,726	2,054	2,414	1,051	1,366	1,726	2,414	_	_	_	_	1,729	2,282	1,729	2,282
Irce	M20K memory blocks	_	_	_	_	_	_	_	_	_	_	_	_	585	957	1,440	1,700	_	_	_	_
SOL	M10K memory (Kb)	8,000	10,510	11,800	13,660	15,100	17,260	20,540	24,140	10,510	13,660	17,260	24,140	_	_	_	_	17,290	22,820	17,290	22,820
Re	M20K memory (Kb)	_	_	_	_	_	_	_	_	_	_	_	_	11,700	19,140	28,800	34,000	_	_	_	_
	MLAB memory (Kb)	463	961	1,173	1,448	1,852	2,098	2,532	2,906	961	1,448	2,098	2,906	2,594	4,245	4,718	5,306	2,014	2,658	2,014	2,658
	Variable-precision DSP blocks	240	396	600	800	920	1,045	1,092	1,156	396	800	1,045	1,156	800	1,044	1,092	1,139	809	1,090	809	1,090
	18 x 18 multipliers	480	792	1,200	1,600	1,840	2,090	2,184	2,312	792	1,600	2,090	2,312	1,600	2,088	2,184	2,278	1,618	2,180	1,618	2,180
	Processor cores (Arm Cortex-A9)	_	_							_							_	Dual	Dual	Dual	Dual
-	Maximum CPU clock frequency (GHz)	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	1.05 ²	1.05 ²	1.05 ²	1.052
-	Global clock networks	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16
ăi -	PLLs³ (FPGA)	10	10	12	12	12	12	16	16	10	12	12	16	20	20	24	24	14	14	14	14
- ∓	PLLs (HPS)	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	3	3	3	3
正	I/O voltage levels supported (V)										1.2. 1	I.5, 1.8, 2.5, 3.0). 3.34							-	
- ctur	I/O standards supported			LVTTL, LVC	MOS, PCI, PCI	-X, LVDS, mir						-2 (I and II), HS	 TL-18 (I and II)						erential SSTL-1	5 (I and II),	
i <u>P</u>	1)/05 1 1 / : /: /: /:	00/67	00/67	126/120	426/420	176 160								**		**			426/420	426/420	436/430
	LVDS channels (receiver/transmitter)	80/67	80/67	136/120	136/120	176,160	176,160	176,160	176,160	80/70	136/120	176/160	176/160	108/99	108/99	168/166	168/166	136/120	136/120	136/120	136/120
<u>a</u>	Transceiver count (6.5536 Gbps)	9	9	24	24	24	24	36	36	3	6	6	6		_	_	_	30	30	30	30
_	Transceiver count (10.3125 Gbps) ⁵	-	_	_	_		_		_	4	12	12	20	_	_	-	_			16	16
_	Transceiver count (12.5 Gbps) PCI Express hardened IP blocks	_	_				_		_		_		_	24	24	36	36				
E	(Gen2 x4)	1	1	2	2	2	2	2	2	1	2	2	2		_	-	_	2	2	2	2
1axi	PCI Express hardened IP blocks (Gen2 x8, Gen3)	-	-	-	_	-	_	-	-	-	-	-	_	1	1	1	1	-	-	-	_
()	GPIOs (FPGA)	-	_	-	_	-	_	_	_	_	-		_		_	_	_	540	540	540	540
0	GPIOs (HPS)	-	_	_	_		_	_	-	-	-	_	_	_	_	-	_	208	208	208	208
-	Hard memory controllers ⁶ (FPGA)	2	2	4	4	4	4	4	4	2	4	4	4	_	_	-	_	3	3	3	3
	Hard memory controllers (HPS)	-	-	-	-	-	-	-	-	_	-	-	_	-	_	-	-	1	1	1	1
	Memory devices supported										DDR3, DDR2,	DDR II+ ⁷ , QDR	II, QDR II+, RL	DRAM II, RLDR	AM 3 ⁸ , LPDDR	⁷ , LPDDR2 ⁷					
Pack	age Options and I/O Pins: GPIO Count,	High-Voltage	I/O Count, L	VDS Pairs, ar	nd Transceive	r Count															
F672	nin	336	336	336	336	_	_	_	_	336	_	_	_	-	_	_	_	_	_	_	_
	nm, 1.0 mm pitch)	9,0	9,0	9,0	9,0					3,4											
		_				_	_		_	_			_	342	342	_		_			
H780 (29 n	nm, 1.0 mm pitch)										_			12	12						
F896		416 9,0	416 9,0	384 18,0	384 18,0	384 18,0	384 18,0	-	-	416	384 6,8	384	-	-	-	-	-	250, 208 12+0	250, 208 12+0	250, 208 12+6	250, 208 12+6
(31 n	nm, 1.0 mm pitch)						10,0			3,4		6,8						1210	1210	1210	12+0
F896		320	320	320	320	320	-	-	-	320 3,4	320	320	-	-	-	-	-	-	_	-	_
(31 n	nm, 1.0 mm pitch)	9,0	9,0	9,0	9,0	9,0				3,4	3,4	3,4									
	2 pin nm, 1.0 mm pitch)	-	_	544 24,0	544 24,0	544 24,0	544 24,0	544 24,0	544 24,0	-	544 6,12	544 6,12	544 6,12	414 24	414 24	534 24	534 2 <mark>4</mark>	385, 208 18+0	385, 208 18+0	385, 208 18+8	385, 208 18 <u>+</u> 8
			_	_	_	704	704	704	704	_	_	704	704		_	674	674	540, 208	540, 208	540, 208	540, 208
F151	7 pin nm, 1.0 mm pitch)	_	_	_	_	24,0	24,0	36,0	36,0		_	6,12	6 <u>,</u> 20	_	_	36	36	30+0	30+0	30+16	30+16
(4011	in, 1.0 mm piccij						,-		- >1-			- , - =	-,			-		-			

1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

- 1.15 V operation.
 The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.
- 4. For Arria V GZ devices, the I/O voltage of 3.3 V compliant, requires a 3.0 V power supply.
- 5. One pair of 10 Gbps transceiver channels can be configured as three 6 Gbps transceiver channels.
- 6. With 16 and 32 bit ECC support.
- 7. These memory interfaces are not available as Intel FPGA IP.
- 8. This memory interface is only available for Arria V GZ devices.

For Arria V GX and GT devices, values on top indicate available user I/O pins and values at the bottom indicate the 6.5536 Gbps and 10.3125 Gbps transceiver count. One pair of 10 Gbps transceiver channels can be configured as three 6 Gbps transceiver channels. For Arria V GZ devices, values on top indicate available user I/O pins and values at the bottom indicate the 12.5 Gbps transceiver count.

Values on top indicate available FPGA user I/O pins and HPS I/O pins; values at the bottom indicate the 6.5536 Gbps plus 10.3125 Gbps transceiver count.

ARRIA V GZ FPGAs¹

250, 208 12+0

 $Pin\ migration\ (same\ V_{cc^{\dagger}}\ GND,\ ISP,\ and\ input\ pins).\ User\ I/O\ pins\ may\ be\ less\ than\ labelled\ for\ pin\ migration.$

Pin migration is only possible if you use up to 320 I/O pins, up to nine 6.5536 Gbps transceiver count (for Arria V GX devices), and up to four 10.3125 Gbps transceiver count (for Arria V GT devices).

Devices: 28 nm Device Portfolio

CYCLONE V FPGA FEATURES

View device ordering codes on page 55.

PRODUCT LINE			CYCLONE V E FPGA	S ¹			C	YCLONE V GX FPGA	S ¹			CYCLONE V GT FPG	AS ¹
	5CEA2	5CEA4	5CEA5	5CEA7	5CEA9	5CGXC3	5CGXC4	5CGXC5	5CGXC7	5CGXC9	5CGTD5	5CGTD7	5CGTD9
LEs (K)	25	49	77	149.5	301	35.5	50	77	149.5	301	77	149.5	301
ALMs	9,434	18,480	29,080	56,480	113,560	13,460	18,868	29,080	56,480	113,560	29,080	56,480	113,560
Registers	37,736	73,920	116,320	225,920	454,240	53,840	75,472	116,320	225,920	454,240	116,320	225,920	454,240
M10K memory blocks	176	308	446	686	1,220	135	250	446	686	1,220	446	686	1,220
M10K memory (Kb)	1,760	3,080	4,460	6,860	12,200	1,350	2,500	4,460	6,860	12,200	4,460	6,860	12,200
MLAB memory (Kb)	196	303	424	836	1,717	291	295	424	836	1,717	424	836	1,717
Variable-precision DSP blocks	25	66	150	156	342	57	70	150	156	342	150	156	342
18 x 18 multipliers	50	132	300	312	684	114	140	300	312	684	300	312	684
Global clock networks	16	16	16	16	16	16	16	16	16	16	16	16	16
PLLs ² (FPGA)	4	4	6	7	8	4	6	6	7	8	6	7	8
I/O voltage levels supported (V)						1	.1, 1.2, 1.5, 1.8, 2.5,	3.3					
(eature I/O standards supported		Differential SSTL-			DS, mini-LVDS, RSDS, I), Differential SSTL-2								o-LVDS
E ਫ਼ LVDS channels (receiver/transmitter)	56/56	56/56	60/60	120/120	120/120	52/52	84/84	84/84	120/120	140/140	84/84	120/120	140/140
Transceiver count (3.125 Gbps)	_	_	_	_	_	3	6	6	9	12	_	_	_
Transceiver count (6.144 Gbps) ³	_	_	_	_	_	_	_	_	_	_	64	94	124
PCI Express hardened IP blocks (Gen1) ⁵	_	-	_	_	_	1	2	2	2	2	_	_	_
PCI Express hardened IP blocks (Gen2)	_	_	_	_	_	_	_	_	_	_	2	2	2
Hard memory controllers ⁶ (FPGA)	1	1	2	2	2	1	2	2	2	2	2	2	2
Memory devices supported			_		_		DDR3, DDR2, LPDDF		_		_		
Package Options and I/O Pins: GPIO Count, High-Volta	ge I/O Count IVDS Pair												
M201 nin	ige i/O Court, EVD3 Fair	s, and Transceiver Co	ount				129	129			129		
M301 pin (11 mm, 0.5 mm pitch)	-						129 4	129 4			129 4		
(11 mm, 0.5 mm pitch) M383 pin	223	s, and Transceiver Co	ount 175				175	175			175		
(11 mm, 0.5 mm pitch)	-						4	4			4		
(11 mm, 0.5 mm pitch) M383 pin	-			240			175	175	240 3		175	240 3	
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin	-			240		144 3	175	175			175		
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch)	223 176	223	175			3	175 6	175 6	3		4 175 6	3	
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin	223	223		240	240		175 6 	175 6 224	240	240	4 175 6	240	240
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin	223 176	223	175		240	3	175 6	175 6	3	240 5	4 175 6	3	240 5
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin (19 mm, 0.8 mm pitch)	223 176	223	175		240	3	175 6 	175 6 224	240	240 5	4 175 6	240	240
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin (19 mm, 0.8 mm pitch) F256 pin	176	176 224	175		240	3	175 6 	175 6 224	240	240	4 175 6	240	240
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin (19 mm, 0.8 mm pitch) F256 pin (17 mm, 1.0 mm pitch)	176 224 128	223 176 224	175	240		3 208 3	175 6 224 6	175 6 224 6	240 6	5	4 175 6	240 6	5
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin (19 mm, 0.8 mm pitch) F256 pin (17 mm, 1.0 mm pitch) F484 pin	176	176 224	175		240	3	175 6 	175 6 224	240	240 5 224 6	4 175 6	240	240 5 224 6
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin (19 mm, 0.8 mm pitch) F256 pin (17 mm, 1.0 mm pitch) F484 pin (23 mm, 1.0 mm pitch)	176 224 128	223 176 224	175	240	224	208	224 6	224 6	240 6	224	224 6	240 6	224
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin (19 mm, 0.8 mm pitch) F256 pin (17 mm, 1.0 mm pitch) F484 pin (23 mm, 1.0 mm pitch) F672 pin	176 224 128	223 176 224	175	240		208	224 6	224 6	240 6 240 6 336	224 6 336	224 6 240 6 336	240 6 240 6 336	224 6 336
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin (19 mm, 0.8 mm pitch) F256 pin (17 mm, 1.0 mm pitch) F484 pin (23 mm, 1.0 mm pitch) F672 pin	176 224 128	223 176 224	175	240	224	208	224 6	224 6	240 6 240 6 336 9	224 6 336 9	224 6	240 6 240 6 336 9	224 6 336 9
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin (19 mm, 0.8 mm pitch) F256 pin (17 mm, 1.0 mm pitch) F484 pin (23 mm, 1.0 mm pitch) F672 pin (27 mm, 1.0 mm pitch)	176 224 128	223 176 224	175	240	224	208	224 6 240 6 336 6	224 6	240 6 240 6 336 9	224 6 336 9	224 6 240 6 336	240 6 240 6 336 9	224 6 336 9
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin (19 mm, 0.8 mm pitch) F256 pin (17 mm, 1.0 mm pitch) F484 pin (23 mm, 1.0 mm pitch) F672 pin	176 224 128	223 176 224	175	240	224	208	224 6 240 6 336 6	224 6	240 6 240 6 336 9	224 6 336 9	224 6 240 6 336	240 6 240 6 336 9	224 6 336 9
(11 mm, 0.5 mm pitch) M383 pin (13 mm, 0.5 mm pitch) M484 pin (15 mm, 0.5 mm pitch) U324 pin (15 mm, 0.8 mm pitch) U484 pin (19 mm, 0.8 mm pitch) F256 pin (17 mm, 1.0 mm pitch) F484 pin (23 mm, 1.0 mm pitch) F672 pin (27 mm, 1.0 mm pitch) F896 pin	176 224 128	223 176 224	175	240	224	208	224 6 240 6 336 6	224 6	240 6 240 6 336 9	224 6 336 9	224 6 240 6 336	240 6 240 6 336 9	224 6 336 9

Notes

- 1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.
- 2. The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.
- 3. Automotive grade Cyclone V GT FPGAs include a 5 Gbps transceiver.
- 4. Transceiver counts shown are for ≤ 5 Gbps. The 6 Gbps channel count support depends on package and channel usage.
- Refer to Cyclone V Device Handbook Volume 2: Transceivers for guidelines.
- 5. Only one PCIe hard IP block supported in M301, M484, and U324 packages.
- 6. Includes 16 and 32 bit error correction code ECC support.

Values on top indicate available user I/O pins; values at the bottom indicate the 3.125 Gbps, 5 Gbps, or 6.144 Gbps transceiver count.

Pin migration (same V_{cc} , GND, ISP, and input pins). User I/O pins may be less than labelled for pin migration.

For FPGAs: Pin migration is only possible if you use only up to 175 GPIOs.

Devices: 28 nm Device Portfolio

CYCLONE V SOC FEATURES

View device ordering codes on page 55.

ADJICT LINE		CYCLONE	V SE SoCs ¹			CYCLONE V	/ SX SoCs¹		CYCLONE	V ST SoCs ¹
DDUCT LINE	5CSEA2	5CSEA4	5CSEA5	5CSEA6	5CSXC2	5CSXC4	5CSXC5	5CSXC6	5CSTD5	5CSTD6
LEs (K)	25	40	85	110	25	40	85	110	85	110
ALMs	9,434	15,094	32,075	41,509	9,434	15,094	32,075	41,509	32,075	41,509
Registers	37,736	60,376	128,300	166,036	37,736	60,376	128,300	166,036	128,300	166,036
M10K memory blocks	140	270	397	557	140	270	397	557	397	557
M10K memory (Kb)	1,400	2,700	3,970	5,570	1,400	2,700	3,970	5,570	3,970	5,570
MLAB memory (Kb)	138	231	480	621	138	231	480	621	480	621
Variable-precision DSP blocks	36	84	87	112	36	84	87	112	87	112
18 x 18 multipliers	72	168	174	224	72	168	174	224	174	224
Processor cores (Arm Cortex-A9)	Single or dual	Single or dual	Single or dual	Single or dual	Dual	Dual	Dual	Dual	Dual	Dual
Maximum CPU clock frequency (MHz)	925	925	925	925	925	925	925	925	925	925
Global clock networks	16	16	16	16	16	16	16	16	16	16
PLLs ² (FPGA)	5	5	6	6	5	5	6	6	6	6
PLLs (HPS)	3	3	3	3	3	3	3	3	3	3
I/O voltage levels supported (V)					1.1, 1.2,	1.5, 1.8, 2.5,3.3				
I/O standards supported	Dif				LVPECL, SSTL-18 (1 and I (I and II), Differential HSTL				FL-12 (I and II), erential HSUL-12, HiSpi, SL	VS, Sub-LVDS
LVDS channels (receiver/transmitter)	37/32	37/32	72/72	72/72	37/32	37/32	72/72	72/72	72/72	72/72
Transceiver count (3.125 Gbps)	-	-	-	-	6	6	9	9	-	_
Transceiver count (6.144 Gbps)	_	-	-	-	-	_	-	-	93	93
PCI Express hardened IP blocks (Gen1)	-	-	-	-	2	2	24	24	-	-
PCI Express hardened IP blocks (Gen2)	-	-	-	-	-	-	-	-	2	2
GPIOs (FPGA)	145	145	288	288	145	145	288	288	288	288
GPIOs (HPS)	181	181	181	181	181	181	181	181	181	181
Hard memory controllers ⁵ (FPGA)	1	1	1	1	1	1	1	1	1	1
Hard memory controllers ⁵ (HPS)	1	1	1	1	1	1	1	1	1	1
Memory devices supported					DDR3, D	DDR2, LPDDR2				
age Options and I/O Pins: General-Purpose I/O (GPIC	O) Count, High-Voltage I/O	Count, LVDS Pairs, and Tr	ransceiver Count							
pin	66, 151	66, 151	66, 151	66, 151						
nm, 0.8 mm pitch)	0	0	0	0						
2 pin nm, 0.8 mm pitch)	145, 181 0	145, 181 0	145, 181 0	145, 181 0	145, 181 6	145, 181 6	145, 181 6	145, 181 6		
5 pin			288, 181	288, 181	-		288, 181	288, 181	288, 181	288, 181

Note

- 1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.
- 2. The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.
- 3. Transceiver counts shown are for ≤ 5 Gbps. The 6 Gbps channel count support depends on package and channel usage. Refer to Cyclone V Device Handbook Volume 2: Transceivers for guidelines.
- 4. One PCI Express hard IP block in U672 package.
- 5. With 16 and 32 bit ECC support.

(31 mm, 1.0 mm pitch

- Values on top indicate available FPGA user I/O pins and HPS I/O pins; values at the bottom indicate the 3.125 Gbps or 5 Gbps transceiver count.
- Pin migration (same V_{cc}, GND, ISP, and input pins). User I/O pins may be less than labelled for pin migration.
- For SoCs: Pin migration is only possible if you use only up to 138 GPIOs.

Devices: 40 nm Device Portfolio **Devices: 40 nm Device Portfolio**

STRATIX IV FPGA FEATURES

View device ordering codes on page 56.

DDUCT LINE			STF	RATIX IV GX FPG	SAS ¹					STRATIX IV	/ GT FPGAS ¹				STRATIX I	V E FPGAS ¹	
Josef Eine	EP4SGX70	EP4SGX110	EP4SGX180	EP4SGX230	EP4SGX290	EP4SGX360	EP4SGX530	EP4S40G2	EP4S40G5	EP4S100G2	EP4S100G3	EP4S100G4	EP4S100G5	EP4SE230	EP4SE360	EP4SE530	EP4SE820
LEs (K)	73	106	176	228	291	354	531	228	531	228	291	354	531	228	354	531	813
ALMs	29,040	42,240	70,300	91,200	116,480	141,440	212,480	91,200	212,480	91,200	116,480	141,440	212,480	91,200	141,440	212,480	325,220
Registers ²	58,080	84,480	140,600	182,400	232,960	282,880	424,960	182,400	424,960	182,400	232,960	282,880	424,960	182,400	282,880	424,960	650,440
M9K memory blocks	462	660	950	1,235	936	1,248	1,280	1,235	1,280	1,235	936	1,248	1,280	1,235	1,248	1,280	1,610
M144K memory blocks	16	16	20	22	36	48	64	22	64	22	36	48	64	22	48	64	60
MLAB memory (Kb)	908	1,320	2,197	2,850	3,640	4,420	6,640	2,850	6,640	2,850	3,640	4,420	6,640	2,850	4,420	6,640	10,163
Embedded memory (Kb)	6,462	8,244	11,430	14,283	13,608	18,144	20,736	14,283	20,736	14,283	13,608	18,144	20,736	14,283	18,144	20,736	23,130
18 x 18 multipliers	384	512	920	1,288	832	1,040³	1,024	1,288	1,024	1,288	832	1,024	1,024	1,288	1,040	1,024	960
Global clock networks	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16
Regional clock networks	64	64	64	64	88	88	88	64	88	64	88	88	88	64	88	88	88
Periphery clock networks	56	56	88	88	88	88	112	88	112	88	112	112	112	88	88	112	132
PLLs	4	4	8	8	12	12	12	8	8	8	12	12	12	4	12	12	12
I/O voltage levels supported (V)								1.3	2, 1.5, 1.8, 2.5,	3.3 ⁴							
I/O standards supported			LVTTI	., LVCMOS, PCI, Differenti	PCI-X, LVDS, mir al SSTL-15 (I and	ni-LVDS, RSDS, L\ d II), Differential S	/PECL, SSTL-18 SSTL-2 (I and II),	(1 and II), SSTL Differential SS	-15 (I and II), S: TL-2 (I and II), D	STL-2 (I and II), F Differential HSTL	HSTL-18 (I and I -18 (I and II), Dif), HSTL-15 (I an ferential HSTL-	d II), HSTL-12 (I 15 (I and II), Diffe	and II), Different erential HSTL-12	ial SSTL-18 (I and (I and II), Differe	d II), ntial HSUL-12	
Emulated LVDS channels, 1.100 Mbps	128	128	192	192	256	256	256	192	256	192	256	256	256	128	256	256	288
LVDS channels, 1,600 Mbps (receive/transmit)	56/56	56/56	88/88	88/88	98/98	98/98	98/98	46/46	46/46	46/46	46/46	46/46	46/46	56/56	88/88	112/112	132/132
Transceiver count⁵ (11.3 Gbps)	-	-	-	-	-	-	-	12	12	24	24	24	32	_	-	-	-
Transceiver count (8.5 Gbps)	16	16	24	24	32	32	32	12	12	-	8	8	-	-	-	-	-
Transceiver count (6.5 Gbps)	8	8	12	12	16	16	16	12	12	12	16	16	16	_	_	-	_
PCI Express hardened IP blocks	2	2	2	2	4	4	4	2	2	2	4	4	4	_	_	-	_
Memory devices supported								DDB3 DDB2 I		DR II+, RLDRAM 2	2 SDR						

F780 pin (29 mm, 1.0 mm pitch)	368 8+0	368 8+0	368 8+0	368 8+0	288 ⁶ 16+0	288 ⁶ 16+0	-	-	-	_	-	-	-	-	-	480	480
F1152 pin (35 mm, 1.0 mm pitch)	-	368 16 <u>+</u> 0	560 16+0	560 16+0	560 16+0	560 16 <mark>+</mark> 0	-	-	-	-	-	-	-	736 ⁷	736 ⁷	736	-
F1152 pin (35 mm, 1.0 mm pitch)	480 16 <mark>+</mark> 8	480 16 <mark>+</mark> 8	560 16 <mark>+</mark> 8	560 16+8	560 16+8	560 16+8	560 ⁷ 1 <mark>6</mark> +8	-	-	-	-	-	-	-	-	_	-
F1517 pin (40 mm, 1.0 mm pitch)	-	-	736 24 <u>+</u> 12	736 24+12	736 24+12	736 24+12	736 ⁷ 24 <mark>+</mark> 12	646 12+12+12	646 12+12+12	646 12+ <mark>0</mark> +12	-	-	646 ⁷ 12+ <mark>0</mark> +12	960 ⁷	960 ⁷	_	-
F1760 pin (42.5 mm, 1.0 mm pitch)	-	-	-	-	864 24 + 12	864 24+12	864 24+12	-	-	_	-	-	-	1,104	960	-	-
F1932 pin (45 mm, 1.0 mm pitch)	-	-	-	-	904 32+16	904 32+16	904 32+16	-	-	_	769 24+ <mark>8</mark> +16	769 24+8+16	769 32+0+16	-	-	-	-

- 1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.
- 2. The base core logic register count is shown. The ALM can support three registers when used in LUTREG mode, which increases the total register count by an additional 50%.
- 3. The EP4SGX360N device has 1,024 18 x 18 multipliers.
- 4. 3.3 V compliant, requires a 3.0 V power supply.
- 5. The total transceiver count is the sum of the 11.3, 8.5, and 6.5 Gbps transceivers.
- 6. Hybrid package (flip chip) FBGA: 35 x 35 (mm) 1.0 mm pitch.
- 7. Hybrid package (flip chip) FBGA: 42.5 x 42.5 (mm) 1.0 mm pitch.

Values on top indicate available user I/O pins; values at the bottom indicate the sum of 8.5 and 6.5 Gbps transceiver count.

 $Values \ on \ top \ indicate \ available \ user \ I/O \ pins; values \ on \ bottom \ indicate \ the \ sum \ of \ 11.3, \ 8.5, \ and \ 6.5 \ Gbps \ transceiver \ count.$

Pin migration (same Vcc, GND, ISP, and input pins). User I/Os may be less than labelled for pin migration.

Stratix series devices are offered for commercial and industrial temperatures and RoHS-compliant packages. Stratix IV GT devices are only offered for industrial temperatures (0°C to 100°C).

Intel FPGA Product Catalog Intel FPGA Product Catalog

368 8+0

Devices: 40 nm Device Portfolio

ARRIA II GZ AND GX FPGA FEATURES

View device ordering codes on page 56.

PRODUCT LINE		ARRIA II GZ FPGAS¹		ARRIA II GX FPGAS¹							
PRODUCT LINE	EP2AGZ225	EP2AGZ300	EP2AGZ350	EP2AGX45	EP2AGX65	EP2AGX95	EP2AGX125	EP2AGX190	EP2AGX260		
LEs (K)	224	298	349	43	60	89	118	118	244		
ALMs	89,600	119,200	139,400	18,050	25,300	37,470	49,640	76,120	102,600		
Registers ²	179,200	238,400	278,800	36,100	50,600	74,940	99,280	152,240	205,200		
M9K memory blocks	1,235	1,248	1,248	319	495	612	730	840	950		
M144K memory blocks	0	24	36	-	-	_	-	-	-		
MLAB memory (Kb)	2,850	4,420	4,420	564	791	1,171	1,551	2,379	3,206		
Embedded memory (Kb)	11,115	14,688	16,416	2,871	4,455	5,508	6,570	7,560	8,550		
18 x 18 multipliers	800	920	1,040	232	312	448	576	656	736		
Global clock networks	16	16	16	16	16	16	16	16	16		
Regional clock networks	64	88	88	48	48	48	48	48	48		
Periphery clock networks	88	88	88	50	50	59	59	84	84		
PLLs	8	8	8	4	4	6	6	6	6		
I/O voltage levels supported (V)					1.2, 1.5, 1.8, 2.5, 3.0,3	.3					
I/O standards supported	LVTTL, LVC			SSTL-18 (1 and II), SSTL- SSTL-2 (I and II), Different				nd II), Differential SSTL-18 ((II), Differential HSUL-12	I and II),		
Emulated LVDS channels, 945 Mbps	-	-	-	56	56	64	64	96	96		
Emulated LVDS channels, 1.152 Mbps	184	184	184	-	-	-	-	-	-		
LVDS channels, 1,250 Mbps (receive/transmit)	Up to 86	Up to 86	Up to 86	85/84	85/84	105/104	105/104	145/144	145/144		
Transceiver count (6.375 Gbps)	Up to 24	Up to 24	Up to 24	8	8	12	12	16	16		
PCI Express hardened IP blocks (Base specification, Rev 1.1, 2.0, and so on)	1	1	1	1	1	1	1	1	1		
Memory devices supported				DDR	3, DDR2, DDR, QDR II, RLDF	RAM 2, SDR					
Package Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O	Count, LVDS Pairs, and Ti	ransceiver Count									
U358 pin (17 mm, 0.8 mm pitch)	-	-	-	156 4	156 4	-	-	-	-		
F572 pin (25 mm, 1.0 mm pitch)	-	-	-	252 8	252 8	260 8	260 8	-	-		
F780 pin (29 mm, 1.0 mm pitch)	-	-	-	364 8	364 8	372 12	372 12	372 12	372 12		
Hybrid F780 pin (33 mm, 1.0 mm pitch)	-	281 16	281 16	-	-	-	-	-	-		
F1152 pin (35 mm, 1.0 mm pitch)	554 16	554 16	554 16	-	-	-	-	-	-		
F1517 pin (40 mm, 1.0 mm pitch)	734 24	734 24	734 24	-	-	-	-	-	-		

Notes

Values on top indicate available user I/O pins; values at the bottom indicate the 6.375 Gbps transceiver count.

Pin migration (same Vcc, GND, ISP, and input pins). User I/Os may be less than labelled for pin migration.

^{1.} All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

^{2.} The base core logic register count is shown. The ALM can support three registers when used in LUTREG mode, which increases the total register count by an additional 50%.

Devices: 60 nm Device Portfolio Devices: 60 nm Device Portfolio

CYCLONE IV GX AND E FPGA FEATURES

View device ordering codes on page 56.

PRODUCT LINE			CY	CLONE IV GX FPC	GAS ¹						(CYCLONE IV E F	PGAS ¹			
- NODGET EINE	EP4CGX15	EP4CGX22	EP4CGX30	EP4CGX50	EP4CGX75	EP4CGX110	EP4CGX150	EP4CE6	EP4CE10	EP4CE15	EP4CE22	EP4CE30	EP4CE40	EP4CE55	EP4CE75	EP4CE115
LEs (K)	14	21	29	50	74	109	150	6	10	15	22	29	40	56	75	114
M9K memory blocks	60	84	120	278	462	666	720	30	46	56	66	66	126	260	305	432
Embedded memory (Kb)	540	756	1,080	2,502	4,158	5,490	6,480	270	414	504	594	594	1,134	2,340	2,745	3,888
18 x 18 multipliers	0	40	80	140	198	280	360	15	23	56	66	66	116	154	200	266
ତ୍ର Global clock networks	20	20	20	30	30	30	30	10	10	20	20	20	20	20	20	20
PLLs PLLs	3	4	4	8	8	8	8	2	2	4	4	4	4	4	4	4
I/O voltage levels supported (V)								1.2, 1.5, 1.8, 2	2.5, 3.3							
I/O standards supported		ı	LVTTL, LVCMOS,	PCI, PCI-X, LVDS, Differential SS	mini-LVDS, RSDS, STL-15 (I and II), D	LVPECL, SSTL-18 Differential SSTL-2	(1 and II), SSTL- (I and II), Differe	15 (I and II), SS ntial HSTL-18 (TL-2 (I and II), F I and II), Differe	HSTL-18 (I and I Intial HSTL-15 (I	I), HSTL-15 (I an and II), Differen	d II), HSTL-12 (I tial HSTL-12 (I a	and II), Differen and II), Differenti	tial SSTL-18 (I an al HSUL-12	nd II),	
Emulated LVDS channels	9	40	40	73	73	139	139	66	66	137	52	224	224	160	178	230
LVDS channels, 840 Mbps (receive/transmit)	7/7	14/14	14/14	49/49	49/49	59/59	59/59	-	-	-	-	-	-	-	-	-
Transceiver count² (2.5 Gbps/3.124 Gbps)	2/0	2, 0 / 4, 0	4, 0 / 0, 4 ³	0, 8	0, 8	0, 8	0, 8	-	-	-	-	-	-	-	-	-
PCI Express hardened IP blocks $ \underbrace{\vec{y}} $ (Base specification, Rev 1.1, 2.0, and so on)	1	1	1	1	1	1	1	_	_	-	-	-	_	-	-	-
Memory devices supported								DDR2, DDR	, SDR							
Package Options and I/O Pins: General-Purpose I/O (GPIO) Count and Ti	ransceiver Count														
E144 pin ⁴ (22 mm, 0.5 mm pitch)	-	-	-	-	-	-	-	91	91	81	79	-	-	-	-	-
M164 pin (8 mm, 0.5 mm pitch)	-	-	-	-	-	-	-	_	-	90	-	-	-	-	-	-
M256 pin (9 mm, 0.5 mm pitch)	-	-	-	-	-	-	-	_	-	166	-	-	-	-	-	-
U256 pin (14 mm, 0.8 mm pitch)	-	-	-	-	-	-	-	179	179	165	153	-	-	-	-	-
U484 pin (19 mm, 0.8 mm pitch)	-	-	-	-	-	-	-	-	-	-	-	328	328	324	292	-
F169 pin (14 mm, 1.0 mm pitch)	72 2	72 2	72 2	-	-	-	_	-	-	-	-	-	-	-	-	-
F256 pin (17 mm, 1.0 mm pitch)	-	-	-	-	-	-	-	179	179	165	153	-	-	-	-	-
F324 pin (19 mm, 1.0 mm pitch)	-	150 4	150 4	-	-	-	-	-	-	-	-	193	193	-	-	-
F484 pin (23 mm, 1.0 mm pitch)			290 4	290 4	290 4	270 4	270 4	_	-	343	-	328	328	324	292	280
F672 pin (27 mm, 1.0 mm pitch)	-	-	-	310 8	310 8	393 8	393 8	-	-	-	-	-	-	-	-	-
F780 pin (29 mm, 1.0 mm pitch)	-	-	-	-	-	-	-	-	-	-	-	532	532	374	426	528
F896 pin (31 mm, 1.0 mm pitch)	-	-	-	-	-	475 8	475 8	-	-	-	-	-	-	-	-	-

1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

2. Transceiver performance varies by product line and package offering.

3. EP4CGX30 supports 3.125 Gbps transceivers only in F484 package option. 4. Enhanced thin quad flat pack (EQFP).

Pin migration (same Vcc, GND, ISP, and input pins). User I/Os may be less than labelled for pin migration.

Values on top indicate available user I/O pins; values at the bottom indicate the 2.5 Gbps or 3.125 Gbps transceiver count.

Devices: 60 nm Device Portfolio

CYCLONE III AND CYCLONE III LS FPGA FEATURES

View device ordering codes on page 56.

PRODUCT LINE				CYCLOI	NE III FPGAS ¹					CYCLONE	III LS FPGAS ¹	
PRODUCT LINE	EP3C5	EP3C10	EP3C16	EP3C25	EP3C40	EP3C55	EP3C80	EP3C120	EP3CLS70	EP3CLS100	EP3CLS150	EP3CLS200
LEs (K)	5	10	15	25	40	56	81	119	70	100	151	198
M9K memory blocks	46	46	56	66	126	260	305	432	333	483	666	891
Embedded memory (Kb)	414	414	504	594	1,134	2,340	2,745	3,888	2,997	4,347	5,994	8,019
18 x 18 multipliers	23	23	56	66	126	156	244	288	200	276	320	396
Global clock networks	10	10	20	20	20	20	20	20	20	20	20	20
PLLS PLLS	2	2	4	4	4	4	4	4	4	4	4	4
I/O voltage levels supported (V)						1.2, 1.	.5, 1.8, 2.5, 3.3					
y l/O standards supported				LVTTL, LVCMOS, PCI	, PCI-X, LVDS, LVPECL,	SSTL-18 (1 and II), SS Differential SST	STL-2 (I and II), HSTL-18 FL-2 (I and II), Differenti	3 (I and II), HSTL-15 (I a al HSTL	nd II), Differential SSTL	18 (I and II),		
Emulated LVDS channels, 840 Mbps	66	66	136	79	223	159	177	229	-	-	-	-
LVDS channels, 840 Mbps (receive/transmit)	-	-	-	-	-	-	-	-	169	169	169	169
Memory devices supported						DDR	22, DDR, SDR					
ackage Options and I/O Pins: General-Purpose I/O	(GPIO) Count, High-	Voltage I/O Count, LVE	S Pairs, and Transcei	ver Count								
144 pin 22 mm, 0.5 mm pitch)	94	94	84	82	-	-	-	-	-	-	-	-
1164 pin 3 mm, 0.5 mm pitch)	106	106	92	-	-	-	-	-	-	-	-	_
1240 pin ² 134.6 mm, 0.5 mm pitch)	-	-	160	148	128	-	-	-	-	-	-	-
256 pin 4 mm, 0.8 mm pitch)	182	182	168	156	-	-	-	-	-	-	-	-
484 pin 19 mm, 0.8 mm pitch)	-	-	346	-	331	327	295	-	294	294	-	-
256 pin 17 mm, 1.0 mm pitch)	182	182	168	156	-	-	-	-	-	-	-	-
324 pin 9 mm, 1.0 mm pitch)	-	-	-	215	196	-	-	-	-	-	-	-
484 pin 23 mm, 1.0 mm pitch)	-	-	346	-	331	327	295	283	294	294	226	226
780 pin 9 mm, 1.0 mm pitch)	-	-	-	-	535	377	429	531	429	429	429	429

Notes:

94 Number indicates available user I/O pins.

Pin migration (same Vcc, GND, ISP, and input pins). User I/Os may be less than labelled for pin migration.

^{1.} All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

^{2.} Plastic quad flat pack (PQFP).

MAX CPLD Series

MAX CPLD Series

MAX V AND MAX II CPLD FEATURES

View device ordering codes on page 56.

PRODUCT LINE				MAX V CPLDS ¹			MAX II CPLDS ¹						
PRODUCT LINE	5M40Z	5M80Z	5M160Z	5M240Z	5M570Z	5M1270Z	5M2210Z	EPM240Z	EPM570Z	EPM240	EPM570	EPM1270	EPM2210
LEs	40	80	160	240	570	1,270	2,210	_	-	_	-	_	_
Equivalent macrocells ²	32	64	128	192	440	980	1,700	192	440	192	440	980	1,700
Pin-to-pin delay (ns)	7.5	7.5	7.5	7.5	9.0	6.2	7.0	4.7	5.4	7.5	9.0	6.2	7.0
User flash memory (Kb)	8	8	8	8	8	8	8	8	8	8	8	8	8
Logic convertible to memory ³	Yes	Yes	Yes	Yes	Yes	Yes	Yes	_	-	_	-		_
Internal oscillator	✓	✓	✓	✓	✓	✓	✓	-	-	-	-	-	-
Digital PLLs ⁴	✓	✓	✓	√	✓	✓	✓	_	-	_	-	-	-
Fast power-on reset	✓	✓	✓	√	✓	✓	✓	-	-	-	-	-	-
Boundary-scan JTAG	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Fast input registers	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Programmable register power-up	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
JTAG translator	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Real-time ISP	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
면 MultiVolt I/Os (V)			1.2, 1.5, 1.8, 2.5, 3.3	3		1.2, 1.5, 1.8,	2.5, 3.3, 5.0 ⁵		1.5, 1.8,	2.5, 3.3		1.5, 1.8, 2	.5, 3.3, 5.05
ຜູ້ I/O power banks	2	2	2	2	2	4	4	2	2	2	2	4	4
E Maximum output enables	54	54	79	114	159	271	271	80	160	80	160	212	272
Q LVTTL/LVCMOS	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
E LVDS outputs	✓	✓	✓	✓	✓	✓	✓	-	-	_	-	_	_
32 bit, 66 MHz PCI compliant	-	_	_	_	_	√5	√5	-	-	_	_	√5	√5
Schmitt triggers	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Programmable slew rate	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
ਨੂੰ Programmable pull-up resistors	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Programmable GND pins	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Open-drain outputs	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Bus hold	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Package Options and I/O Pins ⁶													
E64 pin	54	54	54	_	_	_	_	_	_	_	_	_	_
(9 mm, 0.4 mm pitch)	-	31											
T100 pin ⁷	_	79	79	79	74	_	_	_	_	80	76	_	_
(16 mm, 0.5 mm pitch)		-			-						-		
T144 pin ⁷	_	-	_	114	114	114	-	-	-	-	116	116	_
(22 mm, 0.5 mm pitch)				-		-					-	-	
M64 pin	30	30	-	-	-	-	-	-	-	-	-	-	_
(4.5 mm, 0.5 mm pitch)	-	-											
M68 pin	-	52	52	52	-	-	-	54	-	_	-	-	-
(5 mm, 0.5 mm pitch)		-		_									
M100 pin	-	-	79	79	74	-	-	80	76	80	76	-	-
(6 mm, 0.5 mm pitch)			-		-			-	•	-	-		
M144 pin	-	-	-	-	-	-	-	-	116	_	-	-	-
(7 mm, 0.5 mm pitch)									1.00		100	212	
M256 pin	-	_	_	-	-	-	-	-	160	_	160	212	-
(11 mm, 0.5 mm pitch)													
U256 pin (14 mm, 0.8 mm pitch)	_	_	-	-	-	-	-	-	-	_	-	-	-
F100 pin	_	_	_	_	_	_	_	_	_	80	76	_	_
(11 mm, 1.0 mm pitch)	_	_	_	_	_	_	_	_	_	80	76	_	_
F256 pin	_	_	_	_	159	211	204	_	_	_	160	212	204
(17 mm, 1.0 mm pitch)					-	-11	204				-	- 12	
F324 pin	_	_	_	_	_	271	271	_	_	_	_	_	272
(19 mm, 1.0 mm pitch)						-							

Notes

1. All data is correct at the time of printing, and may be subject to change without prior notice.

For the latest information, please visit www.intel.com/fpga.

Unused LEs can be converted to memory. The total number of available LE RAM bits depends on the memory mode, depth, and width configurations of the instantiated memory. 4. Optional IP core.

5. An external resistor must be used for 5.0 V tolerance.

6. For temperature grades of specific packages (commercial, industrial, or extended

temperatures), refer to Intel's online selector guide.

7. Thin quad flat pack (TQFP).

54 Number indicates available user I/O pins.

Pin migration (same Vcc, GND, ISP, and input pins). User I/Os may be less than labelled for pin migration.

CONFIGURATION DEVICES

View device ordering codes on page 56.

www.intel.com/fpgaconfiguration

The following information is an overview of our configuration devices. To determine the right configuration device for your FPGA, refer to the device datasheets and pin-out files available on the Documentation: Configuration Devices page.


Intel FPGA serial configuration devices store the configuration file for our SRAM-based FPGAs. We designed our serial configuration devices to minimize board space while providing a dedicated FPGA configuration solution. Serial configuration devices are recommended for new designs. For information on additional configuration devices supporting older products, refer to the device datasheets and pin-out files, available on the Documentation: Configuration Devices page.

EPCQ-A SERIAL CONFIGURATION DEVICES FOR 28 NM AND PRIOR FPGAs (3.0-3.3 V)


		SOIC								
	8 pin 4.9 x 6.0 (mm)	16 pin 10.3 x 10.3							
EPCQ4A	4	1								
EPCQ16A	16									
EPCQ32A	32	ı								
EPCQ64A			64							
EPCQ128A			128							

ORDERING CODES

Ordering Information for Intel Agilex (F and I) Series



Ordering Information for Intel Stratix 10 (GX, SX, TX) Devices



21: 2,100K logic elements

16: 1,650K logic elements


Transceiver Speed (GXT/GXE) Transceiver Tile SiP Configuration H: H-Tile E: 3 x E-Tile + H-Tile Fast ←→ Slow 1 2 3 **Operating Temperature** HBM2Code E: Extended (T₁=0 °C to 100 °C) Stack Count Height Density 4-H 8 GB 16 GB **Power Option** V: Standard VID Family Signature Optional Suffix 1S: Stratix 10 Indicates specific device options or shipment method RoHS S(n): Engineering sample G: RoHS 6 AS: Advanced Security Family Variant P: Leaded Package Type M: MX variant FPGA Fabric Speed Grade F: FBGA $Fast \longleftrightarrow Slow$ **Transceiver Channel Count** 1 2 3 **Logic Density** Package Body Size

Ordering Information for Intel Stratix 10 (MX) Devices


Ordering Information for Intel Stratix 10 (DX) Devices

53: 2,597pins, 52.5x52.5 mm


55: 2,912pins, 55x55 mm




Ordering Information for Intel Arria 10 (GX, SX, GT) Devices




Ordering Information for Intel Cyclone 10 Devices




Ordering Information for Intel MAX 10 Devices



Ordering Information for Stratix V (GX, GS, E) Devices







Ordering Information for Arria V (GT, GX, GZ) Devices

Ordering Information for Arria V (SX, ST) SoCs


For Arria V GZ FPGAs only 2: 12.5 Gbps




Ordering Information for Cyclone V (E, GX, GT) Devices




Ordering Information for Cyclone V (SE, SX, ST) SoCs



Ordering Information for Stratix IV (E, GX, GT), Cyclone IV (E, GX), Cyclone III, Arria II GZ, Arria II GX, MAX V, and MAX II Devices



Ordering Information for Serial Configuration Devices



INTEL ENPIRION POWER SOLUTIONS


www.intel.com/enpirion

Intel[®] Enpirion[®]


Power Solutions

Intel Enpirion Power Solutions provide high-efficiency power management ideal for FPGAs, SoCs, and a wide range of devices. These robust, easy-to-use products meet your most stringent power requirements—all in a small footprint.

Intel Enpirion power system-on-chip (PowerSoC) products combine advanced technologies—such as high-frequency silicon design, digital communication and control, magnetics, and packaging—into a turnkey product. Unlike discrete power products, PowerSoCs give designers complete power systems that are fully simulated, characterized, and production qualified.



Powering Your Innovation with Intel Enpirion Power Solutions



Key Intellectual Property

- High-frequency power conversion
- · Innovative magnetics engineering
- Advanced power packaging and construction
- · Digital communication and control
- Complete and validated DC-DC step-down converter system design

Meeting Your Toughest Power Challenges

- Maximize performance
- Reduce system power consumption
- Increase power density
- Accelerate time to revenue

INTEL ENPIRION POWERSOC SOLUTIONS

Maximize Power Density and Performance with Intel Enpirion PowerSoC DC-DC Step-Down Converters

Intel Enpirion PowerSoC Solutions integrate all the key elements of a DC-DC step-down converter in one easy-to-use package that provides:

High Power Density and Small Footprint

Greatly reduce the amount of PCB space required for your power supply while achieving up to 56 W/cm².

High Efficiency and Thermal Performance


Optimized with up to 96 percent efficiency with industrial-grade and automotive-grade options available. †

Low Component Count and Higher Reliability


Designed and manufacturing-tested as a complete power system to deliver longer mean time between failures (MTBF) reliability.

Ease of Design and Fast Time to Market

Fully validated, turnkey designs that require over 40 percent less design time than discrete power solutions[†].




Excellent AC+DC Noise Performance




<10 mV_{P-P} ripple and ≤2% accuracy for most devices[†], 5 V input, 3.3 V output, 500 MHz bandwidth

Fast Transient Response




Reduce large, expensive bulk capacitance, <16 mV deviation, 5 V input, 3.3 V output[†]

Excellent EMI Performance



Designed and Validated as a Complete Power



Highly integrated and achieves >80,000 year mean time between failures (MTBF) reliability[†]

FEATURED POWER PRODUCTS

PART NUMBER	MAX I _{our} (A)	V _{IN} RANGE (V)	V _{OUT} RANGE (V)	SWITCHING FREQUENCY (MHZ)	PACKAGE (PINS)		ACKAG ZE (M W		SOLUTION SIZE (MM²)(1)	DIGITAL V _{OUT} SET (VID OR PMBus*)	POWER GOOD / POK FLAG	PROGRAMMABLE SOFT-START	PRECISION ENABLE	INPUT SYNCHRONIZATION	OUTPUT SYNCHRONIZATION	PARALLEL CAPABILITY	PROGRAMMABLE FREQUENCY	LIGHT LOAD MODE	AUTOMOTIVE-GRADE AVAILABLE
POWERSOC	S UP	TO 6.6V I	NPUT																
EP5348UI	0.4	2.5 – 5.5	0.6 -V _{IN} ⁽²⁾	9.0	uQFN14	2.0	1.75	0.9	21										
EP5357/8HUI ⁽³⁾	0.6	2.4 – 5.5	1.8 – 3.3	5.0	QFN16	2.5	2.25	1.1	14	٠								•	•
EP5357/8LUI ⁽³⁾	0.6	2.4 – 5.5	0.6 – V _{IN} ⁽²⁾	5.0	QFN16	2.5	2.25	1.1	14	•								٠	•
EP5368QI	0.6	2.4 – 5.5	0.6 - V _{IN} ⁽²⁾	4.0	QFN16	3.0	3.0	1.1	21	٠									
EP5388QI	0.8	2.4 – 5.5	0.6 - V _{IN} ⁽²⁾	4.0	QFN16	3.0	3.0	1.1	28	٠									
EP53A7/8HQI ⁽³⁾	1.0	2.4 – 5.5	1.8 – 3.3	5.0	QFN16	3.0	3.0	1.1	21	٠								٠	•
EP53A7/8LQI ⁽³⁾	1.0	2.4 – 5.5	0.6 – V _{IN} ⁽²⁾	5.0	QFN16	3.0	3.0	1.1	21	٠								•	•
EN5311QI	1.0	2.4 – 6.6	0.6 – V _{IN} ⁽²⁾	4.0	QFN20	4.0	5.0	1.1	36	٠									
EN6310QI	1.0	2.7 – 5.5	0.6 – 3.3	2.2	QFN30	4.0	5.0		65		•	٠							•
EP53F8QI	1.5	2.4 – 5.5	0.6 – V _{IN} ⁽²⁾	4.0	QFN16	3.0	3.0	1.1	40		•								
EN5319QI EN5329QI	1.5								50										
0	2.0	2.4 – 5.5	0.6 – V _{IN} ⁽²⁾	3.2	QFN24	4.0	6.0	1.1			•								
EN5339QI	3.0		0.5 14 (2)	4.0	051104				55										
EN5322QI	2.0	2.4 – 5.5	0.6 - V _{IN} ⁽²⁾	4.0	QFN24	4.0	6.0	1.1	58	•	•								
EN5335/6QI ⁽⁴⁾	3.0	2.4 - 6.6	0.75 - 3.3/V _{IN} ⁽²⁾		QFN44	7.5	10.0	_	157	•	•	•		•					
EN5337QI EN6338QI	3.0	2.4 – 5.5 2.7 – 6.6	0.75 – V _{IN} ⁽²⁾	1.9	QFN38 LGA19	4.0 3.75	7.0 3.75	1.85	75 45		•							_	
-	3.0	2.7 = 0.0	0.75 – V _{IN} ⁽²⁾	1.9	LGATS	3.73	3.73	1.9	45										
EN6337QI EN6347QI	4.0	2.5 – 6.6	$0.75 - V_{IN}^{(2)}$	3.0	QFN38	4.0	7.0	1.85	75		•	•		•				٠	•
	4.0			5.0				-											
EN6340QI Compartible EN6363QI	6.0	2.7 - 6.6	$0.6 - V_{IN}^{(2)}$	2.0	QFN34	4.0	6.0	2.5	60		•	•	•						
EN5365/6QI ⁽⁴⁾	6.0	2.4 – 5.5	0.75 – 3.3/V _{IN} (2)	5.0	QFN58	10.0	12.0	1.85	229		•					•			
EN5367QI	6.0	2.5 – 5.5	0.75 – V _{IN} ⁽²⁾	4.0	QFN54	5.5	10.0	3.0	160		•			•		•			
्र वृह् EN6362QI	6.0			0.9 – 1.5															
EN6382QI	8.0	- 3.0 – 6.5	$0.6 - V_{IN}^{(2)}$	1.2 – 1.7	QFN56	8.0	8.0	3.0	160		•	•	•				•		
EN5364QI	6.0								160										
EN5394QI	9.0	2.4 – 6.6	0.6 – V _{IN} ⁽²⁾	4.0	QFN68	8.0	11.0	1.85	190		•	•	•	•	•	•			
EN6360QI	8.0	2.5 – 6.6	0.6 - V _{IN} ⁽²⁾	0.9 – 1.5	QFN68	8.0	11.0	3.0	190		•		•		•	•	•		•
EN5395/6QI ⁽⁴⁾	9.0	2.4 – 5.5	0.75 – 3.3/V _{IN} ⁽²⁾	5.0	QFN58	10.0	12.0	1.85	277	•	•	•				•			
EN63A0QI	12.0	2.5 – 6.6	0.6 – V _{IN} ⁽²⁾	0.9 – 1.5	QFN76	10.0	11.0	3.0	225		•	•	•	•	•	•	•		•
POWERSOC	S UP	TO 12V II	NPUT																
EN2342QI	4.0	4.5 – 14.0	0.75 – 5.0	0.9 – 1.8	QFN68	8.0	11.0	3.0	200		•	•		•	٠		•		
EN29A0QI	10.0	9.0 – 16.0	0.75 – 3.3	0.45 – 2.0	QFN84	12.0	14.0	4.0	450		•		•	•	•		•		
EM2030xQI	30.0	4.5 – 16.0	05-13	0.8	QFN100	11.0	17.0	6.8	360		٠								
EM2040xQI	40.0	4.5 - 10.0	5.5 1.5	3.5	2114100	11.0	17.0	0.0	330										
EM2120xQI	20.0		0.7 – 5.0	0.8 or 1.33															
EM2130xQI	30.0	4.5 – 16.0	0.7 – 3.6	J.U UI 1.33	QFN100	11.0	17.0	6.8	360	•	•	•							
EM2140xQI	40.0		0.5 – 1.325	0.8															
EM2260xQI	60.0	4.5 – 16.0	0.5 – 1.3	0.8	QFN152	18.0	23.0	5.0	650						•				
్డ్ EM2280xQI	80.0			0.5				6.8											

FEATURED POWER PRODUCTS

PART NUMBER	MAX I _{our} (A)	V _{IN} RANGE (V)	V _{our} RANGE (V)	SWITCHING FREQUENCY (MHZ)	PKG (PINS)	P L	KG SIZ (MM)	ZE H	SOLUTION SIZE (MM²)(1)	V _{OUT} SET: VOLTAGE ID (VID)	POWER GOOD / POK FLAG	PROGRAMMABLE SOFT-START	PRECISION ENABLE	INPUT SYNCHRONIZATION	OUTPUT SYNCHRONIZATION	PARALLEL CAPABILITY	PROGRAMMABLE FREQUENCY	LIGHT LOAD MODE	AUTOMOTIVE-GRADE AVAILABLE
MULTI-OUT		-		N III			***		S	<u> </u>		<u> </u>	<u>п</u>	= 6	<u> </u>	<u> </u>	<u> </u>		4 4
MOLIT-001	1.5	2.7 – 6.6	0.6 – V _{IN} (2)								•								
EZ63010I	0.3	1.6 – 5.5	$0.6 - V_{IN}^{(2)}$ $0.9 - V_{IN}^{(2)}$	2.5	OFN40	4.0	7.0	1.85	120		•	·	•						
				2.5	QFN40	4.0	7.0	1.85	120			_							
Footprint Compatible	0.3	1.6 – 5.5	0.9 – V _{IN} (2)	_							•	-	•						
	2.2	2.7 - 3.6	0.6 – V _{IN} ⁽²⁾	_							•	•	•						
EZ6303QI	0.3	1.6 – 5.5	0.9 – V _{IN} ⁽²⁾	2.5	QFN40	4.0	7.0	1.85	120		•		•						
	0.3	1.6 – 5.5	0.9 - V _{IN} ⁽²⁾								•		٠						
LOW DROP	OUT R	EGULATO	ORS (LDOS)																
EY1602SI-ADJ	0.05	6.0 – 40.0	2.5 – 12.0		SOIC8	6.2	5.0	1.68	~45										
DC-DC REGI	JLATO	ORS																	
ER3105DI	0.5	3.0 – 36.0	0.6 – 34.0	0.3 – 2.0	DFN12	4.0	3.0	1.0	~160		•						•	•	
ER2120QI	2.0	5.0 – 14.0	0.6 – 5.0	0.5 – 1.2	QFN24	4.0	4.0	0.9	~165		•						•		
ER6230QI	3.0	2.7 – 6.6	0.75 - V _{IN} ⁽²⁾	1.9	QFN24	4.0	4.0	0.85	85		•								
HIGH EFFIC	HIGH EFFICIENCY DDR MEMORY TERMINATION (VTT)																		
EV1320QI	2.0	0.95 – 1.8	0.5 - 0.9	0.625	QFN16	3.3	3.3	0.9	40		•					•			
EV1340QI	5.0	1.0 – 1.8	0.6 - 0.9	1.5	QFN54	5.5	10.0	3.0	125		•								
EV1380QI	8.0	1.2 - 1.65	0.6 - 0.825	1.25 – 1.75	QFN68	8.0	11.0	3.0	200		•				•	•	•		

For a complete list of Intel Enpirion power products, please visit www.intel.com/enpirion.

Notes

 Size estimate for example single-sided PCB including all suggested external components. Smaller size may be possible with double-sided PCB design.

2. Maximum $V_{\text{OUT}} = V_{\text{IN}} - V_{\text{DROPOUT}}$, where $V_{\text{DROPOUT}} = R_{\text{DROPOUT}} \times Load$ Current. Reference device datasheet to calculate V_{DROPOUT} .

3. Only "7" version features Light Load Mode. Only "8" version available in automotive grade.

4. Only "5" version features V_{OUT} set by VID.

Also available:

 ${\sf ES1030QI: Tiny, Low-Profile, Four-Channel\ Power\ Rail\ Sequencer}$

INTEL FPGA PROGRAMMABLE ACCELERATION OVERVIEW

Traditionally, FPGAs require deep domain expertise to program but the combination of Intel FPGA Programmable Acceleration Cards (Intel FPGA PACs) and the Intel Acceleration Stack for Intel Xeon CPU with FPGAs simplifies the development flow and enables rapid deployment across data centers to accelerate critical computational workloads. Intel is also partnering with FPGA IP developers, server original equipment manufacturers (OEMs), virtualization platform providers, operating system (OS) vendors, and system integrators to enable customers to efficiently develop and operationalize their infrastructure.

Intel FPGA Programmable Acceleration Card

Intel FPGA PACs are PCIe-based cards that are supported by the Intel Acceleration Stack for Intel Xeon CPU with FPGAs. Intel PACs are validated, qualified, and deployed through several leading OEM server providers.



Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA provides both inline and lookaside acceleration. Its performance, low power, and small form factor allow you to implement solutions in many market segments, such as big data analytics, artificial intelligence, genomics, video transcoding, cybersecurity, and financial trading.



Intel FPGA Programmable
Acceleration Card D5005 offers
inline high-speed interfaces up to
100 Gbps. It allows you to deploy
solutions for data center workloads,
such as financial technology
(FinTech), artificial intelligence,
streaming analytics, video
transcoding, and genomics.



Intel FPGA Programmable

Acceleration Card N3000 accelerates network traffic for up to 100 Gbps to support low-latency, high-bandwidth 5G applications. It allows you to create custom-tailored solutions for vRAN and core network workloads and achieve faster time to market with the support of industry standard orchestration and open source tools.

Intel Acceleration Stack for Intel Xeon CPU with FPGAs

The Intel Acceleration Stack for Intel Xeon CPU with FPGAs is a robust collection of software, firmware, and tools designed and distributed by Intel to make it easier to develop and deploy Intel FPGAs for workload optimization in the data center. It provides multiple benefits to design engineers, such as saving time, enabling code-reuse, and enabling the first common developer interface. With optimized and simplified hardware interfaces and software application programming interfaces (APIs), the stack saves developer time so that they can focus on the unique value-add of their solution.

Accelerated Workload Solutions with Intel Partners


Intel enables partners to build pre-designed accelerator functions that integrate seamlessly into common libraries, software frameworks, and your custom software application to minimize development investment and accelerate time to market. All you need to do is select a platform, identify a workload you want to accelerate, and let our partners take the effort out of your design. We work with partners that develop workloads in big data analytics, media transcoding, financial technology, genomics, Al, security, and many others.



INTEL ACCELERATION STACK FOR INTEL XEON CPU WITH FPGAS


The Intel Acceleration Stack for Intel Xeon CPU with FPGAs provides optimized and simplified hardware interfaces and software APIs, saving developers time so they can focus on the unique value-add of their solution. It provides multiple benefits to design engineers:

- · Establishes the world's first common developer interface for Intel FPGA data center products
- Enables code reuse across multiple Intel FPGA form-factor products
- · Offers optimized and simplified hardware and software APIs provided by Intel
- · Growing adoption by Intel partner ecosystem, further broadening appeal and simplifying use



Open Programmable Acceleration Engine Technology


Open Programmable Acceleration Engine (OPAE) technology is a software programming layer that provides a consistent API across FPGA product generations and platforms. OPAE enables software developers to use popular Linux* distributions and Intel SDKs and tools in virtual machine and bare-metal host platforms without the need to learn the intricacies of FPGA design. To foster an open ecosystem and encourage the use of FPGA acceleration for data center workloads, Intel has open sourced the technology for the industry and developer community.



INTEL PROGRAMMABLE ACCELERATION CARD WITH INTEL ARRIA 10 GX FPGA

This PCIe-based FPGA acceleration card for data centers offers both inline and lookaside acceleration. It provides the performance and versatility of FPGA acceleration and is one of several platforms supported by the Acceleration Stack for Intel Xeon CPUs with FPGAs. This acceleration stack provides a common developer interface for both application and accelerator function developers, and includes drivers, APIs, and an FPGA interface manager. Together with acceleration libraries and development tools, the acceleration stack saves developer time and enables code re-use across multiple Intel FPGA platforms. The card can be deployed in a variety of servers with its small form factor, low-power dissipation, and passive heat sink.





Targeted Workloads

- Big data analytics
- Artificial intelligence
- Media transcoding
- Cyber security
- High-performance computing (HPC), such as genomics and oil and gas
- · Financial technology (FinTech)

Hardware

Intel Arria 10 GX FPGA

- High-performance, multi-gigabit serializer/deserializer (SERDES) transceivers up to 15 Gbps
- 1,150K logic elements available
- 65.7 Mb of on-chip memory
- 3,036 DSP blocks

On-Board Memory

- 8 GB DDR4 memory (4 GB x 2 banks)
- 1 Gb (128 MB) flash

Interfaces

- PCIe x8 Gen3 electrical, x16 mechanical
- USB 2.0 interface for debug and programming of FPGA and flash memory
- 1X QSFP+ with 4X 10GbE or 40GbE support

Form Factor

- ½ length, standard height; single slot with half height option
- 66 W thermal design power (TDP)

Board Management

- Temperature and voltage readout
- Platform Level Data Model (PLDM)

Software

- · Acceleration Stack for Intel Xeon CPU with FPGAs
- · FPGA Interface Manager installed
- OPAE

Design Entry Tools

- Intel Quartus Prime Pro Edition software
- Acceleration Stack for Intel Xeon CPU with FPGAs
- Intel FPGA SDK for OpenCL

Ordering Information

Development sample

- Buy from Intel's Buy Online (https://buyfpga.intel.com),
 Digi-Key (www.digikey.com), or Mouser (www.mouser.com)
 with an ordering code of DK-ACB-10AX1152AES
- Contact authorized server OEMs at www.intel.com/content/www/us/en/programmable/ solutions/acceleration-hub/overview.html
- · Contact an Intel sales representative.


Volume Deployment

 Contact the authorized server OEMs listed in the URL above or an Intel sales representative.

INTEL FPGA PROGRAMMABLE ACCELERATION CARD D5005

This high-performance FPGA acceleration card for data centers offers both inline and lookaside acceleration. Expanding upon the Intel PAC portfolio, it offers inline high-speed interfaces up to 100 Gbps. The Intel FPGA PAC D5005 additional processing capability makes it ideal for FinTech and streaming analytics applications. It provides the performance and versatility of FPGA acceleration and is one of several platforms supported by the Acceleration Stack for Intel Xeon CPU with FPGAs. This acceleration stack provides a common developer interface for both application and accelerator function developers, and includes drivers, APIs, and an FPGA interface manager. Together with acceleration libraries and development tools, the acceleration stack saves developer time and enables code re-use across multiple Intel FPGA platforms.





Targeted Workloads

- FinTech
- · Artificial intelligence
- Streaming analytics
- · Video transcoding
- Genomics

Hardware

Intel Stratix 10 SX FPGA

- High-performance, multigigabit SERDES transceivers up to 26.3 Gbps
- 2,800K logic elements and 244 Mb on-chip memory
- 11,520 DSP blocks

Onboard Memory

- 32 GB DDR4 memory with error correction code
- · 2 GB QSPI flash memory

Interfaces

- PCle Gen3 x16
- USB 2.0 interface for debug and programming of FPGA and flash memory
- 2X QSFP+ with up to 100 Gbps support

Form Factor

- 3/4 length, full height; dual slot
- 215 W TDP

Board Management

- Intel MAX 10 FPGA Baseboard Management Controller (BMC)
 - Temperature and voltage readout
 - PLDM
 - Intelligent Platform Management Interface (IPMI 2.0)
- Remote Update capabilities for FPGA flash memory and BMC

Power Management

 Intel Enpirion Power Solutions: Intelligent system power management with real-time telemetry and system health monitoring.

Software

- · Acceleration Stack for Intel Xeon CPU with FPGAs
- FPGA Interface Manager
- OPAE

Design Entry Tools

- · Intel Ouartus Prime Pro Edition software
- · Intel FPGA SDK for OpenCL

Ordering Information

Engineering sample and production


 Contact an Intel sales representative and refer to the latest server OEMs qualified at: www.intel.com/content/www/us/en/programmable/

www.intel.com/content/www/us/en/programmable/ solutions/acceleration-hub/overview.html

INTEL FPGA PROGRAMMABLE ACCELERATION CARD N3000

Intel FPGA Programmable Acceleration Card (Intel FPGA PAC) N3000 is a highly customizable platform, which enables high-throughput, lower latency, and high-bandwidth applications. It allows the optimization of data plane performance to achieve lower costs while maintaining a high degree of flexibility. End-to-end industry-standard and open-source tool support allow you to quickly adapt to evolving workloads and industry standards. Intel is accelerating 5G and network functions virtualization (NFV) adoption for ecosystem partners, such as telecommunications equipment manufacturers (TEMs), virtual network functions (VNF) vendors, system integrators, and telecommunications companies to bring scalable and high-performance solutions to market.





Targeted Workloads

- · Virtual Broadband Networking Gateway (vBNG): H-QoS, Classification, Policing, Scheduling, and Shaping
- Virtualized Evolved Packet Core (vEPC), 5G Next-Generation Core Network (NGCN)
- Internet Protocol Security (IPSec)
- Segment routing for IPv6 (SRv6) vector packet processing (VPP)
- · Virtual radio access network (vRAN)

Hardware

Intel Arria 10 GT FPGA

- High-performance, multi-gigabit SERDES transceivers up to 25.78 Gbps
- 1,150K logic elements
- 65.7 Mb on-chip memory
- 3,036 DSP blocks

Onboard Memory

- 9 GB DDR4
- 144 Mb QDR-IV

Interfaces

- PCle Gen3 x16
- Dual Intel Ethernet Converged Network Adapter (Intel Ethernet CNA) XL710
- 2X QSFP with 10 Gbps and 25 Gbps support (up to 100GbE configuration)

Form Factor

• 1/2 length, full height; single slot

Board Management

- Intel MAX 10 FPGA BMC
 - Temperature and voltage readout
 - PLDM
- Remote update capabilities for FPGA flash memory and BMC

Power Management

 Intel Enpirion Power Solutions: Intelligent system power management with real-time telemetry and system health monitoring.

Software

- Data Plane Development Kit (DPDK)
- OPAE
- Acceleration Stack for Intel Xeon CPU with FPGAs
- · FPGA Interface Manager

Design Entry Tools

- · Intel Quartus Prime Pro Edition software
- · Intel FPGA SDK for OpenCL

Ordering Information

Engineering sample and production

Contact an Intel sales representative

INTEL FPGA PROGRAMMABLE ACCELERATION CARD COMPARISON

FEATU	JRES	INTEL PAC WITH INTEL ARRIA® 10 GX FPGA	INTEL FPGA PAC N3000	INTEL FPGA PAC D5005	
	Width	Single slot	Single slot	Dual slot	
Physical Dimension	·	½ length, full height	1/ 1 / 1 / 1 / 1	2/ 1 5 5 5 5 5 5	
Phys imer	Form Factor	½ length, ½ height	- ½ length, full height	¾ length, Full height	
_ 0	Weight	255 g	364 g	1,000 g	
	DDR Format	8 GB DDR4 SDRAM	4 GB DDR4 SDRAM	8 GB DDR4 SDRAM (RDIMM)	
ory	DDR Total Capacity	16 GB	9 GB	32 GB	
Memory	DDR Maximum Data Rate	2,400 MTps	2,400 MTps	2,400 MTps	
_	QSPI Flash Memory	1 Gb	2 Gb	2 Gb	
	SRAM Total Capacity	-	144 Mb QDR IV	-	
	DCI 5*	Gen 3x8 (electrical)	C 2::1C	6 2 16	
pu	PCI Express*	Gen 3x16 (mechanical)	- Gen 3x16	Gen 3x16	
es a ules	Network Interface	1 x QSFP+	2 x QSFP28	2 x QSFP28	
Interfaces and Modules	USB Interface	USB 2.0	-	USB 2.0	
Inte	Dual Intel Ethernet Converged Network Adapter XL710	No	Yes	No	
	FPGA Interface Manager	Yes	Yes	Yes	
_	Typical Power Consumption	45 W	45 W	189 W	
Power	Maximum Power Consumption (TDP)	66 W	100 W	215 W	
ш.	Power Management: Intel Enpirion® Power Solutions	Yes	Yes	Yes	
	FPGA	Intel Arria 10 GX	Intel Arria 10 GT	Intel Stratix® 10 SX	
Ses	Logic Elements	1,150,000	1,150,000	2,753,000	
FPGA Resources	Adaptive Logic Modules (ALMs) Registers	1,708,800	1,708,800	3,732,480	
Res	On-chip Memory	65.7 Mb	65.7 Mb	244 Mb	
	DSP Blocks	3,036	3,036	11,520	
	Intel Acceleration Stack for Intel Xeon® CPU with FPGAs	Yes	Yes	Yes	
ppor	Intel Quartus® Prime Software	Yes	Yes	Yes	
Tools Support	Open Programmable Acceleration Engine (OPAE)	Yes	Yes	Yes	
sloo	Data Plane Developer Kit (DPDK)	-	Yes	-	
—	Intel Distribution of OpenVINO™ Toolkit	Yes	-	-	

ACCELERATED WORKLOAD SOLUTIONS

Intel has engaged with leading providers of accelerator functions best suited for FPGA acceleration to provide complete solutions on Intel PACs. These solutions harness the performance and versatility of FPGA acceleration and leverage the Acceleration Stack for Intel Xeon CPU with FPGAs. This acceleration stack provides a common developer interface for both application and accelerator function developers. Together with acceleration libraries and development tools, the acceleration stack saves developers time and enables code re-use across multiple Intel FPGA platforms.

Our partners specialize in the workloads you care most about, such as data analytics, media processing, financial and genomics, to provide you with complete solutions and design services that minimize your development investment and accelerate your time to market.

Enterprise and Cloud Acceleration Workloads














NFV Infrastructure and Application Acceleration Workloads





Visit the following website for the various partner acceleration solutions: www.intel.com/content/www/us/en/programmable/solutions/acceleration-hub/solutions.html

INTEL QUARTUS PRIME DESIGN SOFTWARE



www.intel.com/quartus

The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a fast path to convert your concept into reality. The Intel Quartus Prime software also supports many third-party tools for synthesis, static timing analysis, board-level simulation, signal integrity analysis, and formal verification.

		AVAILABILITY				
INTEL QUAR	TUS PRIME DESIGN SOFTWA	RE	PRO EDITION (\$)	STANDARD EDITION (\$)	LITE EDITION (FREE)	
	Intel Agilex series		√1			
		IV, V		✓		
	Intel Stratix series	10	✓			
		II			√2	
	Intel Arria series	II, V		✓		
Device Support		10	✓	✓		
		IV, V		✓	✓	
	Intel Cyclone series	10 LP		✓	✓	
	•	10 GX	√3			
	Intel MAX series	<u> </u>		✓	✓	
	Partial reconfiguration		✓	√4		
	Rapid recompile		✓	√5		
Design Flow	Block-based design		✓			
	Incremental optimization		✓			
	IP Base Suite		✓	✓	Available for purchase	
	Intel HLS Compiler		✓	✓	. 🗸	
	Platform Designer (Standa	ard)		✓	✓	
	Platform Designer (Pro)		✓			
	Design Partition Planner		✓	✓		
Design Entry/Planning	Chip Planner		✓	✓	✓	
300.8.1 2.111 }/1 10.1111.16	Interface Planner		✓			
	Logic Lock regions		✓	✓		
	VHDL		✓	✓	✓	
	Verilog		✓	✓	✓	
	SystemVerilog		✓	√6	√6	
	VHDL-2008		✓	√6		
	ModelSim-Intel FPGA Star	rter Edition software	✓	✓	√	
Functional Simulation	ModelSim-Intel FPGA Edit		√7	√7	√7	
	Fitter (Place and Route)		✓	✓	√	
	Early placement		✓			
Compilation	Register retiming		✓	✓		
Synthesis & Place and Route)	Fractal synthesis		✓			
	Multiprocessor support		✓	✓		
	Timing Analyzer		✓	✓	√	
iming and Power Verification	Design Space Explorer II		✓	✓	✓	
<u> </u>	Power Analyzer		✓	✓	✓	
	Signal Tap Logic Analyzer		✓	✓	✓	
n-System Debug	Transceiver toolkit		✓	✓		
-,	Intel Advanced Link Analy	zer	✓	✓		
Operating System (OS) Support	Windows*/Linux* 64 bit su		✓	✓	✓	

Notes:

- 1. The software license for Intel Agilex FPGA support is available on request only.
- 2. The only Arria II FPGA supported is the EP2AGX45 device.
- 3. The Intel Cyclone 10 GX device support is available for free in the Pro Edition software.
- 4. Available for Cyclone V and Stratix V devices only and requires a partial reconfiguration license.
- 5. Available for Stratix V, Arria V, and Cyclone V devices
- 6. Limited language support.
- 7. Requires an additional license.

Design Tools, OS Support, and Processors

ADDITIONAL DEVELOPMENT TOOLS

TOOLS	DESCRIPTION
Intel FPGA SDK for OpenCL	 No additional licenses are required. Supported with the Intel Quartus Prime Pro/Standard Edition software. The software installation file includes the Intel Quartus Prime Pro/Standard Edition software and the OpenCL software.
Intel HLS Compiler	 No additional license required. Now available as a separate download. Supported with all editions of the Intel Quartus Prime software.
DSP Builder for Intel FPGAs	 Additional licenses are required. DSP Builder for Intel FPGAs (Advanced Blockset only) is supported with the Intel Quartus Prime Pro Edition software for Intel Agilex, Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices. DSP Builder for Intel FPGAs (Standard Blockset and Advanced Blockset) is supported with the Intel Quartus Prime Standard Edition software for Intel Arria 10, Intel Cyclone 10 LP, Intel MAX 10, Stratix V, Arria V, and Cyclone V devices.
Nios II Embedded Design Suite	 No additional licenses are required. Supported with all editions of the Intel Quartus Prime software. Includes Nios II software development tools and libraries.
Intel SoC FPGA Embedded Development Suite (SoC EDS)	 Requires additional licenses for Arm Development Studio 5 (DS-5) Intel SoC FPGA Edition. The SoC EDS Standard Edition is supported with the Intel Quartus Prime Lite/Standard Edition software and the SoC EDS Pro Edition is supported with the Intel Quartus Prime Pro Edition software.

INTEL QUARTUS PRIME DESIGN SOFTWARE FEATURES SUMMARY

Interface Planner	Enables you to quickly create your I/O design using real time legality checks.
Pin planner	Eases the process of assigning and managing pin assignments for high-density and high-pin-count designs.
Platform Designer	Accelerates system development by integrating IP functions and subsystems (collection of IP functions) using a hierarchical approach and a high-performance interconnect based on a network-on-a-chip architecture.
Off-the-shelf IP cores	Lets you construct your system-level design using IP cores from Intel and from Intel's third-party IP partners.
Synthesis	Provides expanded language support for System Verilog and VHDL 2008.
Scripting support	Supports command-line operation and Tcl scripting.
Rapid recompile	Maximizes your productivity by reducing your compilation time for small changes after a full compile. Improves design timing preservation.
Incremental optimization	Offers a faster methodology to converge to design sign-off. The traditional fitter stage is divided into finer stages for more control over the design flow.
Partial reconfiguration	Creates a physical region on the FPGA that can be reconfigured to execute different functions. Synthesize, place, route, close timing, and generate configuration bitstreams for the functions implemented in the region.
Block-based design flows	Provides flexibility of reusing timing-closed modules or design blocks across projects and teams.
Intel Hyperflex FPGA Architecture	Provides increased core performance and power efficiency for Intel Stratix 10 devices.
Physical synthesis	Uses post placement and routing delay knowledge of a design to improve performance.
Design space explorer (DSE)	Increases performance by automatically iterating through combinations of Intel Quartus Prime software settings to find optimal results.
Extensive cross-probing	Provides support for cross-probing between verification tools and design source files.
Optimization advisors	Provides design-specific advice to improve performance, resource usage, and power consumption.
Chip planner	Reduces verification time while maintaining timing closure by enabling small, post-placement and routing design changes to be implemented in minutes.
Timing Analyzer	Provides native Synopsys* Design Constraint (SDC) support and allows you to create, manage, and analyze complex timing constraints and quickly perform advanced timing verification.
Signal Tap logic analyzer	Supports the most channels, fastest clock speeds, largest sample depths, and most advanced triggering capabilities available in an embedded logic analyzer.
System Console	Enables you to easily debug your FPGA in real time using read and write transactions. It also enables you to quickly create a GUI to help monitor and send data into your FPGA.
Power Analyzer	Enables you to analyze and optimize both dynamic and static power consumption accurately.
Design Assistant	A design rules checking tool that allows you to get to design closure faster by reducing the number of iterations needed and by enabling faster iterations with targeted guidance provided by the tool at various stages of compilation.
Fractal synthesis	Enables the Intel Quartus Prime software to efficiently pack arithmetic operations in the FPGA's logic resources resulting in significantly improved performance.
EDA partners	Offers EDA software support for synthesis, functional and timing simulation, static timing analysis, board-level simulation, signal integrity analysis, and formal verification. To see a complete list of partners, visit www.intel.com/fpgaedapartners.

Getting Started Steps

- Step 1: Download the free Intel Quartus Prime Lite Edition software www.intel.com/quartus
- Step 2: Get oriented with the Intel Quartus Prime software interactive tutorial.

 After installation, open the interactive tutorial on the welcome screen.
- Step 3: Sign up for training www.intel.com/fpgatraining

Purchase the Intel Quartus Prime software and increase your productivity today.

INTEL QUARTUS PRIME SOFTWARE		STANDARD EDITION	PRO EDITION ¹	UPGRADE TO PRO EDITION ²		
Fired	New	\$2,995	\$3,995	¢00F		
Fixed	Renewal	\$2,495	\$3,395	\$995		
Float / Float Add Seats	New	\$3,995	\$4,995	- \$995		
1 toat / 1 toat Add Seats	Renewal	\$3,295	\$4,295	- - 4523		

Notes:

- 1. The Quartus II Subscription Edition software or Intel Quartus Prime Standard Edition software is included when you purchase the Intel Quartus Prime Pro Edition software.
- 2. Current customers with valid Quartus II Subscription Edition software or Intel Quartus Prime Standard Edition software licenses are eligible to upgrade to Pro Edition. The number of upgrades available for purchase is equal to number of valid Standard or Subscription Edition software licenses.

MODELSIM-INTEL FPGA EDITION SOFTWARE	MODELSIM-INTEL FPGA STARTER EDITION SOFTWARE
\$1,995 Renewal \$1,695	Free
The ModelSim-Intel FPGA Edition software is available as a \$1,995 option for both the Intel Quartus Prime Standard Edition and Lite Edition software. It is 33 percent faster than the Starter Edition software with no line limitation.	Free for both Intel Quartus Prime Standard Edition and Lite Edition software with a 10,000 executable line limitation. The ModelSim-Intel FPGA Starter Edition software is recommended for simulating small FPGA designs.

DSP BUILDER FOR INTEL FPGAS

www.intel.com/dspbuilder

The DSP Builder for Intel FPGAs is a DSP development tool that allows push-button HDL generation of DSP algorithms directly from the MathWorks* Simulink* environment. This tool adds additional libraries alongside existing Simulink libraries with the DSP Builder for Intel FPGAs (Advanced Blockset) and DSP Builder for Intel FPGAs (Standard Blockset). Intel recommends using the DSP Builder for Intel FPGAs (Advanced Blockset) for new designs. The DSP Builder for Intel FPGAs (Standard Blockset) is not recommended for new designs except as a wrapper for the DSP Builder for Intel FPGAs (Advanced Blockset).

DCD DUU DED FOR	INTEL EDGA-	FEATURES	CLINANAADV
DSP BUILDER FOR	INTEL FPGAS	FEATURES	SUMMARY

The DSP Builder for Intel FPGAs (Advanced Blockset) offers the following features:

- Arithmetic logic unit (ALU) folding to build custom ALU processor architectures from a flat data-rate design
- High-level synthesis optimizations, auto-pipeline insertion and balancing, and targeted hardware mapping
- High-performance fixed- and floating-point DSP with vector processing
- · Auto memory mapping
- Single system clock datapath
- Flexible 'white-box' fast Fourier transform (FFT) toolkit with an open hierarchy of libraries and blocks for users to build custom FFTs

Generate resource utilization tables for all designs without the Intel Quartus Prime software compile.

Automatically generate projects or scripts for the Intel Quartus Prime software, the ModelSim-Intel FPGA software, Timing Analyzer, and Platform Designer.

FEATURES	DSP BUILDER FOR INTEL FPGAS (STANDARD BLOCKSET)	DSP BUILDER FOR INTEL FPGAS (ADVANCED BLOCKSET)
High-level optimization		√
Auto pipeline insertion		✓
Floating-point blocks		✓
Resource sharing		✓
IP-level blocks	✓	✓
Low-level blocks	✓	✓
System integration	✓	✓
Hardware co-simulation	✓	✓

Purchase the DSP Builder for Intel FPGAs to meet high-performance DSP design needs today.

PRICING	OPERATING SYSTEM
\$1,995 Primary \$1,995 Renewal Subscription for one year	Windows/ Linux

Getting Started with the DSP Builder for Intel FPGAs

- Step 1: Download the Intel Quartus Prime Pro or Standard Edition software (www.intel.com/quartus):
 - Pro Edition to target the latest Intel Agilex, Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices.
 - Standard Edition to target Intel Arria 10, Intel Cyclone 10 LP, Intel MAX 10, Stratix V, and Cyclone V devices.
- Step 2: Purchase additional DSP Builder for Intel FPGAs and MATLAB* software licenses:
 - · DSP Builder for Intel FPGAs software license
 - MATLAB software license
- Step 3: Follow the following required order of installation:
 - a. Intel Quartus Prime software
 - b. MathWorks MATLAB software
 - c. DSP Builder for Intel FPGAs
- Step 4: To view the DSP Builder for Intel FPGAs version history and software requirements, visit the DSP Builder for Intel FPGAs Version History and Software Requirements web page.
- Step 5: To learn how to add your DSP Builder for Intel FPGAs license to your MATLAB installation, refer to the Installing and Licensing DSP Builder for Intel FPGAs web page.

INTEL FPGA SDK FOR OPENCL



www.intel.com/opencl

Intel FPGA SDK for OpenCL¹ allows you to accelerate applications on FPGAs by abstracting away the complexities of FPGA design. Software programmers can write hardware-accelerated kernel functions in OpenCL that is an ANSI C-based language with additional OpenCL constructs

to extract parallelism and program heterogeneous platforms. FPGAs are the accelerator of choice for heterogeneous systems, providing low latency, performance, and power efficiency versus GPUs and CPUs.

INTEL FPGA SDK FOR OPENCL SOFTWARE FEATURES SUMMARY					
Offline Compiler	GCC-based model compiler of OpenCL kernel code				
OpenCL Utility	 Diagnostics for board installation Flash or program FPGA image Install board drivers (typically PCI Express) 				
Intel Code Builder for OpenCL API	 Edit, build, and debug OpenCL kernels Collect runtime performance View generated reports 				
Operating System	 Microsoft Windows* 7 SP1 Microsoft Windows 10 Red Hat Enterprise Linux* 6 Red Hat Enterprise Linux 7 Ubuntu 14.04 LTS Ubuntu 16.04 LTS 				
Memory Requirements	Computer equipped with at least 32 GB RAM				

OpenCL™ and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

Notes:

Getting Started with the Intel FPGA SDK for OpenCL

- Step 1: Download the Intel Quartus Prime Pro or Standard Edition software (www.intel.com/quartus):
 - Pro Edition to target the latest Intel Agilex, Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 devices.
 - Standard Edition to target Stratix IV, Stratix V, Arria II, Arria V, Cyclone IV, Cyclone V, Intel Cyclone 10 LP, and Intel MAX 10 devices.
 - Note: The software installation file includes the OpenCL software and Intel Quartus Prime Pro or Standard Edition software. The Intel Quartus Prime software requires a license purchase but no additional licenses are required for the Intel FPGA SDK for OpenCL.
- Step 2: Download the Intel Board Support Package (BSP) that is needed to run your OpenCL application.

 You can also purchase a partner provided BSP, or create a custom BSP.
- Step 3: For more information, read the Intel FPGA SDK for OpenCL Getting Started Guide.

^{1.} Product is based on a published Khronos Specification, and has passed the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.

INTEL SOC FPGA EMBEDDED DEVELOPMENT SUITE

www.intel.com/soceds

The Intel SoC FPGA Embedded Development Suite (SoC EDS) is a comprehensive tool suite for embedded software development on Intel SoC FPGAs. It comprises development tools, utility programs, and design examples to jump-start firmware and application software development. The Intel SoC EDS is now available in Standard and Pro Editions. The Standard Edition includes extensive support for 28 nm SoC FPGA device families, whereas the Pro Edition is optimized to support the advanced features in the next-generation SoC FPGA device families. In addition, the Intel SoC EDS includes an exclusive offering of the Arm DS-5 Intel SoC FPGA Edition. This toolkit enables embedded developers to code, build, debug, and optimize in a single Eclipse-based IDE. The Arm DS-5 Intel SoC FPGA Edition licenses are available in two options: a free limited license and a paid full-featured license with one year support. A full-featured Arm DS-5 Intel SoC FPGA Edition license is included at no cost with Intel SoC FPGA Development Kits.

INTEL SoC FPGA EMBEDDED DEVELOPMENT SUITE

			AVAILA	BILITY	
		STAN	DARD	i e	RO
	KEY FEATURES	FREE LICENSE	PAID LICENSE	FREE LICENSE	PAID LICENSE
	Cyclone V SoC	✓	✓		
Supported	Arria V SoC	✓	✓		
Supported Device Families Intel Arria 10 SoC Intel Stratix 10 SoC Linux application debugging over Ethernet Debugging over Intel FPGA Download Cable II Board bring-up Device driver development Operating system (OS) porting Bare-metal programming Arm CoreSight trace support Debugging over DSTREAM OS porting Bare-metal programming Arm CoreSight trace support Debugging over DSTREAM OS porting Bare-metal programming Arm CoreSight trace support FPGA-adaptive debugging Auto peripheral register discovery Cross-triggering between CPU and FPGA domains Arm CoreSight trace support Access to System Trace Module (STM) events Streamline Performance Analyzer support Linaro Compiler Sourcery CodeBench Lite Arm EABI GCC Arm Compiler 5 (included in the DS-5 Intel SoC FPGA Edition) Arm Compiler 6 (included in the DS-5 Intel SoC FPGA Edition) Arm Compiler 6 (included in the DS-5 Intel SoC FPGA Edition) Compiler Tools Design Examples Design Examples Design Examples Tiple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA) ¹ PCI Express Root Port with Message Signal Interrupts (M	✓	✓	✓	✓	
	Intel Stratix 10 SoC			✓	✓
	Linux application debugging over Ethernet	✓	✓	✓	✓
	 Board bring-up Device driver development Operating system (OS) porting Bare-metal programming 		~		√
FPGA Edition	Debugging over DSTREAM Board bring-up Device driver development OS porting Bare-metal programming		~		√
	FPGA-adaptive debugging · Auto peripheral register discovery · Cross-triggering between CPU and FPGA domains · Arm CoreSight trace support		√		✓
	Streamline Performance Analyzer support	Limited	✓	Limited	✓
		✓	✓	✓	✓
		✓	✓	✓	✓
Compiler Tools	Arm Compiler 5		✓		
Supported Device Families Intel Arria 10 SoC Intel Stratix 10 SoC Linux application debugging over Ethernet Debugging over Intel FPGA Download Cable II Board bring-up Device driver development Operating system (OS) porting Bare-metal programming Arm CoreSight trace support Debugging over DSTREAM OS-5 Intel SoC FPGA Edition Features OS porting Bare-metal programming Arm CoreSight trace support FPGA-adaptive debugging Arm CoreSight trace support FPGA-adaptive debugging Auto peripheral register discovery Cross-triggering between CPU and FPGA don Arm CoreSight trace support Access to System Trace Module (STM) events Streamline Performance Analyzer support Linaro Compiler Sourcery CodeBench Lite Arm EABI GCC Arm Compiler 6 (included in the DS-5 Intel SoC FPGA Edition) Arm Compiler 6 (included in the DS-5 Intel SoC FPGA Edition) Arm Compiler 6 (included in the DS-5 Intel SoC FPGA Edition) Arm Compiler 7 Signal Tap Logic Analyzer Intel FPGA Boot Disk Utility Device Tree Generator Golden Hardware Reference Design (GHRD) for development kits Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-D PCI Express Root Port with Message Signal Intel Partial Reconfiguration Design Example ² Windows 7 0 64 bit Windows 7 10 64 bit			✓		✓
Libraries	Hardware Libraries (HWLIBs)	✓	✓	✓	✓
	Quartus Prime Programmer	✓	✓	✓	✓
Other Tools	Signal Tap Logic Analyzer	✓	✓	✓	✓
Other 100ts	Intel FPGA Boot Disk Utility	✓	✓	✓	✓
		✓	✓	✓	✓
		✓	✓	✓	✓
Design Examples		✓	✓	✓	✓
		✓	✓	√	✓
				✓	✓
		✓	✓	√	✓
		· ✓	· ✓	· ✓	· ✓
Host OS Support		32 bit libraries are required			

Notes

^{1.} These design examples are only available through Rocketboards.org.

^{2.} For Intel Arria 10 SoC only.

SOC FPGA OPERATING SYSTEM SUPPORT

Intel and our ecosystem partners offer comprehensive operating system support for Intel SoC FPGA development boards that support the Arm Cortex-A9 processor.

OPERATING SYSTEM	COMPANY
Abassi	Code Time Technologies
Android	MRA Digital
AUTOSAR MCAL	Intel
Bare-Metal/Hardware Libraries	Intel
Carrier Grade Edition 7 (CGE7)	MontaVista
DEOS	DDC-I
eCosPro	eCosCentric
eT-Kernel	eSOL
FreeRTOS	FreeRTOS.org
INTEGRITY RTOS	Green Hills Software
Linux	Open Source (www.rocketboards.org)
Nucleus	Mentor Graphics

OPERATING SYSTEM	COMPANY						
OSE	Enea						
PikeOS	Sysgo						
QNX Neutrino	QNX						
RTEMS	RTEMS.org						
RTXC	Quadros System						
ThreadX	Express Logic						
uC/OS-II, uC/OS-III	Micrium						
uC3 (Japanese)	eForce						
VxWorks	Wind River						
Wind River Linux	Wind River						
Windows Embedded Compact 7	Microsoft (Witekio)						

More Information

For the latest on OS support for Intel SoCs, visit www.intel.com/socecosystem

NIOS II PROCESSOR

In any Intel FPGA, the Nios II processor offers a custom system solution that has the flexibility of software and the performance of hardware. Through its innovative design, the Nios II processor leverages the logic resources of the device to provide unprecedented hard and soft real-time capabilities.


You can also use the Nios II processor together with the Arm processor in Intel SoCs to create effective multi-processor systems.

With the Nios II processor you can:

 Lower overall system cost and complexity by integrating external processors into the FPGA.

- Scale performance with multiple processors, custom instructions (hardware acceleration of a software function), or co-processor modules (hardware accelerator next to the soft processor).
- Target the Intel Agilex, Intel Stratix, Intel Arria, Intel Cyclone, or Intel MAX 10 FPGA, or the FPGA portion of the Intel Agilex, Intel Stratix 10, Intel Arria 10, Arria V, or Cyclone V SoC.
- Eliminate the risk of processor and ASSP device obsolescence.
- Take advantage of the free Nios II economy core, the free Nios II Embedded Design Suite (EDS), and the free NicheStack TCP/IP Network Stack - Nios II Edition software to get started today.

Nios II Processor Development Flow



NIOS II PROCESSOR EMBEDDED DESIGN SUITE

The Nios II processor, the world's most versatile processor according to Gartner Research, is the most widely used soft processor in the FPGA industry. This soft processor delivers unprecedented flexibility for your cost-sensitive, real-time, safety-critical (DO-254), and applications processing needs. All Intel FPGA families support the Nios II processor.

NIOS II EDS CONTENTS

Nios II Software Build Tools for Eclipse (Nios II SBT for Eclipse) for software development

- · Based on Eclipse IDE
- · New project wizards
- · Software templates
- · Source navigator and editor

Compiler for C and C++ (GNU)

Software Debugger/Profiler

Flash Programmer

Embedded Software

- · Hardware Abstraction Layer (HAL)
- · MicroC/OS-II RTOS (full evaluation version)
- · NicheStack TCP/IP Network Stack—Nios II Edition
- Newlib ANSI-C standard library
- · Simple file system

Other Intel Command-Line Tools and Utilities

Design Examples

Hardware Development Tools

- Intel Quartus Prime Standard and Pro design software
- Platform Designer
- Signal Tap logic analyzer plug-in for the Nios II processor
- System Console for low-level debugging of Platform Designer systems

Licensing

Getting started with the Nios II processor is now easier than ever. Not only is the Nios II EDS free, but the Nios II economy core IP is also free.

Licenses for the Nios II fast core IP are available stand-alone (IP-NIOS) or as part of the Embedded IP Suite (IPS-EMBEDDED). The Embedded IP Suite is a value bundle that contains licenses for the Nios II processor IP core, DDR1/2/3 Memory Controller IP cores, Triple-Speed Ethernet MAC IP core and 16550 - compatible UART IP core. These licenses support both Nios II Classic and Gen2 processors. These royalty-free licenses never expire and allow you to target your processor design to any Intel FPGA.

Nios II EDS: What You Get for Free!

The Nios II Embedded Design Suite (EDS) provides all the tools and software you need to develop code for the Nios II processor.

With the Nios II EDS you can:

- Develop software with Nios II SBT for Eclipse:
 Based on industry-standard Eclipse, the Nios II SBT is an integrated development environment for editing, compiling, debugging software code, and flash programming.
- Manage board support packages (BSPs):
 The Nios II EDS makes managing your BSP easier than ever. The Nios II EDS automatically adds device drivers for Intel FPGA-provided IP to your BSP, and the BSP Editor provides full control over your build options.
- Get a free software network stack:
 The Nios II EDS includes NicheStack TCP/IP Network
 Stack Nios II Edition—a commercial-grade network
 stack software—for free.
- Evaluate a RTOS:

The Nios II EDS contains an evaluation version of the popular Micrium MicroC/OS-II RTOS. Product licenses can be purchased directly from Micrium.

Join the Nios II Processor Community!

Be one of many Nios II processor developers who visit the Intel FPGA Wiki, Intel FPGA Community, and the Rocketboards.org website. Intel FPGA Wiki and the Rocketboards.org website have hundreds of design examples and design tips from Nios II processor developers all over the world. Join ongoing discussions on the Nios II processor section of the Intel FPGA Community to learn more about Linux, hardware, and software development for the Nios II processor.

Visit the following websites:

fpgawiki.intel.com forums.intel.com www.rocketboards.org fpgacloud.intel.com

Development Kits

Go to page 83 for information about embedded development kits.

NIOS II PROCESSOR OPERATING SYSTEM SUPPORT

Intel and our ecosystem partners offer comprehensive operating system support for the Nios II processor.

os	AVAILABILITY
ChibiOS/RT	Now through www.emb4fun.com
eCos	Now through www.ecoscentric.com
eCos (Zylin)	Now through www.opensource.zylin.com
embOS	Now through www.segger.com
EUROS	Now through www.euros-embedded.com
FreeRTOS	Now through www.freertos.org
Linux	Now through www.windriver.com
Linux	Now through www.rocketboards.org
oSCAN	Now through www.vector.com
TargetOS	Now through www. blunkmicro.com
ThreadX	Now through www.threadx.com
Toppers	Now through www.toppers.jp
μC/OS-II, μC/OS-III	Now through www.micrium.com
Zephyr	Now through https://www.zephyrproject.org/

SUMMARY OF NIOS II SOFT PROCESSORS

CATEGORY	PROCESSOR	VENDOR	DESCRIPTION
Power- and cost- optimized processing	Nios II economy core	Intel	With unique, real-time hardware features such as custom instructions, ability to use FPGA hardware to accelerate a function, vectored interrupt controller, and tightly coupled memory, as well as support for industry-leading RTOSs, the Nios II processor
Real-time processing	Nios II fast core ¹	Intel	meets both your hard and soft real-time requirements, and offers a versatile solution for real-time processing.
Applications processing	Nios II fast core	Intel	A simple configuration option adds a memory management unit to the Nios II fast processor core to support embedded Linux. Both open-source and commercially supported versions of Linux for Nios II processors are available.
Safety-critical processing	Nios II SC	HCELL	Certify your design for DO-254 compliance by using the Nios II Safety Critical core along with the DO-254 compliance design services offered by HCELL.
Lockstep Solution	Nios II Lockstep dual core	Intel	Provides high diagnostic coverage, self-checking and advanced diagnostic features in full compliance with functional safety standards IEC 61508 and ISO 26262.
Safety qualification kit (Qkit)	Nios II fast, standard and economy cores	Validas AG	Enables software designers to qualify the use of Nios II Toolchain in their safety application, fulfilling the requirements of IEC 61508 up to SIL 4 and ISO 26262 up to ASIL D.

Notes:

Getting Started

To learn more about Intel's portfolio of customizable processors and how you can get started, visit www.intel.com/niosii.

^{1.} With the Nios II Gen2 product the standard core is not available as a pre-configured option, however the Gen2 fast core can be configured in the Platform Designer to have the same feature set as the standard core.

INTEL'S CUSTOMIZABLE PROCESSOR PORTFOLIO

PERFORMANCE AND FEATURE SET SUMMARY OF KEY PROCESSORS SUPPORTED ON INTEL FPGAS

CATEGORY	COST- AND POWER-SENSITIVE PROCESSORS	REAL-TIME PROCESSOR	APP	LICATIONS PROCESSO	RS
Features	Nios II Economy	Nios II Fast	28 nm¹ Dual-Core Arm Cortex-A9	20 nm² Dual-Core Arm Cortex-A9	14 nm² Quad-Core Arm Cortex-A53
Maximum frequency (MHz) ³	400 (Stratix V)	330 (Stratix V)	925 MHz (Cyclone V SoC) 1.05 GHz (Arria V SoC)	1.5 GHz (Arria 10 -1 speed grade)	1.5 GHz (Stratix series)
Maximum performance (MIPS ⁴ at MHz) Stratix series	52 (at 400 MHz)	363 (at 330 MHz)	-		+
Maximum performance (MIPS ⁴ at MHz) Arria series	44 (at 340 MHz)	319 (at 290 MHz)	2,625 MIPS per core at 1.05 GHz	3,750 MIPS per core at 1.5 GHz	+
Maximum performance (MIPS ⁴ at MHz) Cyclone series	30 (at 230 MHz)	187 (at 170 MHz)	2,313 MIPS per core at 925 MHz	-	-
Maximum performance efficiency (MIPS ⁴ per MHz)			2.5	2.5	2.3
16/32/64 bit instruction set support	32	32	16 and 32	16 and 32	16/32/64
Level 1 instruction cache	-	Configurable	32 KB	32 KB	32 KB
Level 1 data cache	-	Configurable	32 KB	32 KB	32 KB
Level 2 cache	-	-	512 KB	512 KB	1 MB
Memory management unit	-	Configurable	✓	✓	√(+System MMU)
Floating-point unit	-	FPH⁵	Dual precision	Dual precision	Dual precision
Vectored interrupt controller –		Optional	-	-	-
Tightly coupled memory –		Configurable	-	-	-
Custom instruction interface	Up to 256	Up to 256	-	-	-
Equivalent LEs	600	1,800 – 3,200	HPS	HPS	HPS

Notes:

- 28 nm SoCs comprise Cyclone V SoCs and Arria V SoCs.
- 2. $20\ nm\ SoCs\ comprise\ Intel\ Arria\ 10\ SoCs.$
- 3. Maximum performance measurements measured on Stratix V FPGAs.
- 4. Dhrystone 2.1 benchmark. Note that performance will vary with system and software configuration.

5. Floating-point hardware – Nios II processor custom instructions.

INTEL AND DSN MEMBER IP FUNCTIONS

www.intel.com/fpgaip

For a complete list of IP functions from Intel and its DSN members, please visit www.intel.com/fpgaip.

	PRODUCT NAME	VENDOR NAME
	ARITHMETIC	
	Floating Point Megafunctions	Intel
	Floating Point Arithmetic Co-Processor	Digital Core Design
	Floating Point Arithmetic Unit	Digital Core Design
	ERROR DETECTION/CORRE	CTION
	Reed-Solomon Encoder/Decoder II	Intel
	Viterbi Compiler, High-Speed Parallel Decoder	Intel
	Viterbi Compiler, Low-Speed/ Hybrid Serial Decoder	Intel
	Turbo Encoder/Decoder	Intel
	High-Speed Reed Solomon Encoder/ Decoder	Intel
	BCH Encoder/Decoder	Intel
	Low-Density Parity Check Encoder/ Decoder	Intel
DSP	Zip-Accel-C: GZIP/ZLIB/Deflate Data Compression Core	CAST, Inc.
	Zip-Accel-D: GUNZIP/ZLIP/Inflate Data Decompression Core	CAST, Inc.
	FILTERS AND TRANSFOR	RMS
	Fast Fourier Transform (FFT)/ Inverse FFT (IFFT)	Intel
	Cascaded Integrator Comb (CIC) Compiler	Intel
	Finite Impulse Response (FIR) Compiler II	Intel
	SHA-1	CAST, Inc.
	SHA-256	CAST, Inc.
	AES CODECs	CAST, Inc.
	MODULATION/DEMODULA	ATION
	Numerically Controlled Oscillator Compiler	Intel
	ATSC and Multi-Channel ATSC 8-VSB Modulators	Commsonic
	DVB-T Modulator	Commsonic
	DVB-S2 Modulator	Commsonic
	VIDEO AND IMAGE PROCES	SSING
	Video and Image Processing Suite	Intel
	Stereo Vision IP Suite	Fujisoft Incorporated
	Infinivision	Gidel
	HD JPEG 2000 Encoders/Decoders	IntoPIX
	TICO Lightweight Video Compression	IntoPIX

	PRODUCT NAME	VENDOR NAME			
	VIDEO AND IMAGE PROCESSING ((CONTINUED)			
PROCESSORS AND INTERFACE AND PROTOCOLS PERIPHERALS PERI	Multi-Channel JPEG 2000 Encoder and Decoder Cores	Silex Inside			
	VC-2 High Quality Video Decoder	Silex Inside			
	VC-2 High Quality Video Encoder	Silex Inside			
	JPEG Encoders	CAST, Inc.			
	Ultra-fast, 4K-compatible, AVC/ H.264 Baseline Profile Encoder	CAST, Inc.			
	Low-Power AVC / H.264 Baseline Profile Encoder	CAST, Inc.			
	H.265 Main Profile Video Decoder	CAST, Inc.			
S	HARD/SOFT PROCESSO	ORS			
RS A	Nios II Embedded Processors	Intel			
CESSO	Arm Cortex-A9 MPCore Processor in Intel SoC	Intel			
PRO(Arm Cortex-A53 MPCore Processor in Intel SoC	Intel			
	COMMUNICATION				
INTERFACE AND PROTOCOLS PERIPHERALS PERIPHERALS Color C	Optical Transport Network (OTN) Framers/Deframers	Intel			
	SFI-5.1	Intel			
	SDN CodeChips	Arrive Technologies			
	SONET/SDH CodeChips	Arrive Technologies			
SOLS	ETHERNET				
ОТОСС	Low-Latency 10 Gbps Ethernet Media Access Controller (MAC) with 1588	Intel			
AND PR	Triple-Speed Ethernet (10/100/1000 Mbps) MAC and PHY with 1588 Option	Intel			
	1 / 2.5 / 5 / 10G Multi-Rate PHY and Backplane Options	Intel			
N N	10G Base-X (XAUI) PHY	Intel			
PROCESSORS AND PERIPHERALS	25G MAC and PHY with RS-FEC option	Intel			
	40G Ethernet MAC and PHY with 1588 and Backplane Options	Intel			
	50G MAC and PHY	Intel			
PROCESSORS AND PERIPHERALS	100G Ethernet MAC and PHY with 1588 and RS-FEC options	Intel			
	1G/10Gb Ethernet PHY	Intel			
	High-Performance Gigabit Ethernet MAC	IFI			

	PRODUCT NAME	VENDOR NAME									
	HIGH SPEED										
	JESD204B	Intel									
	JESD204C	Intel									
JESE Rapi Com Inter Inter Seria SATA Rapi QDR (Soft PCI & x8, a PC	RapidIO* Gen1, Gen2	Intel									
	Common Public Radio Interface (CPRI)	Intel									
	Interlaken	Intel									
	Interlaken Look-Aside	Intel									
	SerialLite II/III	Intel									
JE JE Ra Ra Cc In In Se Sc Ra Ra Ra Ra Ra Ra Ra R	SATA 1.0/SATA 2.0	Intelliprop, Inc.									
	RapidIO Gen3	Mobiveil									
	QDR Infiniband Target Channel Adapter	Polybus									
ID PROTOCOLS (CONTINUED)	PCI EXPRESS / PCI	•									
	PCI Express Gen1 x1, x4 Controller	Intel									
	(Soft IP) PCI Express Gen1, Gen2, Gen3 x1, x2, x4, x8, and x16 Controller (Hardened IP)	Intel									
	PCI 32/64 bit PCI Master Target 33/66 MHz Controllers	CAST, Inc.									
	PCI Multifunction Master/Target Interface	CAST, Inc.									
	Expresso 3.0 PCI Express Core (Gen 1 - 3)	Northwest Logic, Inc									
	PCI Express Hybrid Controller	Mobiveil, Inc.									
	PCI Express to AXI Bridge Controller	Mobiveil, Inc.									
	XpressRICH3 PCI Express Gen1, Gen2, and Gen3	PLDA									
	PCI and PCI-X Master/ Target Cores 32/64 bit	PLDA									
IND PROTOCO	SERIAL										
	Generic QUAD SPI Controller	Intel									
	Avalon® I²C (Master)	Intel									
	I ² C Slave to Avalon-MM Master Bridge	Intel									
	Serial Peripheral Interface (SPI)/Avalon Master Bridge	Intel									
INTERFACE AND PROTOCOLS (CONTINUED)	UART	Intel									
	JTAG UART	Intel									
	16550 UART	Intel									
N Extrace And Project Continuoed N Extrace And Project N	JTAG/Avalon Master Bridge	Intel									
	CAN 2.0/FD	CAST, Inc.									
	Local Interconnect Network (LIN) Controller	CAST, Inc.									
	H16550S UART	CAST, Inc.									
	MD5 Message-Digest	CAST, Inc.									
	Smart Card Reader	CAST, Inc.									
	DI2CM I ² C Bus Interface-Master	Digital Core Design									
	DI2CSB I ² C Bus Interface-Slave	Digital Core Design									
	DSPI Serial Peripheral Interface Master/	Digital Core Design									
		El Camina Conhill									
	Secure Digital (SD)/MMC SPI	El Camino GmbH									
	Secure Digital I/O (SDIO)/SD Memory/ Slave Controller	Eureka Technology, Inc.									
	SDIO/SD Memory/ MMC Host Controller	Eureka Technology, Inc.									
	Nios II Advanced CAN	IFI									

		PRODUCT NAME	VENDOR NAME				
PC Master and Slave USB High-Speed Function Controller SLS USB High-Speed Function Controller SLS USB Full-/Low-Speed Device Controller SLS USB 3.0 SuperSpeed Device Controller SLS AUDIO AND VIDEO Character LCD		SERIAL (CONTINUED)				
USB High-Speed Function Controller USB Full-/Low-Speed Function Controller USB 3.0 SuperSpeed Device Controller SLS AUDIO AND VIDEO Character LCD Pixel Converter (BGR0 to BGR) Intel Pixel Converter (BGR0 to BGR) Intel DisplayPort 1.1 and 1.2 Intel HDMI 1.4 and 2.0 Bitec HDMI 2.0a IP core DisplayPort 1.3 IP Core HDCP IP Core MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller AXI* DMA Controllers Eureka Technology, Inc. Express DMA Bridge Core Express DMA Bridge Core Express DMA Core FLASH CompactFlash (True IDE) Universal NVM Express Controller Universal NVM Express Controller SLS DRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LPDDR2 SDRAM Controller RLDRAM 2 Controller Microtronix, Inc. Avalon Multi-Port SDRAM Memory Controller Wicrotronix, Inc. SRAM SSRAM (Cypress CY7C1380C) Intel		I ² C Master/Slave/PIO Controller	Microtronix, Inc.				
USB Full-/Low-Speed Function Controller Embedded USB 3.0 / 3.1 Gen 1 Host and Device Controllers USB 3.0 SuperSpeed Device Controller SLS AUDIO AND VIDEO Character LCD Intel Pixel Converter (BGR0 to BGR) Intel Video Sync Generator Intel DisplayPort 1.1 and 1.2 Intel HDM 1.4 and 2.0 Intel Bitec HDM1 2.0a IP Core Bitec MIPI CSI-2 Controller Core Northwest Logic MIPI DSI-2 Controller Core Northwest Logic AC'97 Controller DMA DMA Controllers Eureka Technology, Inc. Lancero Scatter-Gather DMA Engine for PCI Express DMA Bridge Core Northwest Logic, Inc. Express DMA Core Northwest Logic, Inc. Intel ELIPASH CompactFlash (True IDE) Intel ELIPASH DR/DDR2 and DDR3/DDR4 SDRAM Controller SLS SDRAM DR/DDR2 and DDR3/DDR4 SDRAM Memory Controller Intel RLDRAM 2 Controller Intel RLDRAM 2 Controller Intel HDR/DDR2 and DDR3/DDR4 SDRAM Memory Controller Microtronix, Inc. Avalon Multi-Port SDRAM Memory Controller Microtronix, Inc. SRAM SSRAM (Cypress CY7C1380C) Intel		I ² C Master and Slave	SLS				
Embedded USB 3.0 / 3.1 Gen 1 Host and Device Controllers USB 3.0 SuperSpeed Device Controller SLS AUDIO AND VIDEO Character LCD Intel Pixel Converter (BGR0 to BGR) Intel Video Sync Generator Intel SD/HD/3G-HD Serial Digital Interface (SDI) Intel DisplayPort 1.1 and 1.2 Intel HDMI 1.4 and 2.0 Intel Bitec HDMI 2.0a IP core Bitec DisplayPort 1.3 IP Core Bitec MIPI CSI-2 Controller Core Northwest Logic MIPI DSI-2 Controller Core Northwest Logic AC'97 Controller DMA DMA Controllers Eureka Technology, Inc. Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Northwest Logic, Inc. Express DMA Core Northwest Logic, Inc. FLASH CompactFlash (True IDE) Intel Flash Memory Intel Flash Memory Intel PCS Serial Flash Controller Intel Flash Memory Intel DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LDRAM 2 Controller SLS SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controller Intel RLDRAM 2 Controller Intel RLDRAM 3 Controller Intel RLDRAM 2 Controller Intel RLDRAM 3 Controller Intel RLDRAM 4 Controller Intel RLDRAM 5 Controller Intel RAND Nulti-Port SDRAM Memory Controller Microtronix, Inc. Avalon Multi-Port SDRAM Memory Controller Microtronix, Inc. SRAM SSRAM (Cypress CY7C1380C) Intel	RS INTERFACE AND PROTOCOLS (CONTINUED)	USB High-Speed Function Controller	SLS				
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers SLS SDRAM DDR/DDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Intel SLS SDRAM Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Nicrotronix, Inc. Intel Int		USB Full-/Low-Speed Function Controller	SLS				
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DRIP Controller SLS SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SCRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Eureka Technology, Inc. Mobiveil, Inc. Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Intel SRAM SSRAM (Cypress CY7C1380C) Intel	INUED	•	SLS				
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers SLS SDRAM DDR/DDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Intel SLS SDRAM Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Nicrotronix, Inc. Intel Int	LNC	USB 3.0 SuperSpeed Device Controller	SLS				
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers SLS SDRAM DDR/DDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Intel SLS SDRAM Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Nicrotronix, Inc. Intel Int	S (C	AUDIO AND VIDEO					
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers SLS SDRAM DDR/DDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Intel SLS SDRAM Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Nicrotronix, Inc. Intel Int	COL	Character LCD	Intel				
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers SLS SDRAM DDR/DDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Intel SLS SDRAM Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Nicrotronix, Inc. Intel Int)T0	Pixel Converter (BGR0 to BGR)	Intel				
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers SLS SDRAM DDR/DDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Intel SLS SDRAM Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Nicrotronix, Inc. Intel Int	PRO	Video Sync Generator	Intel				
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers SLS SDRAM DDR/DDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Intel SLS SDRAM Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Nicrotronix, Inc. Intel Int	ND	SD/HD/3G-HD Serial Digital Interface (SDI)	Intel				
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers SLS SDRAM DDR/DDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Intel SLS SDRAM Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Nicrotronix, Inc. Intel Int	CE /	DisplayPort 1.1 and 1.2	Intel				
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers SLS SDRAM DDR/DDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Intel SLS SDRAM Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Nicrotronix, Inc. Intel Int	RFA	HDMI 1.4 and 2.0	Intel				
DisplayPort 1.3 IP Core HDCP IP Core Bitec MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers SLS SDRAM DDR/DDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Microtronix, Inc. Microtronix, Inc. Northwest Logic, Inc. Intel Intel Intel Intel SLS SDRAM Microtronix, Inc. Microtronix, Inc. Microtronix, Inc. Nicrotronix, Inc. Intel Int	NTE	Bitec HDMI 2.0a IP core	Bitec				
MIPI CSI-2 Controller Core MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Express DMA Bridge Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) EPCS Serial Flash Controller Intel Flash Memory Intel NAND Flash Controller Universal NVM Express Controller (UNEX) DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LPDDR2 SDRAM Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Northwest Logic, Inc. Northwest Logic, Inc. Intel Eureka Technology, Inc. Universal NVM Express Controller (UNEX) Mobiveil, Inc. NoFI Controller SLS SDRAM Microtronix, Inc. SRAM SSRAM (Cypress CY7C1380C) Intel	=	DisplayPort 1.3 IP Core	Bitec				
MIPI DSI-2 Controller Core AC'97 Controller DMA DMA Controllers Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Expresso DMA Bridge Core Express DMA Core Express DMA Core FLASH CompactFlash (True IDE) EPCS Serial Flash Controller Intel Flash Memory Intel NAND Flash Controller Universal NVM Express Controller (UNEX) ONFI Controller Enhanced ClearNAND Controller SLS SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controller RLDRAM 2 Controller HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SSRAM SSRAM (Cypress CY7C1380C) Intel Intel SLS Northwest Logic, Inc. Intel Express DMA Core Northwest Logic, Inc. N		HDCP IP Core	Bitec				
AC'97 Controller DMA		MIPI CSI-2 Controller Core	Northwest Logic				
DMA DMA Controllers Eureka Technology, Inc. Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Expresso DMA Bridge Core Express DMA Core Northwest Logic, Inc. Express DMA Core Northwest Logic, Inc. FLASH CompactFlash (True IDE) EPCS Serial Flash Controller Flash Memory Intel Flash Memory Intel Universal NVM Express Controller (UNEX) DNFI Controller Enhanced ClearNAND Controller SLS SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LPDDR2 SDRAM Controller RLDRAM 2 Controller RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel		MIPI DSI-2 Controller Core	Northwest Logic				
DMA Controllers Eureka Technology, Inc.		AC'97 Controller	SLS				
Lancero Scatter-Gather DMA Engine for PCI Express AXI* DMA back-End Core Expresso DMA Bridge Core Expresso DMA Core Northwest Logic, Inc. Express DMA Core Northwest Logic, Inc. FLASH CompactFlash (True IDE) Intel EPCS Serial Flash Controller Intel Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) ONFI Controller SLS SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LPDDR2 SDRAM Controller RLDRAM 2 Controller Nicotronix, Inc. HyperDrive Multi-Port SDRAM Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel		DMA					
PCI Express AXI* DMA back-End Core Expresso DMA Bridge Core Express DMA Core Northwest Logic, Inc. Express DMA Core Northwest Logic, Inc. FLASH CompactFlash (True IDE) EPCS Serial Flash Controller Intel Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) ONFI Controller Enhanced ClearNAND Controller SLS SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LPDDR2 SDRAM Controller RLDRAM 2 Controller RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel		DMA Controllers					
Expresso DMA Bridge Core Express DMA Core FLASH CompactFlash (True IDE) EPCS Serial Flash Controller Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) ONFI Controller Enhanced ClearNAND Controller SLS SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LPDDR2 SDRAM Controller RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel		_	Microtronix, Inc.				
Express DMA Core FLASH CompactFlash (True IDE) EPCS Serial Flash Controller Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) ONFI Controller Enhanced ClearNAND Controller SLS SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LPDDR2 SDRAM Controller RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel		AXI* DMA back-End Core	Northwest Logic, Inc.				
FLASH CompactFlash (True IDE) EPCS Serial Flash Controller Flash Memory Intel Flash Memory Intel Universal NVM Express Controller (UNEX) ONFI Controller Enhanced ClearNAND Controller SLS SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LPDDR2 SDRAM Controller RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel		Expresso DMA Bridge Core	Northwest Logic, Inc.				
CompactFlash (True IDE) EPCS Serial Flash Controller Flash Memory NAND Flash Controller Universal NVM Express Controller (UNEX) ONFI Controller Enhanced ClearNAND Controller SLS SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LPDDR2 SDRAM Controller RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel		Express DMA Core	Northwest Logic, Inc.				
EPCS Serial Flash Controller Flash Memory Intel NAND Flash Controller Universal NVM Express Controller (UNEX) ONFI Controller Enhanced ClearNAND Controller SLS Enhanced ClearNAND Controller SDRAM DDR/DDR2 and DDR3/DDR4 SDRAM Controllers LPDDR2 SDRAM Controller RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel		FLASH					
RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel	RS	CompactFlash (True IDE)	Intel				
RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel	H	EPCS Serial Flash Controller	Intel				
RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel	TRO	Flash Memory	Intel				
RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel	CON_	NAND Flash Controller					
RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel	OR	Universal NVM Express Controller (UNEX)	Mobiveil, Inc.				
RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel	4EM	ONFI Controller	SLS				
RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel	9	Enhanced ClearNAND Controller	SLS				
RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel	SAI	SDRAM					
RLDRAM 2 Controller Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel	MORIES AND	·	Intel				
Streaming Multi-Port SDRAM Memory Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Microtronix, Inc. Microtronix, Inc.	ME	LPDDR2 SDRAM Controller	Intel				
Controller HyperDrive Multi-Port DDR2 Memory Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel	ME.	RLDRAM 2 Controller	Intel				
Controller Avalon Multi-Port SDRAM Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel		Controller	Microtronix, Inc.				
Memory Controller SRAM SSRAM (Cypress CY7C1380C) Intel			Microtronix, Inc.				
SSRAM (Cypress CY7C1380C) Intel			Microtronix, Inc.				
		SRAM					
QDR II/II+/II+Xtreme/IV SRAMController Intel		SSRAM (Cypress CY7C1380C)	Intel				
		QDR II/II+/II+Xtreme/IV SRAMController	Intel				

TRANSCEIVER PROTOCOLS

www.intel.com/transceiverprotocols

Intel device transceivers support the protocols listed in the following table. For details about the data rates, please visit www.intel.com/transceiverprotocols.

					1		1	SUP	PORT	ED DE	VICES		1					
PROTOCOLS/ INTERFACE STANDARDS		STI	RATIX SE	RIES	PGAs				,	ARRIA	SERIES I	CYCLONE SERIES FPGAs						
	10 GX/SX	10 MX/TX	V GX/GS	V GT	IV GX	IV GT	II GX	10 GX/SX	10 GT	V GX	V GT/ST	V GZ	II GX	II GZ	10 GX	V GX/SX	V GT/ST	IV GX
Basic (proprietary)	✓	√	✓	√	✓	√	√	✓	✓	√	√	✓	✓	√	✓	✓	✓	✓
CEI-6G-SR/LR	✓	✓	✓	√	✓	√	√	✓	√	√	✓	✓	-	-	✓	-	-	_
CEI-11G-SR	✓	✓	✓	√	-	√	-	✓	√	-	-	_	-	-	-	-	-	-
CEI-28G-VSR	✓	✓	-	√	-	-	-	-	✓	-	-	_	-	-	-	-	-	-
SFP+/SFF-8431	✓	√	✓	√	-	√	-	√	✓	-	-	√	-	-	_	-	-	_
XFI	✓	✓	✓	√	-	√	-	✓	✓	-	✓	_	-	-	-	-	-	-
XFP	✓	√	✓	✓	-	-	-	✓	✓	_	-	✓	-	-	-	-	-	_
1000BASE-X (GbE)	✓	√	√	√	√	√	√	✓	√	√	✓	√	√	√	√	√	✓	√
10GBASE-R	✓	√	✓	√	-	√	-	√	✓	-	√	√	-	-	√	_	-	-
10GBASE-KR	✓	✓	✓	√	-	-	-	√	✓	-	-	√	-	-	-	-	-	-
ASI	✓	✓	✓	√	√	√	√	✓	✓	√	✓	_	✓	✓	-	-	-	-
CPRI	✓	✓	✓	√	√	√	✓	✓	✓	√	✓	✓	✓	√	✓	✓	✓	✓
CAUI/XLAUI	✓	✓	✓	√	-	✓	-	✓	✓	-	-	✓	-	-	-	-	-	_
CAUI-4	✓	✓	-	✓	-	-	-	-	✓	-	-	_	-	-	-	-	-	-
DisplayPort	✓	√	✓	√	√	√	✓	✓	√	√	✓	✓	-	-	✓	✓	✓	√
Fibre Channel	✓	✓	✓	✓	✓	✓	√	✓	✓	_	✓	✓	-	-	√	-	-	-
GPON	✓	✓	✓	√	√	√	-	√	✓	√	✓	√	√	✓	-	-	-	_
G.709 OTU-2	✓	✓	✓	√	-	√	-	✓	✓	√	✓	-	-	-	-	√	✓	√
OTN with FEC	✓	✓	✓	✓	-	√	_	√	✓	_	-	-	-	-	-	-	-	_
HiGig	✓	✓	✓	√	√	√	√	√	✓	√	✓	√	√	✓	-	-	-	_
High-Definition Multimedia Interface (HDMI)	✓	√	√	√	✓	√	√	√	√	✓	√	√	✓	√	✓	√	√	✓

		SUPPORTED DEVICES																
PROTOCOLS		STR	RATIX SEI		Al	RRIA S	SERIES F	CYCLONE SERIES FPGAs										
	10 GX/SX	10 MX/TX	V GX/GS	V GT	IV GX	IV GT	II GX	10 GX/SX	10 GT	V GX	V GT/ST	V GZ	II GX	II GZ	10 GX	V GX/SX	V GT/ST	IV GX
JESD204 A/B	✓	√	✓	√	√	√	✓	√	✓	√	√	√	√	√	✓	√	√	√
JESD204C	-	√	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
HMC ¹	√	-	-	-	-	-	-	✓	√	-	-	-	-	-	-	-	-	-
HyperTransport	✓	✓	✓	√	√	√	-	√	✓	√	✓	√	_	-	-	-	-	-
InfiniBand	✓	✓	✓	√	-	-	-	✓	✓	-	-	√	-	-	-	-	-	-
Interlaken	✓	✓	✓	√	√	√	-	✓	✓	√	✓	√	_	-	√	-	-	-
Interlaken Look-Aside	✓	√	✓	√	-	-	-	√	√	√	✓	√	-	-	-	-	-	-
MoSys	✓	✓	✓	_	-	-	_	✓	✓	_	-	_	_	-	-	-	-	-
OBSAI	√	√	✓	√	√	√	✓	√	✓	√	√	√	√	✓	-	√	✓	✓
PCI Express	✓	√	✓	√	√	✓	✓	✓	✓	✓	√	✓	√	✓	✓	✓	✓	✓
RXAUI/DXAUI	✓	√	✓	√	√	✓	✓	√	✓	✓	√	✓	-	-	-	-	-	-
SGMII/QSGMII	✓	√	✓	✓	√	✓	✓	✓	✓	✓	√	✓	√	✓	✓	✓	✓	√
QPI	_	√	✓	✓	-	-	-	✓	✓	_	_	✓	-	-	-	-	-	-
SAS/SATA	✓	√	✓	✓	√	√	_	✓	√	√	√	✓	√	✓	✓	√	√	✓
SerialLite II	✓	√	✓	✓	√	√	_	✓	√	√	✓	_	√	✓	_	✓	√	_
SerialLite III	✓	√	✓	✓	_	_	_	✓	√	_	_	✓	_	_	✓	-	-	_
SDI	✓	✓	✓	✓	√	√	✓	✓	√	√	✓	√	✓	√	✓	✓	√	✓
SFI-5.1	✓	√	✓	✓	✓	√	✓	√	✓	✓	✓	✓	_	-	_	-	-	_
SFI-S/SFI-5.2	✓	√	✓	✓	_	√	_	√	✓	_	_	√	_	-	_	_	-	_
RapidIO	✓	√	✓	✓	√	√	✓	√	✓	√	√	√	✓	✓	✓	✓	✓	✓
SPAUI	✓	√	✓	✓	√	√	✓	√	✓	_	_	✓	_	_	✓	_	_	_
SONET/SDH	✓	✓	✓	✓	√	√	✓	✓	√	✓	✓	✓	√	✓	✓	_	_	_
XAUI (10GBASE-X)	✓	√	✓	✓	√	✓	✓	√	√	✓	√	✓	✓	✓	_	√	√	✓
V-by-One	✓	✓	✓	✓	✓	✓	✓	✓	√	√	√	_	_	_	✓	_	_	✓

Notes:

^{1.} Contact Intel for more details on HMC support.

DRODUCT AND VENDOR NAME

INTEL FPGA AND PARTNER DEVELOPMENT KITS

www.intel.com/fpgaboards

Intel FPGA development kits provide a complete, high-quality design environment for engineers. These kits help simplify the design process and reduce time to market. Development kits include software, reference designs, cables, and programming hardware. Intel FPGA and partner development kits are listed below. For more details about these development kits or other older development kits that are available, check out our online development kits page at www.intel.com/fpgaboards.

DESCRIPTION

PRODUCT AND VENDOR NAME	DESCRIPTION		
INTEL STRATIX 10 FPGA KITS			
Intel Stratix 10 GX FPGA Development Kit Intel	This kit provides a complete design environment including all hardware and software needed to take advantage of the performance and capabilities of the Intel Stratix 10 GX FPGA. This kit can be used to develop and test PCI Express 3.0 designs, memory subsystem consisting of DDR4, DDR3, QDR IV, and RLDRAM III memories, and develop modular and scalable designs using FPGA mezzanine card (FMC) connectors.		
Intel Stratix 10 GX Transceiver Signal Integrity Development Kit Intel	This kit provides a complete design environment including all hardware and software needed to take advantage of the performance and capabilities of the Intel Stratix 10 GX FPGA. This kit can be used to evaluate transceiver channel performance, generate and verify pseudo-random binary sequence (PRBS), and dynamically change the channel's differential output voltage (VoD), pre-emphasis, and equalization settings.		
Intel Stratix 10 SX SoC Development Kit Intel	The kit offers a quick and simple approach for developing custom Arm processor-based SoC designs. It offers memory options, such as HiLo DDR4 and DDR4 SODIMM. There are also two FMC+ low-pin-count connectors and two quad small form factor pluggable (QSFP) connectors for transceiver channel performance. More notably, the kit offers two HPS peripheral daughtercards to expand the capabilities.		
Intel Stratix 10 MX FPGA Development Kit Intel	This kit can be used to test and develop designs using the Intel Stratix 10 MX FPGA, which features High-Bandwidth Memory (HBM). PCIe 3.0 designs can be developed as the board contains a PCIe end point connector and a PCIe root port connector. The board also contains a DIMM socket and HiLO connector for expanded memory capability.		
S10VG4 BittWare Inc.	This PCI Express card is based on the Intel Stratix 10 FPGA and is ideal for high-density data center applications. BittWare's Viper platform offers support for large FPGA loads, up to 32 GB of DDR4 SDRAI 4x100 Gbps Ethernet. The card is enabled for high-speed networking with four front panel QSFP+ cage supporting 40/100GbE or four 10/25GbE channels. Serial expansion is available through two UltraPort connectors. A 1GbE interface, a pulse-per-second (PPS) input, and a USB interface are available for deb support. The board's flexible memory configuration includes four DIMM sites that support DDR4 SDRAI QDR.		
Nallatech 520 Nallatech	6,6,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7		

83

PRODUCT AND VENDOR NAM	1E
------------------------	----

DESCRIPTION

INTEL ARRIA 10 FPGA KITS

Intel Arria 10 FPGA Development Kit Intel

This kit provides a complete design environment including hardware and software for prototyping and testing high-speed serial interfaces to an Intel Arria 10 GX FPGA. This kit includes the PCI Express x8 form factor, two FMC connectors for expandability, Ethernet, USB, and SDIs. The board includes one HiLo connector for plugging in DRAM and SRAM daughtercards. Supported daughtercard formats include DDR4 x72 SDRAM, DDR3 x72 SDRAM, RLDRAM 3 x36, and QDR IV x36 SRAM. The board includes SMA connectors for transceiver output, clock output, and clock input. Several programmable oscillators are available and other user interfaces include user push buttons, dual in-line package (DIP) switches, bi-color user LEDs, an LCD display, power, and temperature measurement circuitry. This development kit comes with a one-year license for the Intel Quartus Prime design software.

Intel Arria 10 FPGA Signal Integrity Kit **Intel** This kit enables a thorough evaluation of transceiver signal integrity and device interoperability. Features include six full-duplex transceiver channels with 2.4 mm SMA connectors, four full-duplex transceiver channels to Amphenol Xcede+ backplane connector, four full-duplex transceiver channels to C form factor pluggable (CFP2) optical interface, four full-duplex transceiver channel to QSFP+ optical interface, one transceiver channel to SFP+ optical interface, and ten full-duplex transceiver channels to Samtec BullsEye high-density connector. This board also includes several programmable clock oscillators, user pushbuttons, DIP switches, user LEDs, a 7-segment LCD display, power and temperature measurement circuitry, Ethernet, an embedded Intel FPGA Download Cable II, and JTAG interfaces. This development kit comes with a one-year license for the Intel Quartus Prime design software.

Intel Arria 10 SoC Development Kit Intel

This kit offers a quick and simple approach for developing custom Arm processor-based SoC designs. The Intel Arria 10 SoCs offers full software compatibility with previous generation SoCs, a broad ecosystem of Arm software and tools, and an enhanced FPGA and DSP hardware design flow. This kit includes an Intel Arria 10 10AS066N3F40I2SG SoC, PCI Express Gen3 protocol support, a dual FMC expansion headers, two 10/100/1000 SGMII Ethernet ports, one 10/100/1000 RGMII Ethernet port, two 10GbE small form factor pluggable (SFP) cages, two 1GB DDR4 HPS HiLo memory card, DDR4 SDRAM, NAND, quad SPI, SD/MICRO boot flash cards, character LCD, display port, and SDI port.

Attila Instant-Development Kit Intel Arria 10 FPGA FMC IDK REFLEX This kit provides out-of-the-box experience, combining compact hardware platform and an efficient intuitive software environment. This kit is designed for high-performance serial transceiver applications using Intel Arria 10 GX 1150 KLEs. Hardware, software design tools, IP, and pre-verified reference designs included. Its unique installation and GUI allows an immediate start, and its reference designs enable fast turn-around designs, shortening and securing the developments.

Alaric Instant-Development Kit Intel Arria 10 SoC FMC IDK REFLEX This kit provides out-of-the-box experience, combining compact hardware platform and an efficient intuitive software environment. This kit is designed for high-performance serial transceiver applications using an Intel Arria 10 SoC with 660 KLEs and an Arm dual-core Cortex-A9 MPCore. Its unique installation and GUI allows an immediate start, and its reference designs enable fast turn-around designs, shortening and securing the developments.

Nallatech 510T Nallatech Nallatech 510T is an FPGA co-processor that is designed to deliver ultimate performance per watt for compute-intensive data center applications. The 510T is a GPU-sized 16-lane PCI Express Gen3 card featuring two of Intel's new floating-point enabled Intel Arria 10 FPGAs delivering up to 16 times the performance of the previous generation. Applications can achieve a total sustained performance of up to 3 TFLOPS.

INTEL CYCLONE 10 FPGA KITS

Intel Cyclone 10 LP Evaluation Kit Intel

This kit provides an easy-to-use platform for evaluating Intel Cyclone 10 LP FPGA technology and Intel Enpirion regulators. This evaluation board enables you to develop designs for Intel Cyclone 10 LP FPGAs via Arduino UNO R3 shields, Digilent Pmod Compatible cards, GPIOs, or Ethernet connector. This kit also measures key Intel Cyclone 10 LP FPGA power supplies and reuse the kit's PCB schematic as a model for your design.

Intel Cyclone 10 GX FPGA Development Kit Intel This kit is an ideal starting point for developing applications, such as embedded vision, factory automation, and surveillance. With this development kit, you can develop Intel Cyclone 10 GX FPGA-based designs with expansion through PCIe Gen2, USB 3.1, SFP+, and RJ-45.

PRODUCT AND VENDOR NAME	DOR NAME DESCRIPTION			
INTEL MAX 10 FPGA KITS				
Intel MAX 10 FPGA Nios II Embedded Evaluation Kit (NEEK) Terasic	This kit is a full featured embedded evaluation kit based on the Intel MAX 10 device family. The kit delivers an integrated platform that includes hardware, design tools, IP, and reference designs for developing a wide range of applications. This kit allows developers to rapidly customize their processor and IP to suit their specific needs, rather than constraining their software around the fixed feature set of the processor. The kit features a capacitive LCD multimedia color touch panel, which natively supports multi-touch gestures. An eight megapixed digital image sensor, ambient light sensor, and three-axis accelerometer make up this rich feature set, along with a variety of interfaces connecting the kit to the outside for Internet of Things (IoT) applications across markets.			
Intel MAX 10 FPGA Development Kit Intel	This kit offers a comprehensive general-purpose development platform for many markets and applications such as industrial and automotive. This fully featured development kit includes a 10M50DAF484C6G device DDR3 memory, 2X 1 GbE, high-speed mezzanine card (HSMC) connector, quad serial peripheral interface, 16 bit digital-to-analog converter (DAC), flash memory, and 2X Digilent Pmod* Compatible headers.			
Intel MAX 10 FPGA Evaluation Kit Intel	The 10M08 evaluation board provides a cost-effective entry point to Intel MAX 10 FPGA design. The card comes complete with an Arduino header socket, which lets you connect a wide variety of daughtercards. Oth features include an Intel MAX 10 10M08SAE144C8G device, Arduino shield expansion, access to 80 I/O through-holes, and a prototyping area.			
DECA Intel MAX 10 FPGA Evaluation Kit Arrow	DECA is a full-featured evaluation kit featuring a 10M50DAF484C6G device. The kit includes a BeagleBone-compatible header for further I/O expansion, a variety of sensors (gesture/humidity/ temperature/CMOS), MIPI CSI-2 camera interface, LEDs, pushbuttons, and an on-board Intel FPGA Download Cable II.			
Mpression Odyssey Intel MAX 10 FPGA IoT Evaluation Kit Macnica	The Macnica Intel MAX 10 FPGA evaluation kit connects and controls your FPGA design via Bluetooth using th Mpression Odyssey Smartphone application. This kit also includes a10M08U169C8G device, SDRAM, Arduino shield expansion capability, and Bluetooth SMART connectivity module.			
STRATIX V FPGA KITS				
Stratix V Advanced Systems Development Kit Intel	This kit is a complete systems design environment that includes both the hardware and software needed to begin architecture development and system design using Stratix V FPGAs. The PCI Express-based form factor utilizes a x16 edge connector, and includes high memory bandwidth to DDR3, QDR II+, and serial memory. Multiple high-speed protocols are accessible through FMC and HSMC connections. A one year license for the Intel Quartus Prime design software is available with this kit.			
Stratix V GX FPGA Development Kit Intel	This kit provides a full-featured hardware development platform for prototyping and testing high-speed serial interfaces to a Stratix V GX FPGA. This kit includes the PCI Express x8 form factor, two HSMC connectors for expandability, and Ethernet, USB, and SDI interfaces. Memory includes one x72 DDR3 SDRAM, one RLDRAM II x18 QDR II+ SRAM, and flash memory. This kit also includes two SMA connectors for a differential transceiver output. Several programmable oscillators are available and other user interfaces include three user pushbuttons, one 8-position DIP switch, 16 user LEDs, an LCD display, and power and temperature measurement circuitry.			
Transceiver Signal Integrity Development Kit, Stratix V GX Edition Intel	This kit enables a thorough evaluation of transceiver signal integrity and device interoperability. Features include seven full-duplex transceiver channels with SMA connectors, two 14G backplane connectors (from Amphenol and Molex), four programmable clock oscillators, four user pushbuttons, one 8-position DIP switch, eight user LEDs, a 7-segment LCD display, power and temperature measurement circuitry, and Ethernet, an embedded Intel FPGA Download Cable, and JTAG interfaces.			
Transceiver Signal Integrity Development Kit, Stratix V GT Edition Intel	The Stratix V GT Transceiver Signal Integrity Development Kit provides a platform for electrical compliance testing and interoperability analysis. The accessibility to multiple channels allows for real-world analysis as implemented in the system with transceiver channels available through SMA and popular backplane connectors. This development kit can be used for evaluation of transceiver link performance up to 25.7 Gb generation and checking pseudo-random binary sequence (PRBS) patterns via an easy-to-use GUI that do not require the Intel Quartus Prime software, access advanced equalization to fine-tune link settings for op bit error ratio (BER), jitter analysis, and verifying physical media attachment (PMA) interoperability with Stra GT FPGAs for targeted protocols, such as CEI-25/28G, CEI-11G, PCI Express Gen 3.0, 10GBASE-KR, 10 Giga Ethernet, XAUI, CEI-6G, Serial RapidIO, HD-SDI, and others. You can use the built-in high speed backplane connectors to evaluate custom backplane performance and evaluate link BER.			
100G Development Kit, Stratix V GX Edition Intel	This kit enables a thorough evaluation of 100G designs. It supports 10G/40G line interfaces through optical modules, and applications requiring external memory interfaces through one x18 QDR II and six x32 DDR3 memory banks. With this kit, you can evaluate transceiver performance up to 12.5 Gbps, and verify PMA compliance to standards, such as 10G/40G/100G Ethernet, Interlaken, CEI-6G/11G, Serial RapidIO, PCI Express (Gen1, Gen2, and Gen3), and other major standards. This kit can also validate interoperability between optical modules, such as SFP, SFP+, QSFP, and CFP.			

86

PRODU			

DESCRIPTION

STRATIX V FPGA KITS (CONTINUED)

DSP Development Kit, Stratix V Edition Intel The DSP Development Kit, Stratix V Edition provides a complete design environment that includes all the hardware and software you need to begin developing DSP intensive FPGA designs immediately. The development kit is RoHS-compliant. You can use this development kit to develop and test PCI Express designs at data rates up to Gen3, develop and test memory subsystems for DDR3 SDRAM or QDR II SRAM memories, and use the HSMC connectors to interface to one of over 35 different HSMCs provided by Intel partners, supporting protocols such as Serial RapidlO, 10 Gbps Ethernet, SONET, CPRI, OBSAI, and others.

S5-6U-VPX (S56X) BittWare This rugged 6U VPX card is based on the Stratix V GX or GS FPGAs. When combined with BittWare's Anemone FPGA coprocessor, the Arm Cortex-A8 control processor, and the ATLANTIS FrameWork FPGA development kit, it creates a flexible and efficient solution for high-performance signal processing and data acquisition. The board provides a configurable 48-port multi-gigabit transceiver interface supporting a variety of protocols, including Serial RapidlO, PCI Express, and 10GbE. Additional I/O interfaces include Ethernet, RS-232, JTAG, and LVDS. The board features up to 8 GB of DDR3 SDRAM as well as flash memory for booting the FPGAs. Two VITA 57-compliant FMC sites provide additional flexibility for enhancing the board's I/O and processing capabilities.

S5-PCI Express-HQ (S5PH-Q) BittWare

This half-length PCI Express x8 card is based on the Stratix V GX or GS FPGA and is a versatile and efficient solution for high-performance network processing, signal processing, and data acquisition. Combining it with BittWare's Anemone coprocessor and ATLANTIS FrameWork enhances productivity and portability, and allows even greater processing efficiency. Over 16 GB of onboard memory includes DDR3 SDRAM and QDR II/II+ SRAM. Two front-panel QSFP+ cages provide additional flexibility for serial I/O, allowing two 40GbE interfaces (or eight 10GbE), direct to the FPGA for reduced latency, making it ideal for high-frequency trading and networking applications.

S5-PCI Express (S5PE) BittWare

This PCI Express x8 card is based on the Stratix V GX or GS FPGA and is designed for high-performance network processing, signal processing, and data acquisition. Combining it with BittWare's Anemone coprocessor and ATLANTIS FrameWork enhances productivity and portability and allows even greater processing efficiency. The board provides up to 32 GB of DDR3 SDRAM with optional ECC. An optional VITA 57 FMC site provides additional flexibility for enhancing the board's I/O and processing capabilities, making it ideal for analog I/O and processing. The board also has the option of two front-panel QSFP+ cages for serial I/O, which support 10G per lane direct to the FPGA for reduced latency, making it ideal forhigh-frequency trading and networking applications. It is also available with A/D and D/A conversion options.

ProcHILs **GiDel** This kit is based on the Stratix V and Stratix IV FPGA. This development kit provides a state-of-the-art Hardware in the Loop acceleration tool for running Simulink designs on Intel FPGAs. ProcHILs can automatically translate Simulink designs built using DSP Builder for Intel FPGAs into FPGA code and run this code under Simulink. The generated code is compatible with the Proc board installed on the target PC and has the synchronization code needed to communicate with Simulink via PCI Express.

ProceV **GiDel** The ProceV* system is based on the Stratix V FPGA. The ProceV system provides massive capacity of up to 952K LEs and high memory and I/O performance. In addition to 8-lane PCI Express Gen3, twenty six 12.5/14.1 Gbps transceivers provide external I/Os of up to 366 Gbps (full duplex). The combination of high-speed direct communication to the FPGA via PCI Express, CXP, SFP+, and general purpose high-speed transceivers makes the ProceV system ideal for low-latency, high-performance networking and HPC applications. Powerful memory scheme composed of embedded memory with 8 TBps throughput, 16 GB ECC DDR III, and optional 288 Mb DDR II SRAM enables high-bandwidth computation and networking, and unique flexibility to achieve diverse algorithm architectures. Using an external clock, a Gidel or user dedicated add-on daughter boards, the FPGA device can directly interface with standard protocols such as HDMI, SDI, and Camera Link as well as with user's propriety I/O systems. Eight-lane PCI Express Gen3 interface allows for strong co-processing between a standard PC operating system and an FPGA-based accelerator.

ProcFG **GiDel** This kit is based on the Stratix V GX and Stratix IV E FPGA. It is used for development of vision algorithms, machine vision, and medical imaging applications. ProcFG combines high-speed acquisition and powerful FPGA processing with selective on-the-fly region of interest (ROI) offloading for convenient processing on standard PCs. The ProcFG captures all incoming image data or dynamically targets and extracts ROIs based on real-time FPGA analysis of the incoming data, and supports acquisition from both line and area scan cameras.

PRODUCT AND VENDOR NAME	DESCRIPTION		
ARRIA V FPGA AND SoC KITS			
Arria V GX Starter Kit, Arria V GX Edition Intel	This kit provides a low-cost platform for developing transceiver I/O-based Arria V GX FPGA designs. This kit includes the PCI Express x8 form factor, one HSMC connector, a 32 bit DDR3 SDRAM device, one-channel high-speed transceiver input and output connected to SMAs, HDMI output, SDI input and output, 16x2 LCD display, and flash memory.		
Arria V SoC Development Kit and SoC Embedded Design Suite Intel	The Arria V SoC Development Kit offers a quick and simple approach to develop custom Arm processor-based SoC designs. Intel's midrange, transceiver-based Arria V FPGA fabric provides the highest bandwidth with the lowest total power for midrange applications such as remote radio units, 10G/40G line cards, medical imaging, broadcast studio equipment, and the acceleration of image- and video-processing applications. This development kit includes the SoC Embedded Design Suite software development tools. The development board has PCI Express Gen2 x4 lanes (endpoint or rootport), two FMC expansion headers, dual Ethernet PHYs, and various DRAM and flash memories.		
CYCLONE V FPGA AND SoC KITS			
Cyclone V E FPGA Development Kits Intel	The Cyclone V E Development Kit offers a comprehensive general-purpose development platform for many markets and applications, including industrial, networking, military, and medical applications. The kit features an Intel Cyclone V device and a multitude of onboard resources including multiple banks of DDR3 and LPDDI memory, LCD character display, LEDs, user switches, USB, and RJ-45 connectors. The Cyclone V E FPGA Development Kit gives industrial equipment designers greater flexibility in implementing real-time Ethernet communications with industrial Ethernet IP cores.		
Cyclone V GT FPGA Development Kit Intel	This kit can be used to prototype Cyclone V GT FPGA or Cyclone V GX FPGA applications. It offers a quick and simple way to develop low-cost and low-power system-level designs and achieve rapid results. This kit suppor a myriad of functionalities, such as FPGA prototyping, FPGA power measurement, transceiver I/O performance to 5 Gbps, PCI Express Gen2 x4 (at 5 Gbps per lane), endpoint or rootport support.		
Cyclone V SoC Development Kit Intel	The Cyclone V SoC Development Kit offers a quick and simple approach to develop custom Arm processor-based SoC designs accompanied by Intel's low-power, low-cost Cyclone V FPGA fabric. This kit supports a w range of functions, such as processor and FPGA prototyping and power measurement, industrial networking protocols, motor control applications, acceleration of image- and video-processing applications, PCI Expres lane with ~1,000 MBps transfer rate (endpoint or rootport).		
Cyclone V GX Starter Kit Terasic Technologies	The Cyclone V GX Starter Kit offers a robust hardware design platform based on Cyclone V GX FPGA. This kit is optimized for the lowest cost and power requirement for transceiver applications with industry-leading programmable logic for ultimate design flexibility. The Cyclone V Starter Kit development board includes hardware, such as Arduino Header, on-board Intel FPGA Download Cable circuit, audio and video capabilities, and an on-board HSMC connector with high-speed transceivers that allows for an even greater array of hardware setups.		
DEO-Nano-SoC Kit Terasic Technologies	The DEO-Nano-SoC Kit combines a robust, Cyclone V SoC-based development board and interative reference designs into a powerful development platform. This low-cost kit is an interactive, web-based guided tour that lets you quickly learn the basics of SoC development and provides an excellent platform on which to develop your own design. The board includes a Gigabit Ethernet port, USB 2.0 OTG port, SD card flash, 1 GB DDR3 SDRAM, an Arduino header, two 40-pin expansion headers, on-board Intel FPGA Download Cable circuit, 8-channel A/D converter, accelerometer, and much more.		
MAX V CPLD KITS			
MAX V CPLD Development Kit Intel	This low-cost platform will help you quickly begin developing low-cost, low-power CPLD designs. Use this kit as a stand-alone board or combined with a wide variety of daughtercards that are available from third parties. With this platform, you can develop designs for the 5M570Z CPLD and build upon example designs provided.		
STRATIX IV FPGA KITS			
Stratix IV E FPGA Development Kit Intel	This kit allows rapid and early development of designs for high-performance Stratix IV FPGAs. The development of provides general I/Os that connect to onboard switches and indicators, and to the included two-line L and 128 x 64 graphics display. The board also has non-volatile and volatile memories (64 MB flash, 4 MB psc SRAM, 36 Mb QDR II SRAM, 128 MB DDR2 DIMM, and 16 MB DDR2 device), HSMC, and 10/100/1000 Ethern interfaces. The kit is delivered with the Intel Quartus Prime software and all of the cables that are required to the board straight out of the box.		
100G Development Kit, Stratix IV GT Edition Intel	This kit enables a thorough evaluation of 100G designs. It supports 10G/40G line interfaces through optical modules, and applications requiring external memory interfaces through four x18 QDR II and four x32 DDR3 memory banks. With this kit, you can evaluate transceiver performance up to 11.3 Gbps, verify PMA compliance to standards, such as 10G/40G/100G Ethernet, Interlaken, CEI-6G/11G, Serial RapidIO, PCI Express (Gen1, Gen2, and Gen3), and other major standards. This kit can also validate interoperability between optical modules, such as SFP, SFP+, QSFP, and CFP.		

PRODUCT AND VENDOR NAME	DESCRIPTION
CYCLONE IV FPGA KITS	
Cyclone IV GX FPGA Development Kit Intel	This kit provides a comprehensive design environment that allows you to quickly develop low-cost and low-power FPGA system-level designs. This kit includes the PCI Express short card form factor, two HSMC connectors, and a 10/100/1000 Mbps Ethernet interface. Onboard memory includes 128 MB DDR2 SDRAM, 64 MB flash, and 4 MB SSRAM. This kit also includes SMA connectors, and 50 MHz, 100 MHz, and 125 MHz clock oscillators, as well as user interfaces including pushbuttons, LEDs, and a 7-segment LCD display.
Cyclone IV GX Transceiver Starter Kit Intel	This kit provides a low-cost platform for developing transceiver I/O-based FPGA designs. It includes the complete hardware and software you need to develop your FPGA design for cost-sensitive applications. You can measure the FPGA's power consumption, test the signal quality of the FPGA transceiver I/Os (up to 2.5 Gbps), and develop and test PCI Express Gen1 designs.
DEO-Nano Development Board Terasic Technologies	The DEO-Nano Development Board is a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs. This kit allows you to extend designs beyond the DEO-Nano board with two external general-purpose I/O (GPIO) headers and allows you to handle larger data storage and frame buffering with on-board memory devices including SDRAM and EEPROM. This kit is lightweight, reconfigurable, and suitable for mobile designs without excessive hardware. This kit provides enhanced user peripheral with LEDs and push buttons and three power scheme options including a USB Mini-AB port, 2-pin external power header, and two DC 5-V pins.
Industrial Networking Kit Terasic Technologies	The Industrial Networking Kit (INK) offers a comprehensive development platform for industrial automation and applications. The kit consists of the DE2-115 board featuring the Cyclone IV device and dual 10/100/1000-Mbps Ethernet, 128 MB SDRAM, 8 MB flash memory, 2 MB SRAM, HSMC and GPIO connectors, USB 2.0, an SD card slot, switches and buttons, LEDs, 16x2 display, audio and video, and VGA-out. The kit also includes an Industrial Communications Board (ICB-HSMC) that supports RS-485, RS-232, CAN, and additional I/O expansion.
DE2-115 Development and Education Board Terasic Technologies	This board is part of the DE2 educational development board series and features the Cyclone IV E EP4CE115 FPGA. The DE2-115 offers an optimal balance of low cost, low power, and a rich supply of logic, memory and DSP capabilities, as well as interfaces to support mainstream protocols including GbE. A HSMC connector is provided to support additional functionality and connectivity via HSMC daughtercards and cables.
MAX II CPLD Kits	
MAX II/MAX IIZ Development Kit System Level Solutions	This board provides a hardware platform for designing and developing simple and low-end systems based on MAX II or MAX IIZ devices. The board features a MAX II or MAX IIZ EPM240T100Cx or EPM240ZM100Cx device with 240 LEs and 8,192 bits of user flash memory (UFM). The board also supports vertical migration into EPM570T100Cx devices with 570 LEs and 8,192 bits of UFM.
MAX II Micro Terasic Technologies	This kit, equipped with the largest MAX II CPLD and an onboard Intel FPGA Download Cable, functions as a development and education board for CPLD designs. It includes reference designs (LCD controller, PCI, USB, and slot machine), demo designs, software, cables, and all the accessories needed to ensure fast and easy use of the MAX II CPLD.

SOC SYSTEM ON MODULES

www.intel.com/fpgasoms

System on modules (SoMs) provide a compact, pre-configured memory and software solution perfect for prototyping, proof-of-concept, and initial system production. SoMs enable you to focus on your IP, algorithms, and human/mechanical interfaces rather than the fundamentals of the SoC and electrical system and software bring-up. In some cases, SoMs can also make sense for full system production.

The following Intel SoC-based SoMs are available now from Intel FPGA DSN partners:

PARTNER	SOM	INTEL DEVICE	MAIN MEMORY ¹	MODULE IMAGE
Aries Embedded	MX10	Intel MAX 10 FPGA	512 MB DDR3 SDRAM	Intel MAX 10
Alorium Technology	Snō	Intel MAX 10 FPGA	2 KB Data SRAM, 32 KB Program	Intel MAX 10 Sno
Critical Link	MitySOM-5CSX	Cyclone V SoC	Up to 2 GB DDR3 with ECC	Cyclone V
DENX Computer Systems	MCV	Cyclone V SoC	1 GB DDR3 SDRAM	Cyclone V
Dream Chip	Intel Arria 10 System on Module	Intel Arria 10 SoC	6 GB DDR4 SDRAM with ECC	Intel Arria 10
Enclustra	Mercury SA Mercury+ SA2	Cyclone V SoC	Up to 2 GB DDR3L SDRAM	Cyclone V
Enclustra	Mercury+ AA1	Intel Arria 10 SoC	8 GB DDR4 SDRAM with ECC	Intel 10

Notes

^{1.} Processor main memory only. Additional FPGA, flash memory, eMMC, microSD, SD/MMC, and EEPROM memory may be provided but is not shown in this table. Consult SoM vendor specifications for complete memory details.

PARTNER	SOM	INTEL DEVICE	MAIN MEMORY ¹	MODULE IMAGE
Enterpoint	Larg 2	Cyclone V SoC	512 M Byte DDR3 SDRAM	LARGS Cyclone V
EXOR International	uS02 microSOM*	Cyclone V SoC	1 GB DDR3 SDRAM	Cyclone
iWave Systems	Qseven Module	Cyclone V SoC	512 MB DDR3 SDRAM with ECC	Cystoner
iWave Systems	iW-Rainbow-G24M	Intel Arria 10 SoC	1 GB DDR4 SDRAM, Others upon request.	Intest Arria 10
Macnica	Borax SoM	Cyclone V SoC	1 GB DDR3 SDRAM ¹	Cyclone V
REFLEX	Achilles	Intel Arria 10 SoC	8 GB DDR4 SDRAM	Intel Arria 10
NovTech	NOVSOM CV NOVSOM CVlite	Cyclone V SoC	Up to 2 GB DDR3 SDRAM with ECC	Cyclone V Cyclone V Res 122 Aug 2016 1 120 Aug 20

Notes:

 $For more information about Intel SoC \ system \ on \ modules, visit \ www.intel.com/fpgasoms.$

^{1.} Processor main memory only. Additional FPGA, flash memory, eMMC, microSD, SD/MMC, and EEPROM memory may be provided but is not shown in this table. Consult SoM vendor specifications for complete memory details.

SINGLE-BOARD COMPUTER

While a SoM must be plugged into a carrier board to access the I/Os, single-board computers (SBC) integrate I/O connectors along with the processor and memory. The SBC offering supports a variety of embedded operating systems and provides an integrated FPGA SoC hardware and software solution that accelerates time to market for production OEM and maker markets.

The following Intel SoC-based SBC is available now from Intel FPGA DSN partners:

PARTNER	SBC	INTEL DEVICES	MAIN MEMORY	MODULE IMAGE
Embedded Planet	EP5CSXxS Single-board computer	Cyclone V SoC	Up to 1 GB DDR3 SDRAM	ZAOA. WILLIAM MANAGEMENT AND MANAGE


DESIGN STORE


fpgacloud.intel.com/devstore/

The Design Store contains Intel and partner FPGA design examples to assist you in designing with Intel FPGAs and associated development tools. Design examples are cataloged by development kit, Intel Quartus software versions, and IP for easy search. These design examples showcase a wide range of interface IP, core function IP, configuration, embedded, and end applications. New content is continuously added and updated for all product families. Adjunct sites containing Intel FPGA content such as the rocketboards.org embedded Linux site are also cataloged through the Design Store.

Check out the Design Store now: fpgacloud.intel.com/devstore

View Design Examples or Development Kits





INTEL FPGA PARTNER PROGRAM

www.intel.com/fpgapartners



The Intel FPGA Partner Program brings together a broad ecosystem of global partners with a shared mission to accelerate the adoption of Intel FPGAs. The partner ecosystem is diverse; it includes solution or IP partners that build innovative FPGA solutions, and channel companies that help with scale and go-to-market. The FPGA Partner Program was developed to facilitate the relationships, tools, and training needed to ensure partner success in bringing innovative new high-performance solutions to market.

Faster Time to Market

The FPGA Partner Program provides training, certification, hardware and software development tools, and technical support to enable partners to build innovative FPGA solutions and get to market quickly.

Connecting with Other Ecosystem Partners

The FPGA Partner Program connects channel partners, systems integrators, original equipment manufacturers, and other goto-market organizations with innovative solution partners, such as independent software vendors and original development manufacturers. These collaborations help to provide a channel to market for validated and tested FPGA-based solutions.

Expanding Ecosystem Knowledge

The FPGA Partner Program enhances its partners' innovation through training and competency programs that qualify and train FPGA partners. The program leverages unique Intel tools such as the FPGA Developer Cloud which provides a cloud environment for testing and validating solutions. Through training, testing and certification, partners can bring innovations to market quickly and customers can trust that they deliver value.



Titanium members have market-ready FPGA solutions as well as a high level of Intel FPGA knowledge and experience.



Gold members offer a range of solutions across a broad set of Intel FPGA products. They also have an expansive knowledge of FPGA technology.

For more information about the program including program benefits and criteria, visit our **FPGA Partner Program** portal. If you have any questions, please contact us at **PSG.Ecosystem**. **Team@intel.com**.

FPGA PARTNER PROGRAM - MEMBERS

Accelize	HPE
Accenture	I-abra
Affirmed	IBEX Technology
Algo-Logic	InAccel
Altiostar	Leapmind
Bigstream	Levyx
CAST	Manjeera
Colfax International	Megh Computing
Corerain	Myrtle Software
CTAccel	Napatech
Dell	Netcope
Enyx	Reniac
F5 Networks	Swarm64
Falcon Computing	Vismarty
Fujitsu	Vmware
HCL	WWT
Horizon	

INTEL DESIGN SOLUTIONS NETWORK

www.intel.com/dsn



Intel's FPGA Design Solutions Network (DSN) is a global ecosystem of independent, qualified companies that offer an extensive portfolio of design services, IP, accelerator functions, and board products to help customers accelerate their time to market and lower product development risks. DSN members have expertise designing with Intel FPGA products and offer design services ranging from selecting the right devices for a new product design, to multiboard system-level designs and IP integration.

ACCELERATE PRODUCT DEVELOPMENT

- Use off-the-shelf IP, boards, commercial off-the-shelf (COTS) products, or solutions to reduce your development time
- Consult with a member to help you select the right FPGA, SoC, or Intel Enpirion devices
- Get help with new product design feasibility or complex high-performance system design

MINIMIZE PRODUCT DEVELOPMENT RISKS

You can quickly locate members who offer:

- Intel FPGA, SoC, or Enpirion engineering design services
- Custom development kits, modules, boards, COTS, or IP
- Comprehensive end-market application and Intel FPGA expertise
- Prototyping, compliance, and manufacturing support

SUPPORT FROM INTEL

- Members must meet the established criteria to maintain the DSN program membership
- Members qualify for Intel benefits to accelerate customer support



Platinum members have the highest level of Intel customer project design or IP/board/COTS product experience.



Gold members offer a wide range of Intel FPGA, application, or solution expertise across our product families.

Visit www.intel.com/dsn to search for DSN Platinum and Gold partners offering FPGA design services, IP, or boards. You can also search by end-market application, Intel FPGA, geography, or expertise.

DSN PLATINUM PARTNERS

Kondo Electronics Adeas Adaptive Micro-Ware Mantaro Networks af inventions GmbH Mercury Systems Algo-Logic Nallatech - Molex **ALSE** Northwest Logic Arrive Technologies NovTech, Inc. Bigstream Solutions, Inc. Orchid Technologies Bitec **REFLEX CES**

BittWare, Inc.

CAST Inc.

Ross Video

System Leve

Colorado Engineering Swarm64
Critical Link Tamba Ne

Design Gateway Co., Ltd.
Foresys

GiDEL IntelliProp, Inc.

Fujisoft Inc.

iWave Systems Technologies Pvt. Ltd.

Ross Video
System Level Solutions, Inc.

Tamba Networks
Tata Elxsi
Terasic

Tokyo Electron Devices

Zeuxion

TRAINING OVERVIEW

www.intel.com/fpgatraining

We offer an extensive curriculum of classes to deepen your expertise. Our classes are beneficial whether you're new to FPGA, CPLD, and SoC design, or are an advanced user wanting an update on the latest tools, tips, and tricks. Our training paths are delivered in four ways:

ONLINE AND SELF-PACED TRAINING

Generally 30 minutes long, features pre-recorded presentations and demonstrations. Online classes are free and available at any time, from any computer with Internet access with non-restrictive firewall. You can find some of these online training courses on the Intel FPGA Technical Training YouTube Channel.

INSTRUCTOR-LED VIRTUAL / ONLINE CLASSROOM

Involves live instructor-taught training supplemented with handson exercises. Taught virtually using a WebEx connection and Internet access with non-restrictive firewall. Allowing you to benefit from the interactivity with an instructor from the comfort of your home or office. Classes are taught in 4.5-hour sessions across consecutive days.

ON-SITE INSTRUCTOR-LED TRAINING

Typically lasting one or more days, involves in-person instruction with hands-on exercises usually with development boards either onsite or via remote connection through WebEx. Classes conducted from an Intel or Intel partner subject matter expert. Fees vary.

ENGINEER-TO-ENGINEER HOW-TO VIDEOS


These short how-to YouTube videos teach specific skills and help solve your issues. Refer to the Engineer-to-engineer YouTube Channel.

Learn more about our training program or sign up for classes at www.intel.com/fpgatraining. Start sharpening your competitive edge today!

To help you decide which courses might be most useful to you, we've grouped classes into specific curricula levels. Select the persona that your work most closely aligns with to view your recommended training curriculum:

- Software Developer for Host Application
- Software Developer for Acceleration Using OpenCL
- Software Developer for Acceleration using C/C++
- FPGA Designer: What's New Agilex

Training material is broken up into various levels of depth. 100 level courses focus on introduction and high-level overviews. 200 level courses cover the first level of how to do something but require a basic understanding of the topic that is covered in 100 level courses. 300 level courses go down to a much deeper technical or specific level of knowledge.





www.intel.com/fpgatraining

Instructor-Led and Virtual Classes

VIRTUAL CLASSROOM COURSES DENOTED WITH A* (ALL COURSES ARE ONE DAY IN LENGTH UNLESS OTHERWISE NOTED)

COURSE CATEGORY	GENERAL DESCRIPTION	COURSE TITLES	
Acceleration	Develop and deploy Intel FPGAs for workload	• Enabling FPGA Accelerators Using the Acceleration Stack for Intel Xeon® CPU with FPGAs	
Acceleration	optimization in data center and cloud environments.	• Intel Programmable Acceleration Card Board Diagnostics Part 1: Introduction and Diagnostic Tools	
		OpenCL on FPGAs for Parallel Software Programmers ■	
		• Introduction to OpenCL for Intel FPGAs	
High-Level Design	Accelerate algorithm performance with Open Computing Language (OpenCL) by offloading to	Optimizing OpenCL for Intel FPGAs (16 Hours) ■	
nigh-Level Design	an FPGA.	Developing a Custom OpenCL BSP	
		• Introduction to High-Level Synthesis with Intel FPGAs*	
		High-Level Synthesis Advanced Optimization Techniques	
		Introduction to VHDL	
Decian Languages	Attain the skills needed to design with Verilog HDL	Advanced VHDL Design Techniques	
Design Languages	and VHDL for programmable logic.	Introduction to Verilog HDL	
		• Advanced Verilog HDL Design Techniques	
		The Intel Quartus Prime Software: Foundation ■	
	Acquire design entry, compilation, programming, verification, and optimization skills by learning how to use both basic and advanced features of the Intel Quartus Prime software.	• The Intel Quartus Prime Software: Foundation for Xilinx* Vivado* Design Suite Users	
Intel Quartus Prime Software		• Intel Quartus Prime Software: Pro Edition Features for High-End Designs	
		The Quartus Software Debug Tools	
		• The Intel Quartus Prime Software Design Series: Timing Analysis with Timing Analyzer	
		Advanced Timing Analysis with TimeQuest ■	
		• Timing Closure with the Quartus II Software	
		Partial Reconfiguration with Intel FPGAs	
	Learn design techniques and Intel Quartus Prime software features to improve design performance.	Performance Optimization with Intel Stratix 10 FPGA Hyperflex Architecture	
Design Optimization	Note: While the focus of this course is the Intel	Advanced Optimization with Intel Stratix 10 FPGA Hyperflex	
Techniques	Stratix 10 device family, many of the techniques you will learn can be used to improve	Architecture*	
	performance in other device architectures.	• The Intel Hyperflex FPGA Optimization Workshop	
Custom Inter	Build hierarchical systems by integrating IP and	• Introduction to the Platform Designer System Integration Tool	
System Integration	custom logic.	Advanced Qsys System Integration Tool Methodologies	
		Designing with the Nies II Drossess	
Embedded System	Learn to design an Arm-based or Nios II processor system in an Intel FPGA.	Designing with the Nios II Processor Developing Software for the Nios II Processor	
Design		Developing Software for the Nios II Processor Heing Intel Soc EDCAs	
		Using Intel SoC FPGAs	
System Design	Solve DSP and video system design challenges using Intel technology.	Designing with DSP Builder for Intel FPGAs	
	Build high-speed, gigabit interfaces using	Building Interfaces with Arria 10 High-Speed Transceivers	
Connectivity Design	embedded transceivers found in leading-edge	Building Gigabit Interfaces in 28 nm Devices	
, 0	FPGA families.	Creating PCI Express Links Using FPGAs	

Online Training

FREE ONLINE TRAINING COURSES (COURSES ARE APPROXIMATELY 30 MINUTES LONG)

COURSE CATEGORY	COURSE TITLES	LANGUAGES
	Read Me First!	English, Chinese, and Japanese
	Basics of Programmable Logic: FPGA Architecture	English, Chinese, and Japanese
	Basics of Programmable Logic: History of Digital Logic Design	English, Chinese, and Japanese
Catting Started	How to Begin a Simple FPGA Design	English, Chinese, and Japanese
Getting Started	Become an FPGA Designer in 4 Hours	English only
	FPGA Business Fundamentals	English and Japanese
	What's New in 19.1	English only
	What's New in Intel FPGA SDK for OpenCL and Intel HLS Compiler v19.1	English only
	Introduction to the Acceleration Stack for Intel Xeon CPU with FPGA	English, Chinese, and Japanese
	Introduction to Intel FPGAs for Software Developers	English only
	Programmers' Introduction to the Intel FPGA Deep Learning Acceleration Suite	English and Japanese
	Performance Tuning Architectures with the Intel FPGA Deep Learning Acceleration Suite	English only
	OpenCL Development with the Acceleration Stack for Intel Xeon CPU with FPGA	English and Chinese
A 1	Building RTL Workloads for the Acceleration Stack for Intel Xeon CPU with FPGAs	English and Chinese
Acceleration	Application Development on the Acceleration	English and Chinese
	Introduction to Apache Hadoop*	English only
	Introduction to Apache Spark*	English only
	Introduction to Kafka*	English only
	Introduction to High Performance Computing (HPC)	English and Japanese
	Intel Programmable Acceleration Card (PAC) Getting Started	English only
	Getting Started with the Intel Distribution of OpenVINO™ toolkit with FPGAs	English only
	Introduction to Deep Learning	English only
Deep Learning	Programmers' Introduction to the Intel FPGA Deep Learning Acceleration Suite	English, Japanese and Chinese
	Deploying Intel FPGAs for Deep Learning Inferencing with OpenVINO Toolkit	English only
	Introduction to Parallel Computing with OpenCL on FPGAs	English, Japanese, and Chinese
	Introduction to OpenCL on FPGAs for Parallel Programmers	English and Chinese
	Writing OpenCL Programs for Intel FPGAs	English, Japanese, and Chinese
	Running OpenCL on Intel FPGAs	English, Japanese, and Chinese
	Using Channels and Pipes with OpenCL on Intel FPGAs	English only
OpenCL	OpenCL: Single-Threaded versus Multi-Threaded Kernels	English, Japanese, and Chinese
•	OpenCL Optimization Techniques: Image Processing Algorithm Example	English only
	OpenCL Optimization Techniques: Secure Hash Algorithm Example	English only
	Memory Optimization for OpenCL on Intel FPGAs	English only
	OpenCL Coding Optimizations for Intel Stratix 10 Devices	English only
	Building Custom Platforms for Intel FPGA SDK for OpenCL: BSP Basics	English only
	Introduction to High-Level Synthesis (Part 1 of 7)	English and Japanese
	HLS Interfaces (Part 2 of 7)	English only
	HLS Loop Optimizations (Part 3 of 7)	English only
	HLS Data Types (Part 4 of 7)	English only
High-Level Synthesis	HLS Local Memory Optimizations (Part 5 of 7)	English only
	HLS Performance Optimization (Part 6 of 7)	English only
	HLS Optimization Example: Matrix Decomposition (Part 7 of 7)	English only
	HLS Coding Optimizations for Intel Stratix 10 Devices	English only
	VHDL Basics	English, Chinese, and Japanese
	Verilog HDL Basics	English, Chinese, and Japanese
Design Languages	SystemVerilog with the Quartus II Software	English, Chinese, and Japanese
	Best HDL Design Practices for Timing Closure	English, Chinese, and Japanese

COURSE CATEGORY	COURSE TITLES	LANGUAGES
	Using the Intel Quartus Prime Standard Edition Software: An Introduction	English only
	The Quartus Prime Software: Foundation (Pro Edition)	English and Chinese
	The Quartus Prime Software: Foundation (Standard Edition)	English, Chinese, and Japanese
	Migrating to the Intel Quartus Prime Pro Edition Software	English and Japanese
	Using the Intel Quartus Prime Pro Edition Synthesis Engine	English and Japanese
	Incremental Optimization with the Intel Quartus Prime Pro Edition Software	English and Japanese
	Introduction to Incremental Compilation in the Intel Quartus Prime Standard Edition Software	English, Chinese, and Japanese
	Incremental Block-Based Compilation in the Intel Quartus Prime Pro Software: Design Partitioning	English only
Software Overview and Design Entry	Incremental Block-Based Compilation in the Intel Quartus Prime Pro Software: Introduction	English only
	Incremental Block-Based Compilation in the Intel Quartus Prime Pro Software: Timing Closure & Tips	English only
	Design Block Reuse in the Intel Quartus Prime Pro Software	English only
	Fast & Easy I/O System Design with Interface Planner	English, Chinese, and Japanese
	SERDES Channel Simulation with IBIS-AMI Models	English and Japanese
	Partial Reconfiguration for Intel FPGA Devices: Introduction & Project Assignments	English only
	Partial Reconfiguration for Intel FPGA Devices: Design Guidelines & Host Requirements	English only
	Partial Reconfiguration for Intel FPGA Devices: PR Host IP & Implementations	English only
	Partial Reconfiguration for Intel FPGA Devices: Output Files & Demonstration	English only
	Partial Reconfiguration for 28 nm Devices	English and Chinese
	Signal Tap Logic Analyzer: Introduction & Getting Started	English, Chinese, and Japanese
	SignalTap II Logic Analyzer: Triggering Options, Compilation, & Device Programming	English only
	SignalTap II Logic Analyzer: Data Acquisition & Additional Features	English only
	SignalTap Logic Analyzer: Basic Configuration & Trigger Conditions	English only
	Using Intel Quartus Prime Pro Software: Chip Planner	English and Japanese
	Debugging and Communicating with an FPGA Using the Virtual JTAG Megafunction	English only
	System Console	English and Chinese
Verification	Debugging JTAG Chain Integrity	English only
and Debugging	Power Analysis & Optimization for Intel Arria 10 & Stratix 10 Devices: Intro & Early Power Estimator	English only
	Power Analysis & Optimization for Intel Arria 10 & Stratix 10 Devices: Power Analyzer	English only
	Power Analysis & Optimization for Intel Arria 10 & Stratix 10 Devices: Optimization	English only
	Power Analysis & Optimization for Intel Arria 10 & Stratix 10 Devices: SmartVoltage ID	English only
	Power Analysis	English and Chinese
	Power Optimization	English only
	Timing Analyzer: Introduction to Timing Analysis	English, Chinese, and Japanese
	Timing Analyzer: Required SDC Constraints	English and Chinese
	Timing Analyzer: Intel Quartus Prime Integration & Reporting	English and Chinese
	Timing Analyzer: Timing Analyzer GUI	English and Chinese
	Using Design Space Explorer	English and Japanese
	Timing Closure Using TimeQuest Custom Reporting	English only
Timing Analysis	Design Evaluation for Timing Closure	English and Chinese
and Closure	Good High-Speed Design Practices	English only
	Clock Domain Crossing Considerations	English only
	Constraining Source Synchronous Interfaces	English and Chinese
	Constraining Double Data Rate Source Synchronous Interfaces	English, Chinese, and Japanese
	Stratix 10 Hyperflex FPGA Architecture Overview	English, Chinese, and Japanese
	Intel Quartus Prime Software Hyper-Aware Design Flow	English, Chinese, and Japanese

Using Fast Forward Compile for the Intel Hyperflex FPGA Architecture	English, Chinese, and Japanese
Introduction to Hyper-Retiming	English, Chinese, and Japanese
Eliminating Barriers to Hyper-Retiming	English, Chinese, and Japanese
Introduction to Hyper-Pipelining	English and Japanese
Introduction to Hyper-Optimization	English, Chinese, and Japanese
Intel Hyperflex FPGA Architecture Design: Analyzing Critical Chains	English only
Intel Stratix 10 FPGA Optimization: Loop Analysis and Solutions	English only
Hyper-Optimization Techniques 2: Pre-Computation	English only
Hyper-Optimization Techniques 3: Shannon's Decomposition	English only
Creating High-Performance Designs in Intel Stratix 10 FPGAs	English only
Creating High-Performance Designs in 20 nm Intel FPGAs	English, Chinese, and Japanese
Using High Performance Memory Interfaces in Altera 28 nm and 40 nm FPGAs	English and Chinese
Introduction to Hybrid Memory Cubes with Altera FPGAs	English only
Implementing the Hybrid Memory Cube Controller IP in an Altera FPGA	English only
High Bandwidth Memory (HBM2) Interfaces in Intel Stratix 10 MX Devices: Introduction, Architecture	English only
High Bandwidth Memory (HBM2) Interfaces in Intel Stratix 10 MX Devices: HBMC Features	English only
High Bandwidth Memory (HBM2) Interfaces in Intel Stratix 10 MX Devices: Implementation	English only
Introduction to Memory Interfaces IP in Intel FPGA Devices	English, Chinese, and Japanese
Integrating Memory Interfaces IP in Intel FPGA Devices	English, Chinese, and Japanese
On-Chip Debugging of Memory Interfaces IP in Intel FPGA Devices	English, Chinese, and Japanese
Verifying Memory Interfaces IP in Intel FPGA Devices	English, Chinese, and Japanese
Low-Density Parity-Check (LDPC) Codes Intel FPGA IP for 5G Systems	English only
Configuring the Intel Stratix 10 FPGA E-Tile Hard IP for Ethernet	English and Japanese
Intel Stratix 10 FPGA E-Tile Transceiver Basics	English only
Intel Stratix 10 FPGA L- and H-Tile Transceiver Basics	English, Chinese, and Japanese
Transceiver Basics for 20 nm and 28 nm Devices	English, Chinese and Japanese
Transceiver Toolkit for 28-nm Devices	English and Chinese
	English only
Customizing Intel Stratix 10, Intel Arria 10 & Intel Cyclone 10 GX FPGA Hard IP for	English only
	English only
·	English only
	English only
	English only
·	English only
	English only
	English and Chinasa
	English and Chinese
	English only
Introduction to the TUGb Ethernet PHY Intel FPGA IP Cores	English only
Introduction to the Low Latency 10Gb Ethernet MAC Intel FPGA IP Core	English only
	Introduction to Hyper-Retiming Eliminating Barriers to Hyper-Retiming Introduction to Hyper-Optimization Intel Hyperflex FPGA Architecture Design: Analyzing Critical Chains Intel Hyperflex FPGA Optimization: Loop Analysis and Solutions Hyper-Optimization Techniques 2: Pre-Computation Hyper-Optimization Techniques 3: Shannon's Decomposition Creating High-Performance Designs in Intel Stratix 10 FPGAs Creating High-Performance Designs in Intel Stratix 10 FPGAs Using High-Performance Memory Interfaces in Altera 28 nm and 40 nm FPGAs Introduction to Hybrid Memory Cubes with Altera FPGAs Implementing the Hybrid Memory Cube Controller IP in an Altera FPGA High Bandwidth Memory (HBM2) Interfaces in Intel Stratix 10 MX Devices: Introduction, Architecture High Bandwidth Memory (HBM2) Interfaces in Intel Stratix 10 MX Devices: Implementation Introduction to Memory Interfaces IP in Intel FPGA Devices Integrating Memory Interfaces IP in Intel FPGA Devices Integrating Memory Interfaces IP in Intel FPGA Devices On-Chip Debugging of Memory Interfaces IP in Intel FPGA Devices Low-Density Parity-Check (LDPC) Codes Intel FPGA IP for 5G Systems Configuring the Intel Stratix 10 FPGA E-Tile Hard IP for Ethernet Intel Stratix 10 FPGA L- and H-Tile Transceiver Basics Transceiver Basics for 20 nm and 28 nm Devices Transceiver Toolkit for Intel Stratix 10 PFGA Transceiver PHY Layer Building an Intel Stratix 10 FPGA Transceiver PHY Layer Advanced Signal Conditioning for Stratix IV and Stratix V Receivers Introduction to the Arria 10 Hard IP for PCI Express

COURSE CATEGORY	COURSE TITLES	LANGUAGES
	Introduction to Platform Designer	English, Chinese, and Japanese
	Creating a System Design with Platform Designer: Getting Started	English, Chinese, and Japanese
	Creating a System Design with Platform Designer: Finish the System	English and Chinese
	Platform Designer in the Intel Quartus Prime Pro Edition Software	English only
	Advanced System Design Using Platform Designer: Component & System Simulation	English only
	Advanced System Design Using Platform Designer: System Optimization	English only
	Advanced System Design Using Platform Designer: System Verification with System Console	English only
	Advanced System Design Using Platform Designer: Utilizing Hierarchy	English only
	Custom IP Development Using Avalon and AXI Interfaces	English and Chinese
	DSP Builder Advanced Blockset: Getting Started	English only
System Design	DSP Builder Advanced Blockset: Interfaces and IP Libraries	English only
	DSP Builder Advanced Blockset: Using Primitives	English only
	Variable-Precision DSP Blocks in Altera 20 nm FPGAs	English only
	High-Performance Floating-Point Processing with FPGAs	English only
	Building Video Systems	English and Chinese
	Creating Reusable Design Blocks: Introduction to IP Reuse with the Intel Quartus Prime Software	English and Japanese
	Creating Reusable Design Blocks: IP Design & Implementation with the Intel Quartus Prime Software	English and Japanese
	Creating Reusable Design Blocks: IP Integration with the Intel Quartus Prime Software	English and Japanese
	Avalon Verification Suite	English and Chinese
	Low-Density Parity-Check (LDPC) Codes Intel FPGA IP for 5G Systems	English only
	Intel Stratix 10 SoC FPGA Technical Overview	English only
	Hardware Design Flow for an Arm-Based SoC	English, Chinese, and Japanese
	Software Design Flow for an Arm-Based SoC	English, Chinese, and Japanese
	Initial Design Review for Arria 10 SoC FPGA Designs	English only
	Getting Started with Linux for Altera SoCs	English and Japanese
	SoC Bare-metal Programming and Hardware Libraries	English only
	SoC Hardware Overview: Flash Controllers and Interface Protocols	English and Chinese
	SoC Hardware Overview: Interconnect and Memory	English and Chinese
	SoC Hardware Overview: System Management, Debug, and General Purpose Peripherals	English and Chinese
	SoC Hardware Overview: the Microprocessor Unit	English, Chinese and Japanese
	Profiling Intel SoC FPGAs with Arm Streamline	English only
Embedded System	Creating Second Stage Bootloader for Altera SoCs	English only
Design	Secure Boot with Arria 10 SoC FPGAs	English only
	The Nios II Processor: Booting	English only
	Designing with the Nios II Processor and Qsys - Day 1	Japanese only
	The Nios II Processor: Introduction to Developing Software	English and Japanese
	Developing Software for the Nios II Processor: Tools Overview	Chinese only
	Developing Software for the Nios II Processor: Design Flow	Chinese only
	Using the Nios II Processor	Chinese only
	Using the Nios II Processor: Custom Components and Instructions	English only
	Using the Nios II Processor: Hardware Development	English only
	Using the Nios II Processor: Software Development	English only
	Developing Software for the Nios II Processor: Nios II Software Build Tools for Eclipse	Japanese only
	2010 p. 1. 6 Color Marc 101 die 1100 in 1 Toccoson 1 1100 in 301 marc Balla 1 000 101 Eclipse	Capanese only

COURSE CATEGORY	COURSE TITLES	LANGUAGES
	Introduction to Configuring Intel FPGAs	English and Chinese
	Configuration Schemes for Intel FPGAs	English and Chinese
	Configuration for Stratix 10 Devices	English, Chinese, and Japanese
	Integrating an Analog to Digital Converter in Intel MAX 10 Devices	English only
	Introduction to Analog to Digital Conversion in Intel MAX 10 Devices	English only
	Using the ADC Toolkit in Intel MAX 10 Devices	English only
	Using the MAX 10 User Flash Memory	English only
Device-Specific Training	Using the MAX 10 User Flash Memory with the Nios II Processor	English only
Training	Using the Generic Serial Flash Interface	English only
	Remote System Upgrade in Intel MAX 10 Devices	English, Chinese, and Japanese
	Remote System Upgrade in MAX 10 Devices: Design Flow & Demonstration	Chinese and Japanese
	Mitigating Single Event Upsets in Intel Arria 10 and Intel Cyclone 10 GX Devices	English and Japanese
	SEU Mitigation in Arria 10 Devices: Hierarchy Tagging	English only
	SEU Mitigation in Intel FPGA Devices: Fault Injection	English only
	Thermal Management in Intel Stratix 10 Devices	English and Chinese
	Command-Line Scripting	English only
Scripting	Introduction to Tcl	English and Chinese
	Intel Quartus Prime Software Tcl Scripting	English, Chinese, and Japanese



† Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

© Intel Corporation. Intel, the Intel logo, the Intel Inside mark and logo, the Intel. Experience What's Inside mark and logo, Altera, Arria, Cyclone, Enpirion, Intel Atom, Intel Core, Intel Xeon, MAX, Nios, Quartus, Stratix, and Agilex are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. See Trademarks on intel.com for full list of Intel trademarks. *Other marks and brands may be claimed as the property of others.