

AN1237: Si5332 Design Guidelines for Minimizing EMI

The Skyworks Si5332 any-frequency, low-jitter, family of clock generators has broad appeal in many different products and markets, including data center, communications, broadcast video, and automotive. Available in both standard industrial (–40 °C to +85C) as well as automotive (–40 °C to +105 °C) grade options, the Si5332 can consolidate entire clock trees into a single device, saving board space, BOM cost, and minimizing quartz elements to increase system reliability.

System designers are often challenged with mitigating radiated and conducted EMI in high-speed designs in order to meet recognized EMI/EMC standards, such as CISPR 25 and FCC Part15. This application note introduces features within the Si5332 as well as novel PCB design techniques that can be used to minimize EMI.

KEY FEATURES

- Clock termination guidelines for best signal performance and minimal EMI.
- Circuit design and PCB layout techniques for minimization of EMI.
- EMI test data using suggested guidelines showing real EMI improvements.

Table of Contents

1.		•	3
2.	Clock Termination Guidelines		4
3.	General Clock Routing Guidelines for EMI Reduction		5
4.	LVCMOS-Specific Clock Routing Guidelines		6
5.	Use of Balanced Differential Clocks Plus Stripline Routing is Best EMI Reduction Solution .		7
6.	Example EMI Test Board and EMI Test Data		8
	6.1 Example EMI Test Board Clock Routing Details		9
7.	Full Independent Lab Testing—CISPR 25 Class 5 Emissions Test Results	1	10
	7.1 Radiated Emissions Test Results	. '	11
	7.2 Conducted Emissions Test Results		15
8.	Conclusion	1	16
9.	Appendix—Prior EMI Test Data Demonstrating Effectiveness of Suggested EMI Techniques	1	17

AN1237: Si5332 Design Guidelines for Minimizing EMI • Introduction

1. Introduction

Designing products with EMI compliance in mind from the start is a much more efficient strategy than attempting to remediate compliance issues after a failing design has been built. This document provides design guidelines to help board-level circuit and PCB designers create EMI-optimized Si5332-based designs from the start, thereby increasing the likelihood of quickly securing required end-product EMI compliance certifications.

AN1237: Si5332 Design Guidelines for Minimizing EMI • Clock Termination Guidelines

2. Clock Termination Guidelines

First, proper clock terminations, for both input and output clocks, are very important. Properly implemented clock termination supports both good signal integrity and EMI minimization. The following are some clock termination guidelines to consider:

For Differential Clock Formats

- Clock terminations are usually at the receiver end of transmission lines, unless format termination requirements dictate otherwise. Always keep terminations as close as possible to the respective end of a transmission line (i.e., keep source terminations as close as possible to the source, and, likewise, keep receiver terminations as close as possible to the receiver.)
- A balanced termination is required to keep currents on differential pairs symmetrically out of phase, thereby promoting good field cancellation. Use termination components (typically resistors) with 1% or better tolerance. Ensure that PCB traces are routed as differential pairs with matched trace lengths and constant impedance from end to end. Keep vias to an absolute minimum. Route all clocks before routing other PCB nets.

For LVCMOS Clocks

- LVCMOS receivers are typically high impedance inputs operating without receiver termination.
- It is important to match LVCMOS driver source impedance to PCB trace (transmission line) impedance. If driver source impedance is lower than PCB trace impedance a series termination resistor should be added. The value of the series source resistor should be chosen such that the driver source impedance plus series termination resistor is equal to PCB trace characteristic impedance. This series resistor should be placed as close as possible to the LVCMOS driver pin.

General Guidelines for Both Differential and LVCMOS

- · Do not use a single Si5332 clock output to drive multiple clock receivers, regardless of driver format.
- Always consult the Si5332 Data Sheet and/or the Si5332 Reference Manual for Si5332 specific input and output clock termination requirements. Do not assume Si5332 termination requirements are the same as other products or devices. Termination requirements often vary from product to product. Ensure that proper clock terminations are in place.

AN1237: Si5332 Design Guidelines for Minimizing EMI • General Clock Routing Guidelines for EMI Reduction

3. General Clock Routing Guidelines for EMI Reduction

Clock signal routing can have the greatest impact on EMI reduction. Improper layout can result in a product that is virtually impossible to pass EMI compliance testing. Observing the following recommended layout design guidelines will help ensure your PCB layout supports best practices for EMI reduction.

- Route all clocks using Stripline techniques (see example layout in 6.1 Example EMI Test Board Clock Routing Details).
- Perform all clock routing first to get best routing. Use 45 degree or curved turns only. Keep differential pairs length matched to avoid path delay skew.
- Use impedance-controlled routing for **all** clocks, both differential and single-ended. Typically, 100 Ω (or 85 Ω) differential, 50 Ω (or 42.5 Ω) single-ended.
- Use ground stitching vias to connect the ground planes along Stripline clock path on outside of differential pair (see example layout in section 6.1 Example EMI Test Board Clock Routing Details).
- Keep the ground path between clock driver and receiver solid. Do not allow isolation cuts to separate the ground return path. Envision the Stripline clock path, including ground layers above and below the clock traces, as a continuous "tunnel" from driver to receiver that can't be violated.
- Keep other signals as far away as possible or isolated from clock traces. If there is any potential for crosstalk from another signal on the same layer, use isolation grounds if required, but keep clock trace impedance constant. (i.e., there should be no clock trace impedance discontinuities due to other signal or isolation ground runs).

AN1237: Si5332 Design Guidelines for Minimizing EMI • LVCMOS-Specific Clock Routing Guidelines

4. LVCMOS-Specific Clock Routing Guidelines

Single-ended LVCMOS clocks are notorious for being a source of EMI. For maximum reduction of EMI inherent in LVCMOS clocks, the following techniques are highly recommended:

Configure all LVCMOS Clock Drivers as Complementary

• In ClockBuilder Pro, choose the "LVCMOS Comp." driver type, and route both signals exactly as would be done for a differential pair, following the same routing rules as for true differential clocks.



- · Use one side of the complementary LVCMOS pair as the intended LVCMOS clock.
- Terminate the unused side of the pair as close as possible to the actual clock input with a capacitor to ground. The capacitor value
 must be the same as the receiving device's clock input capacitance. Choosing the proper value for this capacitor is important to
 balance the dynamic currents on each side of the "differential" pair.



Figure 4.1. Complementary LVCMOS Clock Routing and Termination

AN1237: Si5332 Design Guidelines for Minimizing EMI • Use of Balanced Differential Clocks Plus Stripline Routing is Best EMI Reduction Solution

5. Use of Balanced Differential Clocks Plus Stripline Routing is Best EMI Reduction Solution

There are many sources describing how the use of differential clocks can reduce EMI, but the key is having the differential pair implemented as a truly balanced differential pair, as described in earlier clock termination guidelines.

See http://www.emcs.org/acstrial/newsletters/summer10/DesignTips.html for more information about why truly balanced differential pairs are best. Length matching (minimizing skew) and balanced loading (for matching rise/fall times and amplitudes) is very important to minimize EMI.

Even the best attempt at ensuring the differential pair is truly balanced can still result in some amount of radiated EMI components due to common mode radiation effects. In this EMI study: http://www.sigcon.com/Pubs/edn/ReducingEMI.htm, you can learn how common mode radiation can reduce the effectiveness of a differential-only EMI reduction solution.

Both studies point out how common mode radiation issues can become a factor when using simple Microstrip layouts, even if differential signals are used. This is the primary reason why using <u>Stripline</u> techniques is recommended instead of Microstrip. Stripline layout can contain residual common-mode EMI as well as any differential field imbalance EMI. By combining Stripline clock routing, which provides Faraday cage shielding within the PCB, with truly balanced differential signal field cancellation, the best of both solutions can be realized.



Figure 5.1. Example Stripline Clock Routing

AN1237: Si5332 Design Guidelines for Minimizing EMI • Example EMI Test Board and EMI Test Data

6. Example EMI Test Board and EMI Test Data

To test and validate the suggested design/layout techniques presented in this document, Skyworks has developed the Si5332QFN40-AM2-AUTO-EVB evaluation board to represent a "real world" test platform. This PCB test platform consists of the following:

- Si5332-AM2, 8-output clock generator positioned in the middle of the PCB.
- Eight clock outputs (combination of LVCMOS and LVDS) routed as balanced differential signals from the clock generator to endpoints near the perimeter of the PCB.
- Clock traces were routed in various lengths (2.55" to 6.14") in serpentine fashion to emulate real-world design requirements.
- · Clocks were routed using a Stripline technique and terminated as required at the header endpoint.



Figure 6.1. Example EMI Test Board and EMI Test Data

The above Si5332 test board was designed to fit within an automotive infotainment chassis enclosure (shown below), with the Si5532 test board being the only active circuit within the enclosure. This board and enclosure were tested for CISPR 25 EMI compliance to determine the level of radiated emissions due to the Si5332 clock generator test board independently of other emission sources.



Figure 6.2. Automotive Style Enclosure

AN1237: Si5332 Design Guidelines for Minimizing EMI • Example EMI Test Board and EMI Test Data

6.1 Example EMI Test Board Clock Routing Details

The images below provide a more detailed overview of the Si5332-QFN40-AM1-Auto-EVB board's clock signal layout. The clocks are routed using various lengths and paths towards the headers. The headers are used to simulate device pin loading. The required clock end point terminations can be seen immediately adjacent to the headers at the end of clock traces. Four clocks are routed to left header and four clocks to the right header. All clocks were routed using 100-ohm impedance controlled differential rules. The expanded views below show more detail of the Stripline layer stack-up and stitching vias connecting the ground layers above and below the differential clocks.



Figure 6.3. Stripline Layer Stackup of the Clock Layers

For testing details showing the specific effectiveness of the various EMI reduction techniques described in sections 2 through 6, refer to 9. Appendix—Prior EMI Test Data Demonstrating Effectiveness of Suggested EMI Techniques.

AN1237: Si5332 Design Guidelines for Minimizing EMI • Full Independent Lab Testing-CISPR 25 Class 5 Emissions Test Results

7. Full Independent Lab Testing—CISPR 25 Class 5 Emissions Test Results

The Si5332QFN40-AM2-AUTO-EVB board and enclosure, shown in Figure 6.2 Automotive Style Enclosure on page 8, was sent to Elite Engineering, a well-known EMI/EMC test lab, to undergo CISPR 25 Class 5 EMI testing. The Si5332QFN40-AM2-AUTO-EVB was submitted for CISPR 25 Class 5 EMI testing using the output frequency profile shown in the following table, which is based on a real-world system frequency profile.

Table 7.1.	SI5332-AM2 Out	out Frequenc	y Profile for CISPR	25 Class 5 EMI lesting

Si5332-AM2 CISPR 25 Testing - Output Profile				
Clock	Frequency	Format		
OUT0	100 MHz	LVDS 3.3 V		
OUT1	156.25 MHz	LVDS 3.3 V		
OUT2	125 MHz	LVDS 3.3 V		
OUT3	Unused	Unused		
OUT4	50 MHz	LVDS 3.3 V		
OUT5	25 MHz	LVCMOS comp, 3.3 V, 50 Ω		
OUT6	26 MHz	LVCMOS comp, 3.3 V, 50 Ω		
OUT7	Unused	Unused		

The Si5332QFN40-AM2-AUTO-EVB passed all CISPR 25 Class 5 tests for radiated and conducted emissions, the details of which are shown in 7.1 Radiated Emissions Test Results.

AN1237: Si5332 Design Guidelines for Minimizing EMI • Full Independent Lab Testing-CISPR 25 Class 5 Emissions Test Results

7.1 Radiated Emissions Test Results

Shown below are CISPR 25 Class 5 test results for Si5332QFN40-AM2-AUTO-EVB Radiated and Conducted Emissions showing full compliance.

Note: Please note that effective July 26, 2021, the former Infrastructure and Automotive business of Skyworks is now part of Skyworks' Mixed Signal Solutions. All Skyworks registered trademarks that may be contained herein remain the sole property of Skyworks Solutions, Inc. and are only for nominative descriptive purposes and do not represent any sponsorship or endorsement of such product(s) by Skyworks.



11.3. Radiated Emissions from Components/Modules - ALSE Method

TEST DETAILS	Comments
Specified Test Method	CISPR 25, Section 6.5
Deviations from Specified Test Method	None
Harness Configuration	2 meters length
DUT Grounding (case or harness)	DUT case was grounded. DC return to battery negative and ground plane.
Additional Test Specific Information	When overlap between bands, the lower limit shall be applied



Figure 7.1. Radiated Emissions from Components/Modules—ALSE Method Test Setup Diagram

			Engineering Test R	eport No. 210142
ute				
CI	SPR 25:2016 Ra	diated RF E	missions Tes	st
	Test	Group Summary	VETO	10/05/2019
lanufacturer lodel erial Number UT Mode can Type lass est Date(s)	: Silicon Labs : Si5332QFN 40-AM2-AU : 1 : Operational : FFT / Time Domain Sca : 5 : Apr 09, 2021	JTO-EVB an	1010	10002010
Ant. Polarization	Test Frequency	Excessive Average Emissions	Excessive Peak Emissions	Excessive QP Emissions
Vertical	30 - 2500 MHz (RBW = 120 kHz)			
	1567.42 - 1616.594 MHz (RBW = 9			
Vertical	Kriz)			
Vertical Vertical	0.15 - 28 MHz (RBW = 9 kHz)			
Vertical Vertical Horizontal	0.15 - 28 MHz (RBW = 9 kHz) 30 - 2500 MHz (RBW = 120 kHz)			

Figure 7.2. Radiated RF Emissions Test Summary



Figure 7.3. DUT Operational - Horizontal RF Emissions



Figure 7.4. DUT Power Off - Horizontal Background RF



Figure 7.5. DUT Operational - Vertical RF Emissions



Figure 7.6. DUT Power Off - Background Vertical RF

7.2 Conducted Emissions Test Results



Figure 7.7. Conducted Emissions – Voltage Method



Figure 7.8. Conducted Emissions – Current Method

8. Conclusion

The passing CISPR 25 Class 5 test results presented here support the conclusion that clocks from a central source, such as the Si5332 clock generator, can be routed across a board to multiple destinations in a manner supporting regulatory EMI compliance and even stringent CISPR 25 Class 5 compliance. Following the clock circuit design guidelines and PCB layout design guidelines explained in this application note is the key to achieving product EMI compliance goals.

AN1237: Si5332 Design Guidelines for Minimizing EMI • Appendix—Prior EMI Test Data Demonstrating Effectiveness of Suggested EMI Techniques

9. Appendix—Prior EMI Test Data Demonstrating Effectiveness of Suggested EMI Techniques

This appendix describes EMI lab testing done to quantify the real-world EMI performance improvements of the techniques suggested in sections 2 through 5 of this AN1237 document. The testing described in this appendix was done before the full CISPR Class 5 testing shown in section 7 but was later proved crucial to the successful CISPR 25 Class 5 testing. Specifically, the goal of this initial testing was to provide real-world test data on the design techniques required to minimize overall radiated emissions when using a clock generator-based design.

To accomplish this goal, we used the Si5332QFN40-AM2-AUTO-EVB board and did EMI testing with three different output clock profiles. The profiles used for this initial testing are shown below.



Si5332 Profile #2

Si5332 Profile #3

Outputs:	Outputs:	Outputs:
OUT0: 20 MHz LVCMOS Single (+) 3.3 V 50 Ohms	OUT0: 20 MHz LVCMOS (comp) 3.3 V 50 Ohms	OUT0: 100 MHz LVDS Slow 3.3 V
OEB INPUT7 (P37)	OEB INPUT7 (P37)	OUT1: 108 MHz LVDS Slow 3.3 V
OUT1: 25 MHz LVCMOS Single (+) 3.3 V 50 Ohms	OUT1: 25 MHz LVCMOS (comp) 3.3 V 50 Ohms	OUT2: 125 MHz LVDS Slow 3.3 V
OEB INPUT7 (P37)	OEB INPUT7 (P37)	OUT3: Unused
Delay - 70ps	Delay - 70ps	OUT4: 50 MHz LVDS Slow 3.3 V
OUT2: 38.4 MHz LVCMOS Single (+) 3.3 V 50 Ohms	OUT2: 38.4 MHz LVCMOS (comp) 3.3 V 50 Ohms	OUT5: 25 MHz LVCMOS (comp) 3.3 V 50 Ohms
OEB INPUT7 (P37)	OEB INPUT7 (P37)	OUT6: 26 MHz LVCMOS (comp) 3.3 V 50 Ohms
OUT3: Unused	OUT3: Unused	OUT7: Unused
OUT4: 40 MHz LVCMOS Single (+) 3.3 V 50 Ohms	OUT4: 40 MHz LVCMOS (comp) 3.3 V 50 Ohms	
OEB INPUT7 (P37)	OEB INPUT7 (P37)	Frequency Planner Overrides
Delay - 140ps	Delay - 140ps	
OUT5: Unused	OUT5: Unused	Evco Min: 2.5 GHz
OUT6: 48 MHz LVCMOS Single (+) 3.3 V 50 Ohms	OUT6: 48 MHz LVCMOS (comp) 3.3 V 50 Ohms	
OEB INPUT7 (P37)	OEB INPUT7 (P37)	
Delay - 210ps	Delay - 210ps	Frequency Plan
OUT7: Unused	OUT7: Unused	=========
		Epfd = 25 MHz
Frequency Plan	Frequency Plan	Evco = 2.5 GHz (5.0 GHz VCO)
=========		
Epfd = 25 MHz	Epfd = 25 MHz	
<u>Evco</u> = 2.4 GHz (4.8 GHz VCO)	<u>Evco</u> = 2.4 GHz (4.8 GHz VCO)	

Figure 9.1. Frequency Profiles

Profile #1 is an all single-ended LVCMOS clock profile. Profile #2 simply replaces the same clocks in profile #1 with complementary LVCMOS clocks, at exact same frequency. Profile #3 was then added as a mixed profile containing both complementary LVCMOS and traditional differential clocks.

Due to test lab limitations, CISPR 25 Class 4 EMI limits were used instead of Class 5. Since the goal of this testing was to quantify and validate the performance changes, or deltas, between the 3 different profiles this was acceptable for our purposes. Emissions data was collected in physical configurations including open enclosure (top open, board facing antenna) as well as totally closed enclosure to quantify both the emissions from the board itself as well as the added attenuation provided by a simple enclosure.

For capturing the first EMI test plot, profile #1 is used (single-ended LVCMOS profile) with the enclosure top cover open. Below are the radiated emissions for this configuration. Spurs are evidently present although only a few are exceeding Class 4 average spec levels, with none exceed the peak spec levels. Remember, these are single ended LVCMOS clocks contained in an embedded Stripline "cavity" within the PCB. Spur levels would probably be much higher if these clocks were instead on a surface layer of the board.



Figure 9.2. Single-Ended LVCMOS Emissions with Stripline PCB

Below is the EMI plot for profile #2 (complementary LVCMOS profile) with enclosure top open as well. Note the marked reduction in radiated spur amplitude (about 10 dB lower) due to changing to complementary LVCMOS. All DUT mid-band generated spurs are well below limits with a single lower frequency spur that is now well below both peak (black levels) and average (red levels) limits.



Figure 9.3. Complementary LVCMOS Emissions with Stripline PCB

AN1237: Si5332 Design Guidelines for Minimizing EMI • Appendix—Prior EMI Test Data Demonstrating Effectiveness of Suggested EMI Techniques

Below is profile #3 (mixed complementary LVCMOS and differential clocks) with enclosure top open. DUT spurs are also well below limits with lower frequency spur much lower in amplitude. This would easily pass Class 4 limits (with ~20 db margin) without the enclosure top cover on.



Figure 9.4. Mixed Complementary LVCMOS + Differential Clock Emissions with Stripline PCB

Further EMI testing was done with profile #3 with enclosure top closed. This DUT configuration is most representative of an enclosed automotive assembly undergoing EMI testing. Note the improvement (additional ~ 10 dB) from previous plot once the enclosure top is closed.





AN1237: Si5332 Design Guidelines for Minimizing EMI • Appendix—Prior EMI Test Data Demonstrating Effectiveness of Suggested EMI Techniques

Finally, below is the captured spectral emission data for same DUT configuration as shown in above Figure A.5, swept over 1.0 GHz to 2.5 GHz range. Note the lack of spurious emissions above 1 GHz.



Figure 9.6. Profile #3 from 1GHz to 2.5 GHz, enclosure top closed

The net result of the initial EMI testing described in this appendix provided the following real-world confirmations:

- Stripline routing of clocks does provide valuable EMI reduction.
- · Stripline routing coupled with complementary LVCMOS can provide even greater EMI reduction for LVCMOS clocks.
- Introduction of traditional high-speed differential clocks into the clock mix has minimal additional impact on EMI if above two guidelines are followed.
- Following the EMI reduction techniques described in this AN1237 document will increase the likelihood of successful EMI regulatory compliance testing.

SKYWORKS

ClockBuilder Pro

Customize Skyworks clock generators, jitter attenuators and network synchronizers with a single tool. With CBPro you can control evaluation boards, access documentation, request a custom part number, export for in-system programming and more!

www.skyworksinc.com/CBPro



C

Portfolio www.skyworksinc.com/ia/timing

www.skyworksinc.com/CBPro



Quality www.skyworksinc.com/quality



Support & Resources www.skyworksinc.com/support

Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5[®], SkyOne[®], SkyBlue[™], Skyworks Green[™], Clockbuilder[®], DSPLL[®], ISOmodem[®], ProSLIC[®], and SiPHY[®] are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

