MCP33131D/MCP33131-025

250 kSPS 16-Bit Differential/Single-Ended Input SAR ADC

Features

- Sample Rate (Throughput): 250 kSPS
- 16-Bit Resolution with No Missing Codes
- No Latency Output
- Wide Operating Voltage Range:
  - Analog Supply Voltage (AV_{DD}): 1.8V
  - Digital Input/Output Interface Voltage (DV_{IO}): 1.7V - 5.5V
  - External Reference (V_{REF}): 2.5V - 5.1V
- Input Configuration:
  - MCP33131D-025: Differential Input
  - MCP33131-025: Single-Ended Input
- Input Full-Scale Range:
  - Differential Input: $-V_{REF}$ to $+V_{REF}$
  - Single-Ended Input: 0V to $+V_{REF}$
- Ultra Low Current Consumption (typical):
  - During Input Acquisition (Standby): ~ 0.8 µA
  - During Conversion: ~ 700 µA
- SPI-Compatible Serial Communication:
  - SCLK Clock Rate: up to 100 MHz
  - Minimum SPI Clock rate for continuous 250 kSPS data collection: 6 MHz
- ADC Self-Calibration for Offset, Gain and Linearity Errors:
  - During Power-Up (automatic)
  - On-Demand via user's command during normal operation
- AEC-Q100 Qualified:
  - Temperature Grade 1: -40°C to +125°C
- Package Options: MSOP-10 and TDFN-10

Typical Applications

- High-Precision Data Acquisition
- Medical Instruments
- Test Equipment
- Electric Vehicle Battery Management Systems
- Motor Control Applications
- Switch-Mode Power Supply Applications
- Battery-Powered Equipment

Package Types

MSOP-10



TDFN-10



*This package includes Exposed Thermal Pad (See Table 4-1).

MCP331X1D-XX Device Offering (Note 1):

Part Number	Resolution	Input Type	Input Range	Performance (Typical)				
				SNR (dBFS)	SFDR (dB)	THD (dB)	INL (LSB)	DNL (LSB)
MCP33131D-025	16-bit	Differential	±5.1V	91.3	103.5	-99.3	±2	±0.8
MCP33131-025	16-bit	Single-Ended	0V to 5.1V	86.7	98.9	-97.4	±2.2	±0.9
MCP33151D-025 (Note 2)	14-bit	Differential	±5.1V	83.7	103.8	-100.9	±0.27	±0.11
MCP33151-025 (Note 2)	14-bit	Single-Ended	0V to 5.1V	80.4	102.7	-100.9	±0.39	±0.11
MCP33141D-025 (Note 2)	12-bit	Differential	±5.1V	73.8	99.8	-98.9	±0.07	±0.05
MCP33141-025 (Note 2)	12-bit	Single-Ended	0V to 5.1V	73.3	99.9	-99.2	±0.09	±0.05

Note 1: SNR, SFDR and THD are measured with f_{IN} = 10 kHz, V_{IN} = -1 dBFS, V_{REF} = 5.1V.
2: Refer to the MCP33151X/41X-025 Data Sheet.

Application Diagram



Description

The MCP33131D-025 and MCP33131-025 are fully-differential and single-ended input 250 kSPS 16-bit ADC devices, respectively, featuring low power consumption and high performance, using a successive approximation register (SAR) architecture.

The device operates with a 2.5V to 5.1V external reference (V_{REF}). This allows a full-scale input range of $-V_{REF}$ to $+V_{REF}$ for differential input MCP33131D-025, and AV_{DD} to $+V_{REF}$ for the single-ended input MCP33131-025.

The reference voltage setting is independent of the analog supply voltage (AV_{DD}) and is higher than AV_{DD}. The conversion output is available through an easy-to-use simple SPI- compatible 3-wire interface.

The device requires a 1.8V analog supply voltage (AV_{DD}) and a 1.7V to 5.5V digital I/O interface supply voltage (DV_{IO}). The wide digital I/O interface supply (DV_{IO}) range (1.7V – 5.5V) allows the device to interface with most host devices (Master) available in the current industry such as any PIC microcontrollers, without using external voltage level shifters.

When the device is first powered-up, it performs a self-calibration to minimize offset, gain and linearity errors. The device performance stays stable across the specified temperature range. However, when extreme changes in the operating environment, such as in the reference voltage, are made with respect to the initial conditions (e.g. the reference voltage may have drifted during operation or did not fully settle during the initial power-up sequence), the user may send a recalibrate command anytime to initiate another self-calibration to restore optimum performance.

When the initial power-up sequence is completed, the device enters a low-current input acquisition mode, where sampling capacitors are connected to the input pins. This mode is called Standby.

During Standby, most of the internal analog circuitry is shutdown in order to reduce current consumption. Typically, the device consumes less than 1 µA during Standby. A new conversion is started on the rising edge of CNVST. When the conversion is complete and the host lowers CNVST, the output data is presented on SDO, and the device enters Standby to begin acquiring the next input sample. The user can clock out the ADC output data using the SPI-compatible serial clock during Standby.

The ADC system clock is generated by the internal on-chip clock, therefore the conversion is performed independent of the SPI serial clock (SCLK). When the conversion is complete, the results can be collected using an SPI clock rate as low as about 6 MHz.

This device can be used for various high-speed and high-accuracy analog-to-digital data conversion applications, where design simplicity, low power, and no output latency are needed. The device is AEC-Q100 qualified for automotive applications and operates over the extended temperature range of -40°C to +125°C. The available package options are Pb-free small 3 mm x 3 mm TDFN-10 and MSOP-10.

1.0 KEY ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings†

External Analog Supply Voltage (AV_{DD}) ..... -0.3V to 2.0V
External Digital Supply Voltage (DV_{IO}) ..... -0.3V to 5.8V
External Reference Voltage (V_{REF}) ..... -0.3V to 5.8V
Analog Inputs w.r.t GND ..... -0.3V to V_{REF}+0.3V
Current at Input Pins ..... ±2 mA
Current at Output and Supply Pins ..... ±250 mA
Storage Temperature ..... -65°C to +150°C
Maximum Junction Temperature (T_J) ..... +150°C
ESD protection on all pins ..... ≤2 kV HBM, ≤200V MM, ≤2 kV CDM

† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

1.2 Electrical Specifications

TABLE 1-1: KEY ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, all parameters apply for T_A = -40°C to +125°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF, Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz
Analog Input (V_{IN}):
- MCP33131D-025: Differential Analog Input (V_{IN}) = -1 dBFS sine wave.
- MCP33131-025: Single-Ended Analog Input (V_{IN}) = -1 dBFS sine wave.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Power Supply Requirements						
Analog Supply Voltage Range	AV_{DD}	1.7	1.8	1.9	V	**(Note 3)**
Digital Input/Output Interface Voltage Range	DV_{IO}	1.7	—	5.5	V	**(Note 3)**
Analog Supply Current at AV_{DD} pin: During Conversion During Standby	 I_{DDAN} I_{DDAN_STBY}	 — —	 0.7 0.8	 1.4 —	 mA µA	 f_s = 250 kSPS During input acquisition (t_{ACQ})
Digital Supply Current At DV_{DD} pin: During Output Data Reading During Standby	 I_{IO_DATA} I_{IO_STBY}	 — —	 160 30	 — —	 µA nA	 f_s = 250 kSPS During input acquisition (t_{ACQ})
External Reference Voltage Input						
Reference Voltage **(Note 2)**, **(Note 3)**	V_{REF}	2.5 2.7		5.1 5.1	V	-40°C ≤ T_A ≤ 85°C 85°C < T_A ≤ 125°C
Reference Load Current at V_{REF} pin: During Conversion During Standby	 I_{REF} I_{REF_STBY}	 —	 116 240	 180 —	 µA nA	 f_s = 250 kSPS During input acquisition (t_{ACQ})
Total Power Consumption (Including AV_{DD}, DV_{IO}, V_{REF} pins)						
at 250 kSPS at 100 kSPS at 50 kSPS During Standby	P_{DISS_TOTAL} P_{DISS_STBY}	— — — —	2.29 1.2 0.8 2.6	— — — 	mW mW mW µW	Averaged power for t_{ACQ} + t_{CNV} During input acquisition (t_{ACQ})

Note
1: This parameter is ensured by design and not 100% tested.
2: This parameter is ensured by characterization and not 100% tested.
3: Decoupling capacitor is recommended on the following pins:
(a) AV_{DD} pin: 1 µF ceramic capacitor, (b) DV_{IO} pin: 0.1 µF ceramic capacitor, (c) V_{REF} pin: 10 µF tantalum capacitor.
4: Differential Input Full-Scale Range (FSR) = 2 x V_{REF}
5: PSRR (dB) = -20 log (D_{VOUT}/AV_{DD}), where D_{VOUT} = change in conversion result.
6: ENOB = (SINAD - 1.76)/6.02

TABLE 1-1: KEY ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for T_A = -40°C to +125°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF, Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz
Analog Input (V_{IN}):
- MCP33131D-025: Differential Analog Input (V_{IN}) = -1 dBFS sine wave.
- MCP33131-025: Single-Ended Analog Input (V_{IN}) = -1 dBFS sine wave.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Analog Inputs						
Input Voltage Range (Note 2)	**MCP33131D-025**					
	V_{IN+}	-0.1	—	V_{REF} + 0.1	V	Differential Input: $V_{IN} = (V_{IN+} - V_{IN-})$
	V_{IN-}	-0.1	—	V_{REF} + 0.1	V	
	MCP33131-025					
	V_{IN+}	-0.1	—	V_{REF} + 0.1	V_{IN+}	Single-Ended Input
Input Full-Scale Voltage Range	FSR	$-V_{REF}$	—	$+V_{REF}$	V_{PP}	MCP33131D-025 Differential Input (Note 2), (Note 4)
		0V		$+V_{REF}$	V_{PP}	MCP33131-025 Single-Ended Input (Note 2)
Input Common-Mode Voltage Range	V_{CM}	0	$V_{REF}/2$	V_{REF}		(Note 2)
Input Sampling Capacitance	C_S	—	31	—	pF	(Note 1)
-3dB Input Bandwidth	BW_{-3dB}	—	25	—	MHz	(Note 1)
Aperture Delay (Note 1)		—	2.5	—	ns	Time delay between CNVST rising edge and when input is sampled
Leakage Current at Analog Input Pin	$I_{LEAK\_AN\_INPUT}$	—	±2	±200	nA	During input acquisition (t_{ACQ})
System Performance						
Sample Rate (Throughput rate)	f_s	—	—	250	kSPS	
Resolution (No Missing Codes)		16	—	—	Bits	
Integral Nonlinearity	INL	-6	±2	+6	LSB	
Differential Nonlinearity	DNL	-0.98	±0.8	+1.8	LSB	
Offset Error			±0.1	±2.3	mV	
Offset Error Drift with Temperature		—	±0.8	—	µV/°C	
Gain Error	G_{ER}	—	±2	—	LSB	MCP33131D-025
		—	±4	—	LSB	MCP33131-025
Gain Error Drift with temperature		—	±0.35	—	µV/°C	
Input Common-mode Rejection Ratio	CMRR	—	84	—	dB	
Power Supply Rejection Ratio	PSRR	—	70	—	dB	(Note 5)

Note 1: This parameter is ensured by design and not 100% tested.
2: This parameter is ensured by characterization and not 100% tested.
3: Decoupling capacitor is recommended on the following pins:
(a) AV_{DD} pin: 1 µF ceramic capacitor, (b) DV_{IO} pin: 0.1 µF ceramic capacitor, (c) V_{REF} pin: 10 µF tantalum capacitor.
4: Differential Input Full-Scale Range (FSR) = 2 x V_{REF}
5: PSRR (dB) = -20 log (D_{VOUT}/AV_{DD}), where D_{VOUT} = change in conversion result.
6: ENOB = (SINAD - 1.76)/6.02

TABLE 1-1: KEY ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for T_A = -40°C to +125°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF, Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz
Analog Input (V_{IN}):
- MCP33131D-025: Differential Analog Input (V_{IN}) = -1 dBFS sine wave.
- MCP33131-025: Single-Ended Analog Input (V_{IN}) = -1 dBFS sine wave.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Dynamic Performance						
Signal-to-Noise Ratio	SNR	**MCP33131D-025**				
		—	91.6	—	dBFS	V_{REF} = 5V, f_{IN} = 1 kHz
		—	86.6	—		V_{REF} = 2.5V, f_{IN} = 1 kHz
		88.7	91.3	—		V_{REF} = 5V, f_{IN} = 10 kHz
		—	86.6	—		V_{REF} = 2.5V, f_{IN} = 10 kHz
		MCP33131-025				
		—	86.8	—	dBFS	V_{REF} = 5V, f_{IN} = 1 kHz
		—	80.9	—		V_{REF} = 2.5V, f_{IN} = 1 kHz
		83.5	86.7	—		V_{REF} = 5V, f_{IN} = 10 kHz
		—	80.9	—		V_{REF} = 2.5V, f_{IN} = 10 kHz
Signal-to-Noise and Distortion Ratio **(Note 6)**	SINAD	**MCP33131D-025**				
		—	91.5	—	dBFS	V_{REF} = 5V, f_{IN} = 1 kHz
		—	86.6	—		V_{REF} = 2.5V, f_{IN} = 1 kHz
		—	91	—		V_{REF} = 5V, f_{IN} = 10 kHz
		—	86.2	—		V_{REF} = 2.5V, f_{IN} = 10 kHz
		MCP33131-025				
		—	86.9	—	dBFS	V_{REF} = 5V, f_{IN} = 1 kHz
		—	80.9	—		V_{REF} = 2.5V, f_{IN} = 1 kHz
		—	86.6	—		V_{REF} = 5V, f_{IN} = 10 kHz
		—	80	—		V_{REF} = 2.5V, f_{IN} = 10 kHz
Spurious Free Dynamic Range	SFDR	**MCP33131D-025**				
		—	103.7	—	dBc	V_{REF} = 5V, f_{IN} = 1 kHz
		—	98	—		V_{REF} = 2.5V, f_{IN} = 1 kHz
		—	103.5	—		V_{REF} = 5V, f_{IN} = 10 kHz
		—	97.5	—		V_{REF} = 2.5V, f_{IN} = 10 kHz
		MCP33131-025				
		—	99.4	—	dBc	V_{REF} = 5V, f_{IN} = 1 kHz
		—	94.4	—		V_{REF} = 2.5V, f_{IN} = 1 kHz
		—	98.9	—		V_{REF} = 5V, f_{IN} = 10 kHz
		—	93.9	—		V_{REF} = 2.5V, f_{IN} = 10 kHz
Total Harmonic Distortion (first five harmonics)	THD	**MCP33131D-025**				
		—	-100.4	—	dBc	V_{REF} = 5V, f_{IN} = 1 kHz
		—	-95.4	—		V_{REF} = 2.5V, f_{IN} = 1 kHz
		—	-99.3	—		V_{REF} = 5V, f_{IN} = 10 kHz
		—	-95.4	—		V_{REF} = 2.5V, f_{IN} = 10 kHz
		MCP33131-025				
		—	-97.6	—	dBc	V_{REF} = 5V, f_{IN} = 1 kHz
		—	-92.5	—		V_{REF} = 2.5V, f_{IN} = 1 kHz
		—	-97.4	—		V_{REF} = 5V, f_{IN} = 10 kHz
		—	-92.4	—		V_{REF} = 2.5V, f_{IN} = 10 kHz

Note
1: This parameter is ensured by design and not 100% tested.
2: This parameter is ensured by characterization and not 100% tested.
3: Decoupling capacitor is recommended on the following pins:
(a) AV_{DD} pin: 1 µF ceramic capacitor, (b) DV_{IO} pin: 0.1 µF ceramic capacitor, (c) V_{REF} pin: 10 µF tantalum capacitor.
4: Differential Input Full-Scale Range (FSR) = 2 x V_{REF}
5: PSRR (dB) = -20 log (D_{VOUT}/AV_{DD}), where D_{VOUT} = change in conversion result.
6: ENOB = (SINAD - 1.76)/6.02

TABLE 1-1: KEY ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for T_A = -40°C to +125°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF, Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz
Analog Input (V_{IN}):
- MCP33131D-025: Differential Analog Input (V_{IN}) = -1 dBFS sine wave.
- MCP33131-025: Single-Ended Analog Input (V_{IN}) = -1 dBFS sine wave.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
System Self-Calibration						
Self-Calibration Time	t_{CAL}	—	500	650	ms	**(Note 2)**
Number of SCLK Clocks for Recalibrate Command	$ReCal_{NSCLK}$	—	1024	—	Clocks	Includes clocks for data bits
Serial Interface Timing Information: See **Table 1-2**						
Digital Inputs/Outputs						
High-level Input voltage	V_{IH}	0.7 * DV_{IO}	—	DV_{IO} + 0.3	V	$DV_{IO} \geq 2.3V$
		0.9 * DV_{IO}	—	DV_{IO} + 0.3	V	$DV_{IO} < 2.3V$
Low-level input voltage	V_{IL}	-0.3	—	0.3 * DV_{IO}	V	$DV_{IO} \geq 2.3V$
		-0.3	—	0.2 * DV_{IO}	V	$DV_{IO} < 2.3V$
Hysteresis of Schmitt Trigger Inputs	V_{HYST}	—	0.2 * DV_{IO}	—	V	All digital inputs
Low-level output voltage	V_{OL}	—	—	0.2 * DV_{IO}	V	I_{OL} = 500 µA (sink)
High-level output voltage	V_{OH}	0.8 * DV_{IO}	—	—	V	I_{OL} = - 500 µA (source)
Input leakage current	I_{LI}	—	—	±1	µA	CNVST/SDI/SCLK = GND or DV_{IO}
Output leakage current	I_{LO}	—	—	±1	µA	Output is high-Z, SDO = GND or DV_{IO}
Internal capacitance (all digital inputs and outputs)	C_{INT}	—	7	—	pF	T_A = +25°C **(Note 1)**

Note 1: This parameter is ensured by design and not 100% tested.
2: This parameter is ensured by characterization and not 100% tested.
3: Decoupling capacitor is recommended on the following pins:
(a) AV_{DD} pin: 1 µF ceramic capacitor, (b) DV_{IO} pin: 0.1 µF ceramic capacitor, (c) V_{REF} pin: 10 µF tantalum capacitor.
4: Differential Input Full-Scale Range (FSR) = 2 x V_{REF}
5: PSRR (dB) = -20 log (D_{VOUT}/AV_{DD}), where D_{VOUT} = change in conversion result.
6: ENOB = (SINAD - 1.76)/6.02

TABLE 1-2: SERIAL INTERFACE TIMING SPECIFICATIONS

Electrical Specifications: Unless otherwise specified, all parameters apply for T_A = -40°C to +125°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS sine wave, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. +25°C is applied for typical value. All timings are measured at 50%. See Figure 1-1 for timing diagram.

- SPI Clock Input (SCLK) = 30 MHz.

Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
Serial Clock frequency	f_{SCLK}	—	—	100	MHz	See t_{SCLK} specification See Table 5-3 for minimum f_{SCLK} requirement for 250 kSPS sample rate
SCLK Low Time	t_{SCLK_L}	3	—	—	ns	$DV_{IO} \geq 2.3V$
		4.5	—	—	ns	$DV_{IO} \geq 1.7V$
SCLK High Time	t_{SCLK_H}	3	—	—	ns	$DV_{IO} \geq 2.3V$
		4.5	—	—	ns	$DV_{IO} \geq 1.7V$
Output Valid from SCLK Low	t_{DO}	—	—	9.5	ns	$DV_{IO} \geq 3.3V$
		—	—	12	ns	$DV_{IO} \geq 2.3V$
		—	—	16	ns	$DV_{IO} \geq 1.7V$
Quiet time	t_{QUIET}	10	—	—	ns	**(Note 1)**
3-Wire Operation:						
SDI Valid Setup time	$t_{SU\_SDIH\_CNV}$	5	—	—	ns	SDI High to CNVST Rising Edge
CNVST Pulse Width High Time	t_{CNVH}	10	—	—	ns	
Output Enable Time	t_{EN}	—	—	10	ns	$DV_{IO} \geq 2.3V$
		—	—	15	ns	$DV_{IO} \geq 1.7V$
Output Disable Time	t_{DIS}	—	—	15	ns	**(Note 1)**
Sample Rate	f_s	—	—	250	kSPS	Throughput rate
Input Acquisition Time	t_{ACQ}	2700	2800	—	ns	-40°C ≤ T_A ≤ +125°C **(Note 2)**
Data Conversion Time	t_{CNV}	—	1200	1300	ns	-40°C ≤ T_A ≤ +125°C
Time between Conversions	t_{CYC}	2	—	—	µs	$t_{CYC} = t_{ACQ} + t_{CNV}$, f_S = 500 kSPS

Note 1: This parameter is ensured by design and not 100% tested.
2: This parameter is ensured by characterization and not 100% tested.

TABLE 1-3: TEMPERATURE CHARACTERISTICS

Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Operating Temperature Range	T_A	-40	—	+125	°C	**(Note 1)**
Storage Temperature Range	T_A	-65	—	+150	°C	**(Note 1)**
Thermal Package Resistance						
Thermal Resistance, MSOP-10	θ_{JA}	—	202	—	°C/W	
Thermal Resistance, TDFN-10	θ_{JA}	—	68	—	°C/W	

Note 1: The internal junction temperature (T_j) must not exceed the absolute maximum specification of +150°C.



FIGURE 1-1: *Interface Timing Diagram. CNVST is used as chip select. See Figure 6-2 for more details.*

2.0 TYPICAL PERFORMANCE CURVES FOR 16-BIT DEVICES (MCP33131D-025)

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131D-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 2-1: *INL vs. Output Code.*



FIGURE 2-4: *INL vs. Output Code.*



FIGURE 2-2: *DNL vs. Output Code.*



FIGURE 2-5: *DNL vs. Output Code.*



FIGURE 2-3: *INL vs. Temperature.*



FIGURE 2-6: *DNL vs. Temperature.*

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131D-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 2-7: *INL vs. Reference Voltage.*



FIGURE 2-9: *DNL vs. Reference Voltage.*



FIGURE 2-8: *FFT for 10 kHz Input Signal: f_S = 500 kSPS, V_{IN} = -1 dBFS, V_{REF} = 5V.*



FIGURE 2-10: *FFT for 10 kHz Input Signal: f_S = 500 kSPS, V_{IN} = -1 dBFS, V_{REF} = 2.5V.*

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131D-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 2-11: *SNR/SINAD/ENOB vs. V_{REF}*



FIGURE 2-14: *SFDR/THD vs. V_{REF}*



FIGURE 2-12: *SNR/SINAD vs. Temperature: V_{REF} = 5V.*



FIGURE 2-15: *SNR/SINAD vs. Temperature: V_{REF} = 2.5V.*



FIGURE 2-13: *SNR/SINAD vs. Input Amplitude: F_{IN} = 10 kHz.*



FIGURE 2-16: *SNR/SINAD vs. Input Amplitude: F_{IN} = 10 kHz.*

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131D-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 2-17: *SNR/SINAD vs.Input Frequency: V_{IN} = -1 dBFS.*



FIGURE 2-20: *SNR/SINAD vs.Input Frequency: V_{IN} = -1 dBFS.*



FIGURE 2-18: *THD/SFDR vs. Temperature: V_{REF} = 5V.*



FIGURE 2-21: *THD/SFDR vs. Temperature: V_{REF} = 2.5V.*



FIGURE 2-19: *THD/SFDR vs. Input Frequency: V_{REF} = 5V.*



FIGURE 2-22: *THD/SFDR vs. Input Frequency: V_{REF} = 2.5V.*

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131D-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 2-23: *THD/SFDR vs. Input Amplitude: V_{REF} = 5V.*



FIGURE 2-26: *THD/SFDR vs. Input Amplitude: V_{REF} = 2.5V.*



FIGURE 2-24: *Shorted Input Histogram: V_{REF} = 5V.*



FIGURE 2-27: *Shorted Input Histogram: V_{REF} = 2.5V.*



FIGURE 2-25: *Offset and Gain Error vs. Temperature: V_{REF} = 5V.*



FIGURE 2-28: *Offset and Gain Error vs. Temperature: V_{REF} = 2.5V.*

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131D-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 2-29: *CMRR vs. Input Frequency: V_{REF} = 5V.*



FIGURE 2-31: *Power Consumption vs. Temperature during Shutdown.*



FIGURE 2-30: *Power Consumption vs. Sample Rate: C_{LOAD_SDO} = 20 pF.*



FIGURE 2-32: *Power Consumption vs. Temperature: C_{LOAD_SDO} = 20 pF.*

3.0 TYPICAL PERFORMANCE CURVES FOR 16-BIT DEVICES (MCP33131-025)

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 3-1: *INL vs. Output Code.*



FIGURE 3-4: *INL vs. Output Code.*



FIGURE 3-2: *DNL vs. Output Code.*



FIGURE 3-5: *DNL vs. Output Code.*



FIGURE 3-3: *INL vs. Temperature.*



FIGURE 3-6: *DNL vs. Temperature.*

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 3-7: *INL vs. Reference Voltage.*



FIGURE 3-9: *DNL vs. Reference Voltage.*



FIGURE 3-8: *FFT for 10 kHz Input Signal: f_S = 500 kSPS, V_{IN} = -1 dBFS, V_{REF} = 5V.*



FIGURE 3-10: *FFT for 10 kHz Input Signal: f_S = 500 kSPS, V_{IN} = -1 dBFS, V_{REF} = 2.5V.*

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 3-11: *SNR/SINAD/ENOB vs. V_{REF}*



FIGURE 3-14: *SFDR/THD vs. V_{REF}*



FIGURE 3-12: *SNR/SINAD vs. Temperature: V_{REF} = 5V.*



FIGURE 3-15: *SNR/SINAD vs. Temperature: V_{REF} = 2.5V.*



FIGURE 3-13: *SNR/SINAD vs. Input Amplitude: F_{IN} = 10 kHz.*



FIGURE 3-16: *SNR/SINAD vs. Input Amplitude: F_{IN} = 10 kHz.*

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 3-17: *SNR/SINAD vs.Input Frequency: V_{IN} = -1 dBFS.*



FIGURE 3-20: *SNR/SINAD vs.Input Frequency: V_{IN} = -1 dBFS.*



FIGURE 3-18: *THD/SFDR vs. Temperature: V_{REF} = 5V.*



FIGURE 3-21: *THD/SFDR vs. Temperature: V_{REF} = 2.5V.*



FIGURE 3-19: *THD/SFDR vs. Input Frequency: V_{REF} = 5V.*



FIGURE 3-22: *THD/SFDR vs. Input Frequency: V_{REF} = 2.5V.*

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 3-23: *THD/SFDR vs. Input Amplitude: V_{REF} = 5V.*



FIGURE 3-26: *THD/SFDR vs. Input Amplitude: V_{REF} = 2.5V.*



FIGURE 3-24: *Shorted Input Histogram: V_{REF} = 5V.*



FIGURE 3-27: *Shorted Input Histogram: V_{REF} = 2.5V.*



FIGURE 3-25: *Offset and Gain Error vs. Temperature: V_{REF} = 5V.*



FIGURE 3-28: *Offset and Gain Error vs. Temperature: V_{REF} = 2.5V.*

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (VIN) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. **MCP33131-025:** Sample Rate (f_S) = 250 kSPS, SPI Clock Input (SCLK) = 30 MHz.



FIGURE 3-29: *CMRR vs. Input Frequency: V_{REF} = 5V.*



FIGURE 3-31: *Power Consumption vs. Temperature During Shutdown.*



FIGURE 3-30: *Power Consumption vs. Sample Rate: C_{LOAD_SDO} = 20 pF.*



FIGURE 3-32: *Power Consumption vs. Temperature: C_{LOAD_SDO} = 20 pF.*

4.0 PIN FUNCTION DESCRIPTIONS

TABLE 4-1: PIN FUNCTION TABLE

Pin Number		Pin Name	Description
MSOP-10	TDFN-10		
1	1	V_{REF}	Reference voltage input (AV_{DD} - 5.1V). This pin should be decoupled with a 1 µF tantalum capacitor.
2	2	AV_{DD}	DC supply voltage input for analog section (1.8V). This pin should be decoupled with a 1 µF ceramic capacitor.
3	3	A_{IN+}	• **Differential Input Device - MCP331x1D-025:** - Differential positive analog input. • **Single-Ended Input Device - MCP33131-025:** - Analog input.
4	4	A_{IN-}	• **Differential Input Device - MCP331x1D-025:** - Differential negative analog input. • **Single-Ended Input Device - MCP33131-025:** - Ground Reference Pin for Analog Input. Connect this pin to the ground reference of the analog input.
5	5	GND	Power supply ground reference. This pin is a common ground for both the analog power supply (AV_{DD}) and digital I/O supply (DV_{IO}).
6	6	CNVST	Conversion-start control and active-low SPI chip-select digital input. A new conversion is started on the rising edge of CNVST. When the conversion is complete, output data is available at SDO by lowering CNVST.
7	7	SDO	SPI-compatible serial digital data output: ADC conversion data is shifted out by SCLK clock, with MSB first.
8	8	SCLK	SPI-compatible serial data clock digital input. The ADC output is synchronously shifted out by this clock.
9	9	SDI	SPI-compatible serial data digital input. Tie to DV_{IO} for normal operation.
10	10 y	DV_{IO}	DC supply voltage for digital input/output interface (1.7V - 5.5V). This pin should be decoupled with a 0.1 µF ceramic capacitor.
—	11	EP	Exposed Thermal Pad. Not internally bonded (NC).

4.1 Supply Voltages and Reference Voltage

The device has two power supply pins:

a) Analog power supply (AV_{DD}): 1.8V

b) Digital input/output interface power supply (DV_{IO}): 1.7V to 5.5V.

The large supply voltage range of DVIO allows the device to interface with various host devices that are operating with different supply voltages. See Table 1-2 for timing specifications for I/O interface signal parameters depending on DVIO voltage.

Note: Proper decoupling capacitors (1 µF to AV_{DD}, 0.1 µF to DV_{IO}) should be mounted as close as possible to the respective pins.

4.2 Reference Voltage (V_{REF})

The device requires a single-ended external reference voltage (V_{REF}). The external input reference range is from 2.5V to 5.1V. This reference voltage sets the input range from 0V to V_{REF}. See Figure 5-2 to Figure 5-8 for example application circuits and reference voltage settings.

Note: Proper decoupling capacitors should be mounted as close as possible to the reference pin. A combination of a ceramic capacitor (≈ 100 pF) and a tantalum capacitor (≈ 1.0 µF) provides effective high-frequency noise filtering. The small equivalent series resistance (ESR) of the tantalum capacitor helps to dampen any potential AC ripples on the reference pin.

4.2.1 VOLTAGE REFERENCE SELECTION

The performance of the voltage reference has a large impact on the accuracy of high-precision data acquisition systems. The voltage reference should have high-accuracy, low-noise, and low-temperature drift. A ±0.1% output accuracy of the reference directly corresponds to ±0.1% absolute accuracy of the ADC output. The RMS output noise voltage of the reference should be less than 1/2 LSB of the ADC.

4.3 Power-Up Sequence and Auto-Calibration

The device will perform an automatic calibration on power-up approximately 40 ms after all three power rails (AV_{DD}, DV_{IO}, and V_{REF}) are powered by their respective voltage supplies. The calibration process will take approximately 400 ms to complete before the device will be ready for acquisition. To avoid potential auto-calibration issues, all supplies must be fully stabilized < 40 ms from the moment power is initially supplied. All digital activity must be avoided prior to and during device calibration. At higher operating temperatures (>85°C) it may be necessary to provide additional time for the device to complete calibration (up to 550 ms at +125°C). Therefore it is advisable to wait at least 450-500 ms following power-on before initiating any other activity. Otherwise, it may be necessary to send a manual recalibration command to ensure proper operation. See Figure 4-1 for example power-on operation timing, and refer to Figure 6-3 for more details regarding initiating manual recalibration. Once the device finishes calibration it will automatically enter Acquisition (ACQ) mode.



FIGURE 4-1: *Power-Up Sequence and Auto-Calibration Timing Diagram.*

Note:	Unlike manual recalibration, there will be no activity on SDO to indicate completion of auto-calibration. Refer to Figure 6-3 for more details.

5.0 DEVICE OVERVIEW

When the ADC is first powered-up, it performs a self-calibration and enters a low current input acquisition mode (Standby) by itself.

The external reference voltage (V_{REF}) ranging from 2.5V to 5.1V sets the differential input full-scale range (FSR) from $-V_{REF}$ to $+V_{REF}$ for the MCP33131D-025, and the single-ended input full-scale range from 0V to $+V_{REF}$ for the MCP33131-025.

The differential input signal needs an appropriate input common-mode voltage from 0V to V_{REF}, depending on the input signal condition. $V_{REF}/2$ is typically used for a symmetric differential input.

During input acquisition (Standby), the internal input sampling capacitors are connected to the input signal, while most of the internal analog circuits are shutdown to save power. During this input acquisition time (t_{ACQ}), the device consumes less than 1 µA.

The user can operate the device with an easy-to-use SPI-compatible 3-wire interface.

The device initiates data conversion on the rising edge of the conversion-start control (CNVST). The data conversion time (t_{CNV}) is set by the internal clock. Once the conversion is complete and the host lowers CNVST, the output data is available on SDO and the device starts the next input acquisition by itself. During this input acquisition time (t_{ACQ}), the user can clock out the output data by providing the SPI-compatible serial clock (SCLK).

The device provides conversion data with no missing codes. This ADC device family has a large input full-scale range, high precision, high throughput with no output latency, and is an ideal choice for various precision ADC applications.

5.1 Analog Inputs

Figure 5-1 shows a simplified equivalent circuit of the differential input architecture with a switched capacitor input stage. The input sampling capacitors (C_S^+ and C_S^-) are about 31 pF each. The back-to-back diodes (D_1 - D_2) at each input are ESD protection diodes. Note that these ESD diodes are tied to V_{REF}, so that each input signal can swing from 0V to $+V_{REF}$ and from $-V_{REF}$ to $+V_{REF}$ differentially.

During input acquisition (Standby), the sampling switches are closed and each input sees the sampling capacitor (≈ 31 pF) in series with the on-resistance of the sampling switch, R_{SON} (≈ 200Ω).

For high-precision data conversion applications, the input voltage needs to be fully settled within 1/2 LSB during the input acquisition period (t_{ACQ}). The settling time is directly related to the source impedance: A lower impedance source results in faster input settling time. Although the device can be driven directly with a low impedance source, using a low noise input driver is highly recommended.



FIGURE 5-1: *Simplified Equivalent Analog Input Circuit.*

5.1.1 ABSOLUTE MAXIMUM INPUT VOLTAGE RANGE

The input voltage at each input pin ($A_{IN}+$ and $A_{IN}-$) must meet the following absolute maximum input voltage limits:

- ($V_{IN}+$, $V_{IN}-$) < V_{REF} + 0.1V
- ($V_{IN}+$, $V_{IN}-$) > GND - 0.1V

Note: The ESD diodes at the analog input pins are biased from V_{REF}. Any input voltage outside the absolute maximum range can turn on the input ESD protection diodes and results in input leakage current which may cause conversion errors and permanent damage to the device. Care must be taken in setting the input voltage ranges so that the input voltage does not exceed the absolute maximum input voltage range.

5.1.2 INPUT VOLTAGE RANGE FOR DIFFERENTIAL INPUT DEVICE (MCP33131D-025)

The differential input (V_{IN}) and common-mode voltage (V_{CM}) at the input pins are defined by:

EQUATION 5-1: DIFFERENTIAL INPUT

$$V_{IN} = V_{IN^+} - V_{IN^-}$$

$$V_{CM} = \frac{V_{IN^+} + V_{IN^-}}{2}$$

where $V_{IN}+$ is the input at the $A_{IN}+$ pin and $V_{IN}-$ is the input at $A_{IN}-$ pin. The input signal swings around an input common-mode voltage (V_{CM}), typically centered at $V_{REF}/2$ for the best performance.

The absolute value of the differential input (V_{IN}) needs to be less than the reference voltage. The device will output saturated output codes (all 0s or all 1s except sign bit) if the absolute value of the input (V_{IN}) is greater than the reference voltage.

The differential input full-scale voltage range (FSR) is given by the external reference voltage (V_{REF}) setting (see Equation 5-2).

EQUATION 5-2: FSR AND INPUT RANGE FOR MCP33131D-025

$$Input\ Full\text{-}Scale\ Range\ (FSR) = 2V_{REF}$$

Input Range: $-V_{REF} \le V_{IN} \le (V_{REF} - 1\ LSB)$

The absolute value of the differential input (V_{IN}) needs to be less than the reference voltage. The device will output saturated output codes if the absolute value of the input (V_{IN}) is greater than the reference voltage.

Note: Saturated output codes:
`01111111111111` for $V_{IN} > V_{REF}$
`10000000000000` for $V_{IN} < -V_{REF}$

Note: The output of the differential input device (MCP33131D-025) is in binary two's complement format, with the MSb serving as the sign bit. Refer to Table 5-5 for more details on the output code.

5.1.3 INPUT VOLTAGE RANGE FOR SINGLE-ENDED INPUT DEVICE (MCP33131-025)

The single-ended input device (MCP33131-025) has two analog input pins: $A_{IN}+$ and $A_{IN}-$ pins. The analog input signal is applied to the $A_{IN}+$ pin, and the ground reference of the input signal is tied to the $A_{IN}-$ pin. With this setting, the device actually performs the conversion in a pseudo-differential manner.

The voltage difference between $A_{IN}+$ and $A_{IN}-$ is the ADC input (V_{IN}) and needs to be between 0V and $+V_{REF}$ to produce unsaturated output codes. Equation 5-3 shows the input full-scale range (FSR) and input range for the single-ended input device.

EQUATION 5-3: FSR AND INPUT RANGE FOR MCP33151-025 and MCP33141-025

$$Input\ Full\text{-}Scale\ Range\ (FSR) = V_{REF}$$

Input Range: $0V \le V_{IN} \le (V_{REF} - 1\ LSB)$

Where:
$V_{IN} = A_{IN}^+ - A_{IN}^-$

The device will output unipolar straight binary codes for the analog input. If the input (V_{IN}) is greater than the reference voltage (V_{REF}), the output code will be saturated (all 1's). If the input (V_{IN}) is less than or equal to 0V, the output will be all 0's. Refer to Table 5-5 for digital output codes.

5.2 Analog Input Conditioning Circuits for Differential Input Device: MCP33131D-025

The MCP33131D-025 supports various input types, such as: (a) fully-differential inputs, (b) arbitrary waveform inputs and (c) single-ended inputs.

5.2.1 FULLY-DIFFERENTIAL INPUT SIGNALS

The MCP33131D-025 provides the best linearity performance with fully-differential inputs. Figure 5-2 shows an example of a fully-differential input conditioning circuit with a differential input driver followed by an RC anti-aliasing filter. Figure 5-3 shows its transfer function.

The differential input (V_{IN}) between the two differential ADC analog input pins (A_{IN}+, A_{IN}-) swings from -V_{REF} to +V_{REF} centered at the input common-mode voltage (V_{OCM}).

The front-end differential driver provides a low output impedance, which provides fast settling of the analog inputs during the acquisition phase and provides isolation between the signal source and the ADC. The RC low-pass anti-aliasing filter band-limits the output noise of the input driver and attenuates the kick-back noise spikes from the ADC during conversion.

Figure 5-2 is the reference circuit that is used to collect most of the linearity performance data shown in Table 1-1.

The differential input driver shown in Figure 5-2 can be replaced with a low noise dual-channel op-amp. See **Section 5.4 "ADC Input Driver Selection"** for the driver selection.

5.2.2 ARBITRARY WAVEFORM INPUT SIGNALS

The MCP33131D-025 can convert input signals with arbitrary waveforms at the inputs A_{IN}+ and A_{IN}-. These inputs can be symmetric, non-symmetric or independent with respect to each other.

In the arbitrary input configuration, each ADC analog input is connected to a single ended source ranging from 0V to V_{REF}. In this case, the ADC converts the voltage difference between the two input signals. Figure 5-4 shows the configuration example for the arbitrary input signals.

5.2.3 SINGLE-ENDED INPUT SIGNALS

Although the MCP33131D-025 is a fully-differential input device, it can also convert single-ended input signals. The most commonly recommended single-ended configurations are:

(a) pseudo-differential bipolar configuration and
(b) pseudo-differential unipolar configuration.

5.2.3.1 Pseudo-Differential Bipolar Configuration

In the pseudo-differential bipolar configuration, one of the ADC analog inputs (typically A_{IN}-) is driven with a fixed DC voltage (typically $V_{REF}/2$), while the other (A_{IN}+) is connected to a single-ended signal in the range 0V to V_{REF}.

In this case, the ADC converts the voltage difference between the single-ended signal and the DC voltage. Figure 5-5 shows the configuration example and Figure 5-6 shows its transfer function.

5.2.3.2 Pseudo-Differential Unipolar Configuration

In the pseudo-differential unipolar input configuration, one of the ADC analog inputs (typically A_{IN}-) is connected to ground, while the other (A_{IN}+) is connected to a single ended signal in the range 0V to V_{REF}.

In this case, the ADC converts the voltage difference between the single ended signal and ground. Figure 5-7 shows the configuration example and Figure 5-8 shows its transfer function.



Note 1: Contact Microchip Technology Inc. for the MCP6D11 differential driver application circuits.
2: Contact Microchip Technology Inc. for the MCP1501 voltage reference application circuit.

FIGURE 5-2: *Input Conditional Circuit for Fully-Differential Input.*



FIGURE 5-3: *Transfer Function for Figure 5-7. See the output code example in Table 5-5.*



Note 1: Contact Microchip Technology Inc. for availability of the low-noise input driver amplifiers.
2: Contact Microchip Technology Inc. for the MCP1501 voltage reference application circuit.

FIGURE 5-4: *Input Configuration for Arbitrary Waveform Input Signals.*



Note 1: Contact Microchip Technology Inc. for availability of the low-noise input driver amplifiers.
2: Contact Microchip Technology Inc. for the MCP1501 voltage reference application circuit.

FIGURE 5-5: *Pseudo-Differential Bipolar-Input Configuration for Single-Ended Input Signal.*



FIGURE 5-6: *Transfer Function for Figure 5-5. See the output code example in Table 5-5.*



Note 1: Contact Microchip Technology Inc. for availability of the low-noise input driver amplifiers.
2: Contact Microchip Technology Inc. for the MCP1501 voltage reference application circuit.

FIGURE 5-7: *Pseudo-Differential Unipolar-Input Configuration for Single-Ended Input Signal.*



FIGURE 5-8: *Transfer Function for Figure 5-7. See the output code example in Table 6-8.*

5.3 Analog Input Conditioning Circuit for Single-Ended Input Device: MCP33131-025

The MCP33131-025 can be driven directly when the source impedance of the input driver is low.

Large source impedance of the input signal may affect the ADC's performance. In general, the source impedance is less sensitive to the ADC's DC performances such as INL and DNL. However, it affects significantly to the dynamic performances such as THD, SFDR and SNR.

Therefore, it is a good design practice to isolate the ADC input from the high impedance source using a low noise input driver amplifier. Figure 5-9 shows an input configuration example using a low-noise OP amplifier such as MCP6286 and Figure 5-10 shows the transfer function of the MCP33131-025.



Note 1: Contact Microchip Technology Inc. for more selections of the low-noise input driver amplifiers.
2: Contact Microchip Technology Inc. for the MCP1501 application circuit.

FIGURE 5-9: *Unipolar-Input Application Example.*



FIGURE 5-10: *Transfer Function for Figure 5-9.*

5.4 ADC Input Driver Selection

The noise and distortion of the ADC input driver can degrade the dynamic performance (SNR, SFDR, and THD) of the overall ADC application system. Therefore, the ADC input driver needs better performance specifications than the ADC itself. The data sheet of the driver typically shows the output noise voltage and harmonic distortion parameters.

Figure 5-11 shows a simplified system noise presentation block diagram for the front-end driver and ADC.



FIGURE 5-11: *Simplified System Noise Representation.*

- **Unity-Gain Bandwidth:**

An input driver with higher bandwidth usually results in better overall linearity performance. Typically, the driver should have the unity-gain bandwidth greater than 5 times the -3 dB cutoff frequency of the anti-aliasing filter:

EQUATION 5-4: BANDWIDTH REQUIREMENT FOR ADC INPUT DRIVER

$$BW_{Input\ Driver} \geq 5 \times f_B \quad \text{(Hz)}$$
$$\geq \frac{5}{2\pi RC} \quad \text{for a single-pole RC filter}$$

where, f_B = -3 dB bandwidth of RC anti-aliasing filter as shown in Figure 5-11.

- **Distortion:**

The nonlinearity characteristics of the input driver cause distortions in the ADC output. Therefore, the input driver should have less distortion than the ADC itself. The recommended total harmonic distortion (THD) of the driver is at least 10 dB less than that of the ADC:

EQUATION 5-5: RECOMMENDED THD FOR ADC INPUT DRIVER

$$THD_{Input\ Driver} \leq THD_{ADC} - 10 \quad \text{(dB)}$$

- **ADC Input-Referred Noise:**

When the ADC is operating with a full-scale input range, the ADC input-referred RMS noise is approximated as shown in Equation 5-6.

EQUATION 5-6: ADC INPUT-REFERRED NOISE

$$V_{N\_ADC\ Input\text{-}Referred\ Noise} = \frac{FSR}{2\sqrt{2}} 10^{-\frac{SNR}{20}} \quad \text{(V)}$$
$$= \frac{V_{REF}}{\sqrt{2}} 10^{-\frac{SNR}{20}} \quad \text{for differential input}$$
$$= \frac{V_{REF}}{2\sqrt{2}} 10^{-\frac{SNR}{20}} \quad \text{for single-ended input}$$

where FSR is the input full-scale range of ADC.

- **Noise Contribution from the Front-End Driver:**

The noise from the input driver can degrade the ADC's SNR performance. Therefore, the selected input driver should have the lowest possible broadband noise density and 1/f noise. When an anti-aliasing filter is used after the input driver, the output noise density of the input driver is integrated over the -3 dB bandwidth of the filter.

Equation 5-7 shows the RMS output noise voltage calculation using the RC filter's bandwidth and noise density (e_N) of the input driver. G_N in Equation 5-7 is the noise gain of the driver amplifier and becomes 1 for a unity gain buffer driver.

EQUATION 5-7: NOISE FROM FRONT-END DRIVER AMPLIFIER

$$V_{N\_RMS\_Driver\ Noise} \approx G_N \frac{e_N}{\sqrt{2}} \sqrt{\pi\ f_B} \quad \text{(V)}$$

where e_N is the broadband noise density (V/√Hz) of the front-end driver amplifier and is typically given in its data sheet. In Equation 5-7, 1/f noise ($e_{NFlicker}$) is ignored assuming it is very small compared to the broadband noise (e_N).

For high precision ADC applications, the noise contribution from the front-end input driver amplifier is typically constrained to be less than about 20% (or 1/5 times) of the ADC input-referred noise as shown in Equation 5-8:

EQUATION 5-8: RECOMMENDED ADC INPUT DRIVER NOISE

$$V_{N\_RMS\_Driver\ Noise} \leq \frac{1}{5} V_{N\_ADC\ Input\text{-}Referred\ Noise}$$

Using Equation 5-6 to Equation 5-8, the recommended noise voltage density (e_N) limit of the ADC input driver is expressed in Equation 5-9:

EQUATION 5-9: NOISE DENSITY FOR ADC INPUT DRIVER

$$G_N \frac{e_N}{\sqrt{2}}\sqrt{\pi\ f_B} \leq \frac{1}{5}\ V_{N\_ADC\ Input\text{-}Referred\ Noise}$$

(a) e_N for differential input ADC:

$$e_N \leq \frac{1}{5\ G_N}\frac{1}{\sqrt{\pi\ f_B}}\ V_{REF}\ 10^{-\frac{SNR}{20}}\ \left(\frac{V}{\sqrt{Hz}}\right)$$

(b) e_N for single-ended input ADC:

$$e_N \leq \frac{1}{10\ G_N}\frac{1}{\sqrt{\pi\ f_B}}\ V_{REF}\ 10^{-\frac{SNR}{20}}\ \left(\frac{V}{\sqrt{Hz}}\right)$$

Using Equation 5-9, the recommended maximum noise voltage density limit for the unity gain input driver, for an ADC, can be estimated. Table 5-1 and Table 5-2 show a few example results with G_N = 1. The user may use these tables as a reference when selecting the ADC input driver amplifier.

TABLE 5-1: Recommended Maximum Noise Voltage Density (e_N) of Input Driver for MCP33131D-025

ADC (Note 1)			RC Filter	ADC Input Driver Amplifier (G_N = 1)
V_{REF}	SNR (dBFS)	ADC Input-Referred Noise	f_B (Note 2)	Noise Voltage Density (e_N)
2.5V	87	79.1 µV	3 MHz	7.3 nV/√Hz
			4 MHz	6.3 nV/√Hz
			5 MHz	5.6 nV/√Hz
3.3V	89	82.8 µV	3 MHz	7.6 nV/√Hz
			4 MHz	6.6 nV/√Hz
			5 MHz	5.9 nV/√Hz
5V	92	88.8 µV	3 MHz	8.2 nV/√Hz
			4 MHz	7.1 nV/√Hz
			5 MHz	6.3 nV/√Hz

Note 1: See Equation 5-6 for the ADC input-referred noise calculation for differential input.
2: f_B is -3 dB bandwidth of the RC anti-aliasing filter.

TABLE 5-2: Recommended Maximum Noise Voltage Density (e_N) of Input Driver for MCP33131-025

ADC (Note 1)			RC Filter	ADC Input Driver Amplifier (G_N = 1)
V_{REF}	SNR (dBFS)	ADC Input-Referred Noise	f_B (Note 2)	Noise Voltage Density (e_N)
2.5V	81	78.8 µV	3 MHz	7.3 nV/√Hz
			4 MHz	6.3 nV/√Hz
			5 MHz	5.6 nV/√Hz
3.3V	83	82.6 µV	3 MHz	7.6 nV/√Hz
			4 MHz	6.6 nV/√Hz
			5 MHz	5.9 nV/√Hz
5V	87	79 µV	3 MHz	7.3 nV/√Hz
			4 MHz	6.3 nV/√Hz
			5 MHz	5.6 nV/√Hz

Note 1: See Equation 5-6 for the ADC input-referred noise calculation for differential input.
2: f_B is -3 dB bandwidth of the RC anti-aliasing filter.

5.5 Device Operation

When the ADC is first powered-up, it self-calibrates internal systems and enters input acquisition mode by itself. The device operates in two phases: **(a)** Input Acquisition (Standby) and **(b)** Data Conversion. Figure 5-12 shows the ADC operating sequence.

5.5.1 INPUT ACQUISITION PHASE (STANDBY)

During the input acquisition phase (t_{ACQ}), also called Standby, the two input sampling capacitors, C_S^+ and C_S^-, are connected to the $A_{IN}+$ and $A_{IN}-$ pins, respectively. The input voltage is sampled until a rising edge on CNVST is detected. The input voltage should be fully settled within 1/2 LSB during t_{ACQ}.

During this input acquisition time (t_{ACQ}), the ADC consumes less than 1 µA. The acquisition time (t_{ACQ}) is user-controllable. The system designer can increase the acquisition time (t_{ACQ}) as long as needed for additional power savings.

5.5.2 DATA CONVERSION PHASE

The start of the conversion is controlled by CNVST. On the rising edge of CNVST, the sampled charge is locked (sample switches are opened) and the ADC performs the conversion. Once a conversion is started, it will not stop until the current conversion is complete. The data conversion time (t_{CNV}) is not user controllable. After the conversion is complete and the host lowers CNVST, the output data is presented on SDO.

Any noise injection during the conversion phase may affect the accuracy of the conversion. To reduce external environment noise, minimize I/O events and running clocks during the conversion time.

The output data is clocked out MSB first. While the output data is being transferred, the device enters the next input acquisition phase.

Note: Transferring output data during the acquisition phase can disturb the next input sample. It is highly recommended to allow at least t_{QUIET} (10 ns, typical) between the last edge on the SPI interface and the rising edge on CNVST. See Figure 1-1 for t_{QUIET}.



FIGURE 5-12: *Device Operating Sequence.*

5.5.3 SAMPLE (THROUGHPUT) RATE

The device completes data conversion within the maximum specification of the data conversion time (t_{CNV}). The continuous input sample rate is the inverse of the sum of input acquisition time (t_{ACQ}) and data conversion time (t_{CNV}). Equation 5-10 shows the continuous sample rate calculation using the minimum and maximum specifications of the input acquisition time (t_{ACQ}) and data conversion time (t_{CNV}).

EQUATION 5-10: SAMPLE RATE

$$\text{Sample Rate} = \frac{1}{(t_{ACQ} + t_{CNV})}$$

$$= \frac{1}{(2700ns + 1300ns)} = 250kSPS$$

5.5.4 SERIAL SPI CLOCK FREQUENCY REQUIREMENT

The ADC output is collected during the input acquisition time (t_{ACQ}). For continuous input sampling and data conversion sequence, the SPI clock frequency should be fast enough to clock out all output data bits during the input acquisition time (t_{ACQ}). For the continuous sampling rate (f_S), the minimum SPI clock frequency requirement is determined by the following equation:

EQUATION 5-11: SPI CLOCK FREQUENCY REQUIREMENT

$$t_{ACQ} = N \times T_{SCLK} + t_{QUIET} + t_{EN}$$

$$f_{SCLK} = \frac{1}{T_{SCLK}} = \frac{N}{t_{ACQ} - (t_{QUIET} + t_{EN})}$$

where N is the number of output data bits, given by

N = 16-bit for MCP33131x-025

T_{SCLK} = Period of SPI clock

$N \times T_{SCLK}$ = Output data window

t_{QUIET} = Quiet time between the last output bit and beginning of the next conversion start.
= 10 ns (min)

t_{EN} = Output enable time = 10 ns (max), with $DV_{IO} \geq 2.3V$

Note: See Figure 1-1 for interface timing diagram.

where f_{SCLK} is the minimum SPI serial clock frequency required to transfer all N-bits of the output data during input acquisition time (t_{ACQ}).

Table 5-3 shows an example of calculated minimum SPI clock (f_{SCLK}) requirements for various input acquisition times for the 16-bit 250 kSPS devices.

TABLE 5-3: RECOMMENDED SPI CLOCK SPEED VS. INPUT ACQUISITION TIME (T_{ACQ})

Input Acquisition Time: t_{ACQ} (nS) (Note 4)	Data Conversion Time t_{CONV} (nS) (Note 4)	SPI Clock (f_{SCLK}) Speed Requirement (Note 1), (Note 2)	Sample Rate: f_S (kSPS) (Note 3)
2700	1300	5.97 MHz	250
3144.5	1300	5.13 MHz	225
3700		4.35 MHz	200
4414.3		3.65 MHz	175
5367		3 MHz	150
6700		2.4 MHz	125
8700		1.85 MHz	100
12033.3		1.34 MHz	75
18700		0.86 MHz	50
38700		0.42 MHz	25

Note 1: This is the minimum SPI clock speed requirement to collect all 16-bits of the ADC output during the input acquisition time (t_{ACQ}), when the ADC is operating in continuous input sampling mode.

2: See Equation 5-11 for the calculation of the SPI clock speed requirement.

3: In the sample rate calculation, an additional 20 ns is added to t_{ACQ} to account for t_{QUIET} and t_{EN}.

4: t_{CONV} is fixed by the ADC and is not user controllable. However, the user can adjust t_{ACQ} to achieve a desired continuous sample rate.

5.6 Transfer Function

For the MCP33131D-025, the differential analog input is defined as $V_{IN} = (V_{IN}+) – (V_{IN}-)$.

where $V_{IN}+$ is the analog input voltage at $A_{IN}+$ pin and $V_{IN}-$ is the voltage at $A_{IN}-$ pin,

For the MCP33131-025, the single-ended input device is actually operated as a pseudo-differential input defined as:

$V_{IN} = (V_{IN}+) – (V_{IN}-)$,

where $V_{IN}+$ is the analog input voltage at $A_{IN}+$ pin with respect to the ground reference (GND), and $V_{IN}-$ is the voltage at $A_{IN}-$ pin, which is 0V when tied to the analog input ground reference (GND).

The LSB size is given by Equation 5-12. and an example of LSB size vs. reference voltage is summarized in Table 5-4.

EQUATION 5-12: LSB SIZE (EXAMPLE)

$$LSB = \frac{2V_{REF}}{2^N} \quad \text{for Differential Input Device}$$

$$= \frac{V_{REF}}{2^N} \quad \text{for Single-Ended Input Device}$$

Where *N* is the resolution of the ADC in bits.

TABLE 5-4: LSB SIZE VS. REFERENCE

Reference Voltage (V_{REF})	LSB Size	
	MCP33131D-025 (Differential Input)	MCP33131-025 (Single-Ended Input)
2.5V	76.3 µV	38.2 µV
2.7V	82.4 µV	41.2 µV
3V	91.6 µV	45.8 µV
3.3V	100.7 µV	50.4 µV
3.5V	106.8 µV	53.4 µV
4V	122.1 µV	61.0 µV
4.5V	137.3 µV	68.7 µV
5V	152.6 µV	76.3 µV
5.1V	155.6 µV	77.8 µV

Figure 5-13 and Figure 5-14 show the ideal transfer functions for the MCP33131D-025 and MCP33131-025, respectively. Table 5-5 shows the digital output codes.



FIGURE 5-13: *Ideal Transfer Function for Differential Input ADC: MCP33131D-025.*



FIGURE 5-14: *Ideal Transfer Function Single-Ended Input ADC: MCP33131-025.*

5.7 Digital Output Codes

5.7.1 DIGITAL OUTPUT CODE FOR DIFFERENTIAL INPUT CONFIGURATIONS: See Figure 5-2 to Figure 5-6 WITH MCP33131D-025

The digital output code is proportional to the input voltage. The output data for the differential input ADC (MCP33131D-025) is in two's complement format. With this coding scheme the MSB can be considered a sign indicator. When the MSB is a logic '0', the input is positive. When the MSB is a logic '1', the input is negative. The following is an example of the output code:

(a) for a negative full-scale input:
Analog Input: $(V_{IN}+) - (V_{IN}-) = -V_{REF}$
Output Code: 1000...0000
(b) for a zero differential input:
Analog Input: $(V_{IN}+) - (V_{IN}-) = 0V$
Output Code: 0000...0000
(c) for a positive full-scale input:
Analog Input: $(V_{IN}+) - (V_{IN}-) = +V_{REF}$
Output Code: 0111...1111

The MSB (sign bit) is always transmitted first through the SDO pin.

The code will be locked at 0111...11 for all voltages greater than (V_{REF} - 1 LSB) and 1000...00 for voltages less than $-V_{REF}$. Table 5-5 shows an example of output codes of various input levels.

5.7.2 DIGITAL OUTPUT CODE FOR SINGLE-ENDED INPUT CONFIGURATIONS: See Figure 5-9 and Figure 5-10 WITH MCP33131-025

The digital output code is proportional to the input voltage. The output data for the single-ended input ADC is in unipolar straight binary format. The following is an example of the output code:

(a) for a zero or negative input:
Analog Input: $V_{IN} \leq 0$ (V)
Output Code: 0000...0000
(b) for a mid-scale input:
Analog Input: $V_{IN} = +V_{REF}/2$ (V)
Output Code: 1000...0000
(c) for a positive full-scale input:
Analog Input: $V_{IN} = +V_{REF}$ (V)
Output Code: 1111...1111

The code will be locked at 1111...11 for all voltages greater than (V_{REF} - 1 LSB) and 0000...00 for voltages less than 0V. Table 5-5 shows an example of output codes of various input levels.

Note:	Collect the output code at SDO on the falling edge of SCLK.

TABLE 5-5: DIGITAL OUTPUT CODE

Input Voltage (V)	Digital Output Codes	
	MCP33131D-025 (Differential Input ADC) (Note 1)	MCP33131-025 (Single-Ended Input ADC)
V_{REF}	0111-1111-1111-1111	1111-1111-1111-1111
V_{REF} - 1 LSB	0111-1111-1111-1111	1111-1111-1111-1111
. .	. .	. .
$V_{REF}/2$ LSB	0100-0000-0000-0000	1000-0000-0000-0000
. .	. .	. .
2 LSB	0000-0000-0000-0010	0000-0000-0000-0010
1 LSB	0000-0000-0000-0001	0000-0000-0000-0001
0V	0000-0000-0000-0000	0000-0000-0000-0000
-1 LSB	1111-1111-1111-1111	0000-0000-0000-0000
-2 LSB	1111-1111-1111-1110	0000-0000-0000-0000
. .	. .	. . (Note 2)
$-V_{REF}$	1000-0000-0000-0000	0000-0000-0000-0000

Note 1: The MSB in the differential input ADC (MCP33131D-025) is the sign bit.
2: The analog input is below the GND reference, which can cause the ESD diode to turn on.

5.7.3 DIGITAL OUTPUT CODE WHEN MCP33131D-025 IS USED AS SINGLE-ENDED INPUT CONFIGURATION (See Figure 5-7)

The MCP33131D-025 is designed for a differential input configuration; therefore, it computes a sign-bit. When a single-ended input configuration is used as shown in Figure 5-7, the input is always unipolar and above the GND level. Because of this, the sign-bit (MSB) must be ignored and the remaining bits are used as straight binary code.

Table 5-6 shows the output code example when the input is configured as a pseudo-differential unipolar-input for a single-ended input signal as shown in Figure 5-7. Note that the LSB is computed using the same differential input ADC equation in Equation 5-12.

TABLE 5-6: DIGITAL OUTPUT CODE FOR MCP33131D-025 WITH SINGLE-ENDED INPUT (Note 1)

Input Voltage (V)	Digital Output Codes (Note 2)
	MCP33131D-025 (Differential Input ADC)
V_{REF}	X111-1111-1111-1111
V_{REF} - 1 LSB	X111-1111-1111-1111
. .	. .
2 LSB	X000-0000-0000-0010
1 LSB	X000-0000-0000-0001
≤ 0V	X000-0000-0000-0000

Note 1: Refer to Figure 5-7.
2: The MSB is a “don’t care” bit.

6.0 DIGITAL SERIAL INTERFACE

The device has a SPI-compatible serial digital interface using four digital pins: CNVST, SDI, SDO and SCLK.

Figure 6-1 shows the connection diagram with the host device and Figure 6-2 shows the SPI-compatible serial interface timing diagram.

The SDI pin can be tied to the digital I/O interface supply voltage (DV_{IO}) or just maintain logic “High” level by the host. The CNVST pin is used for both chip select ($\overline{CS}$) and conversion-start control.

A rising edge on CNVST initiates the conversion process. Once the conversion is initiated, the device will complete the conversion regardless of the state of CNVST. This means the CNVST pin can be used for other purposes during t_{CNV}.

When the conversion is complete, the output is available at SDO by lowering CNVST. Data is sent MSB-first and changes on the falling edge of SCLK.

A digital host collects the data (SDO) on the falling edge of SCLK.

SDO returns to high-Z state after the last data bit is clocked out or when CNVST goes high, whichever occurs first.



Note 1: Adding this pull-up is needed when monitoring status of Recalibrate.

FIGURE 6-1: *Digital Interface Connection Diagram.*



Note 1: SDI must maintain “High” during the entire t_{CYC}.
2: Any SCLK toggling events (dummy clocks) before CNVST is changed to “Low” are ignored.
3: t_{EN} when CNVST is lowered after t_{CNV} (Max).
4: t_{EN} when CNVST is lowered before t_{CNV} (Max).
5: Recommended data detection: Detect SDO on the falling edge of SCLK.

FIGURE 6-2: *SPI™ Compatible Serial Interface Timing Diagram.*

6.1 Recalibrate Command

The user may use the recalibrate command in the following cases:

- When the reference voltage was not fully settled during the first-power sequence.
- During operation, to ensure optimum performance across varying environment conditions, such as reference voltage and temperature.

A self-calibration is initiated by sending the recalibrate command. The host device sends a recalibrate command by transmitting 1024 SCLK pulses (including the clocks for data bits) while the device is in the acquisition phase (Standby).

The device drives SDO low during the recalibration procedure, and returns to high-Z once completed. The status of the recalibration procedure can be monitored by placing a pull-up on SDO, so that SDO goes high when the recalibration is complete.

Figure 6-3 shows the recalibrate command timing diagram. The calibration takes approximately 500 ms (t_{CAL}).



Note **1:** SDI must remain "High" during the entire recalibration cycle.
2: The 1024 clocks include the clocks for data bits.
3: SDO outputs "Low" during calibration, and Hi-Z when exiting the calibration.
4: After finishing the recalibration procedure, the device is ready for a new input sampling immediately.

FIGURE 6-3: *Recalibrate Command Timing Diagram.*

Note: When the device performs a self-calibration, it is important to note that both AV_{DD} and the reference voltage (V_{REF}) must be stabilized for a correct calibration. This is also true when the device is first powered-up, the reference voltage (V_{REF}) must be stabilized before self-calibration begins. This means the V_{REF} must be provided prior to supplying AV_{DD} or within about 40 ms after supplying AV_{DD}. Refer to Figure 4-1.

7.0 DEVELOPMENT SUPPORT

7.1 Device Evaluation Board

Microchip offers a high speed/high precision SAR ADC evaluation platform which can be used to evaluate Microchip's latest high speed/high resolution SAR ADC products. The platform consists of an MCP331x1x-XX evaluation board, a data capture board (EV64F02A), and a PC-based Graphical User Interface (GUI) software.

Figure 7-1 shows the evaluation tool. This evaluation platform allows users to quickly evaluate the ADC's performance for their specific application requirements.

Note:	Contact Microchip Technology Inc. for the PIC32 MCU firmware and the MCP331x1x-XX Evaluation Kit.



FIGURE 7-1: *MCP331x1x-XX Evaluation Kit.*

7.2 PCB Layout Guidelines:

Microchip provides the schematics and PCB layout of the MCP331x1x-XX Evaluation Board. It is strongly recommended that the user references the example circuits and PCB layouts.

A good schematic with low noise PCB layout is critical for high performing ADC application system designs. A few guidelines are listed below:

- Use low noise supplies (AV_{DD}, DV_{IO}, and V_{REF}).
- All supply voltage pins, including reference voltage, need decoupling capacitors. Decoupling capacitor requirements for each supply pin are shown in Table 4-1.

- Use NPO or COG type capacitor for the RC anti-aliasing filters in the analog input network.
- Keep the analog circuit section (analog input driver amplifiers, filters, voltage reference, ADC, etc.) with an analog ground plane, and the digital circuit section (MCU, digital I/O interface) with a digital ground plane. Keep these sections as much apart as possible. This will minimize any digital switching noise coupling into the analog section.
- Connect the analog and digital ground planes at a single point (away from the sensitive analog sections) with a 0 Ω resistor or with a ferrite bead. See Figure 7-2 as an example of separated ground planes.
- Keep the clock and digital output data lines short and away from the sensitive analog sections as much as possible.
- **PCB material and Layers:** Low loss FR-4 material is most commonly used. The following 4 layers are recommended:

  (a) Top Layer: Most of the noise-sensitive analog components are populated on the top layer. Use all unused surface area as ground planes: analog ground plane in analog circuit section and digital ground in digital circuit section. These ground planes need to be tied to the corresponding ground planes in the second and bottom layers using multiple vias.

  (b) 2nd Layer: Use this layer as the ground plane: Analog ground plane under the analog circuit section of the top layer and digital ground plane under the digital circuit section on the top layer. Each ground plane is tied to its corresponding ground plane of top and bottom layers using multiple vias.

  (c) 3rd Layer: This layer is used to distribute various power supplies of the circuits. Use separate trace paths for the power supplies of analog and digital sections. Do not use the same power supply source for both analog and digital circuits.

  (d) Bottom Layer: This layer is mostly used as a solid ground plane: Analog ground plane under the analog circuit section of the top layer and digital ground plane under the digital circuit section on the top layer. Each ground plane is tied to its corresponding ground plane of all layers using multiple vias.

  Figure 7-2 and Figure 7-3 show brief examples of the PCB layout. See more details of the schematics and PCB layout in the MCP331x1D-XX Evaluation Board User's Guide.



FIGURE 7-2: *PCB Layout Example: Analog and Digital Ground Planes.*



(a) PCB layout example



(b) Schematic example from the MCP331x1D-XX Evaluation Board

FIGURE 7-3: *PCB Layout Example: See more details in the MCP331x1x-XX EV Kit User's Guide.*

NOTES:

8.0 TERMINOLOGY

Analog Input Bandwidth (Full-Power Bandwidth)

The analog input frequency at which the spectral power of the fundamental frequency (as determined by FFT analysis) is reduced by 3 dB.

Aperture Delay or Sampling Delay

This is the time delay between the rising edge of the CNVST input and when the input signal is held for a conversion.

Differential Nonlinearity (DNL, No Missing Codes)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. No missing codes to 16-bit resolution indicates that all 65,536 codes (16,384 codes for 14-bit, 4096 codes for 12-bit) must be present over all the operating conditions.

Integral Nonlinearity (INL)

INL is the maximum deviation of each individual code from an ideal straight line drawn from negative full scale through positive full scale.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the power of the fundamental (P_S) to the noise floor power (P_N), below the Nyquist frequency and excluding the power at DC and the first nine harmonics.

EQUATION 8-1:

$$SNR = 10log\left(\frac{P_S}{P_N}\right)$$

SNR is either given in units of dBc (dB to carrier), when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale), when the power of the fundamental is extrapolated to the converter full-scale range.

Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D) below the Nyquist frequency, but excluding DC:

EQUATION 8-2:

$$SINAD = 10log\left(\frac{P_S}{P_D + P_N}\right) = -10log\left[10^{-\frac{SNR}{10}} - 10^{-\frac{THD}{10}}\right]$$

SINAD is either given in units of dBc (dB to carrier), when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale), when the power of the fundamental is extrapolated to the converter full-scale range.

Effective Number of Bits (ENOB)

The effective number of bits for a sine wave input at a given input frequency can be calculated directly from its measured SINAD using the following formula:

EQUATION 8-3:

$$ENOB = \frac{SINAD - 1.76}{6.02}$$

Gain Error

Gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error is usually expressed in LSB or as a percentage of full-scale range (%FSR).

Offset Error

The major carry transition should occur for an analog value of ½ LSB below $A_{IN}+ = A_{IN}-$. Offset error is defined as the deviation of the actual transition from that point.

Temperature Drift

The temperature drift for offset error and gain error specifies the maximum change from the initial (+25°C) value to the value at across the T_{MIN} to T_{MAX} range. The value is normalized by the reference voltage and expressed in μV/°C or ppm/°C.

Maximum Conversion Rate

The maximum clock rate at which parametric testing is performed.

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier) or dBFS.

Total Harmonic Distortion (THD)

THD is the ratio of the power of the fundamental (P_S) to the summed power of the first 13 harmonics (P_D).

EQUATION 8-4:

$$THD = 10log\left(\frac{P_S}{P_D}\right)$$

THD is typically given in units of dBc (dB to carrier). THD is also shown by:

EQUATION 8-5:

$$THD = -20log\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + \ldots + V_n^2}}{V_1^2}$$

Where:

V_1 = RMS amplitude of the fundamental frequency

V_1 through V_n = Amplitudes of the second through n^{th} harmonics

Common-Mode Rejection Ratio (CMRR)

Common-mode rejection is the ability of a device to reject a signal that is common to both sides of a differential input pair. The common-mode signal can be an AC or DC signal or a combination of the two. CMRR is measured using the ratio of the differential signal gain to the common-mode signal gain and expressed in dB with the following equation:

EQUATION 8-6:

$$CMRR = 20log\left(\frac{A_{DIFF}}{A_{CM}}\right)$$

Where:

A_{DIFF} = ΔOutput Code/ΔDifferential Voltage

A_{DIFF} = ΔOutput Code/ΔCommon-Mode Voltage

9.0 PACKAGING INFORMATION

9.1 Package Marking Information

10-Lead MSOP (3x3 mm)



Corresponding Part Number:

31-25 = MCP33131-025
31D-25 = MCP33131D-025

Example



10-Lead TDFN (3x3x0.9 mm)



Corresponding Part Number:

312 = MCP33131-025
31D2 = MCP33131D-025

Example



Legend:	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week ‘01’)
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

10-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW



SIDE VIEW



END VIEW

Microchip Technology Drawing C04-021-MS Rev F Sheet 1 of 2

10-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		10	
Pitch	e		0.50 BSC	
Overall Height	A	-	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	E		4.90 BSC	
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1		0.95 REF	
Foot Angle	Θ	0°	-	8°
Mold Draft Angle	Θ1	5°	-	15°
Lead Thickness	c	0.08	-	0.23
Lead Width	b	0.15	-	0.33

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-021-MS Rev F Sheet 2 of 2

10-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C		4.40	
Overall Width	Z			5.80
Contact Pad Width (X10)	X1			0.30
Contact Pad Length (X10)	Y1			1.40
Distance Between Pads (X5)	G1	3.00		
Distance Between Pads (X8)	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2021-MS Rev F

10-Lead Thin Plastic Dual Flat, No Lead Package (MN) - 3x3x0.8mm Body [TDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-185A Sheet 1 of 2

10-Lead Thin Plastic Dual Flat, No Lead Package (MN) - 3x3x0.8mm Body [TDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		10	
Pitch	e		0.50 BSC	
Overall Height	A	0.70	0.75	0.80
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Length	D		3.00 BSC	
Exposed Pad Length	D2	2.20	2.30	2.35
Overall Width	E		3.00 BSC	
Exposed Pad Width	E2	1.55	1.65	1.70
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated
4. Dimensioning and tolerancing per ASME Y14.5M

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-0185A Sheet 2 of 2

APPENDIX A: REVISION HISTORY

Revision A (December 2025)

- Initial release of this document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X	–XX	X	–X	/XX
Device	Input Type	Sample Rate	Tape and Reel	Temperature Range	Package

Device:	MCP33131D-025:	250 kSPS 16-Bit Differential Input SAR ADC
	MCP33131-025:	250 kSPS 16-Bit Single-Ended Input SAR ADC
Input Type	D: Differential Input Device Blank: Single-Ended Input Device	
Sample Rate:	025 = 250 kSPS 05 = 500 kSPS 10 = 1 Msps	
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel	
Temperature Range:	E = -40°C to +125°C (Extended) I = -40°C to +85°C (Industrial)	
Package:	MS = Plastic Micro Small Outline Package (MSOP), 10-Lead MN = Thin Plastic Dual Flat No Lead Package (TDFN), 10-Lead	

Note: Tape and Reel identifier appears only in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

Examples:

a) MCP33131D-025-I/MS: 250 kSPS, 10LD MSOP, 16-bit device, Differential Input

b) MCP33131D-025T-I/MS: 250 kSPS, 10LD MSOP, Tape and Reel, 16-bit device, Differential Input

c) MCP33131D-025-I/MN: 250 kSPS, 10LD TDFN, 16-bit device, Differential Input

d) MCP33131D-025T-I/MN: 250 kSPS, 10LD TDFN, Tape and Reel, 16-bit device, Differential Input

e) MCP33131-025-I/MS: 250 kSPS, 10LD MSOP, 16-bit device, Single-Ended Input

f) MCP33131-025T-I/MS: 250 kSPS, 10LD MSOP, Tape and Reel, 16-bit device, Single-Ended Input

g) MCP33131-025-I/MN: 250 kSPS, 10LD TDFN, 16-bit device, Single-Ended Input

h) MCP33131-025T-I/MN: 250 kSPS, 10LD TDFN, Tape and Reel, 16-bit device, Single-Ended Input

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks.

ISBN: 979-8-3371-2484-1

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.