

CIPOS™ Tiny IM323

IM323-M6G/IM323-M6G2

Description

The CIPOS™ Tiny IM323 product group offers the chance for integrating various power and control components to increase reliability, optimize PCB size and system costs. It is designed to control three phase AC motors and permanent magnet motors in variable speed drives for application like an air conditioning and refrigerator. The package concept is specially adapted to power application, which need good thermal conduction and electrical isolation, also EMI-save control and overload protection. The reverse conducting IGBTs are combined with an optimized SOI gate driver for excellent electrical performance.


Features

Package

- Fully isolated Dual In-Line molded module
- Applied full-package
- Lead-free terminal plating; RoHS compliant

Inverter

- 600 V Reverse conducting, RCD2 IGBT
- Rugged SOI gate driver technology with stability against transient and negative voltage
- Allowable negative V_S potential up to -11 V for signal transmission at $V_{BS} = 15$ V
- Integrated bootstrap functionality
- Overcurrent shutdown
- Built-in NTC thermistor for temperature monitoring
- Undervoltage lockout at all channels
- Low-side emitter pins accessible for phase current monitoring (open emitter)
- Sleep function
- Cross-conduction prevention
- All of 6 switches turn off during protection



Potential applications

Fan and pumps

Small industrial motor drive and home appliances

Product validation

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

Table 1 **Product information**

Base part number	Package type	Standard pack		Remark
		Form	MOQ	
IM323-M6G	DIP 33x19	15 pcs / Tube	240 pcs	
IM323-M6G2	DIP 33x19	15 pcs / Tube	240 pcs	Short lead

Table of contents

Description	1
Features	1
Potential applications	1
Product validation	2
Table of contents	3
1 Internal electrical schematic	4
2 Pin description.....	5
2.1 Pin assignment	5
2.2 Pin description	6
3 Absolute maximum ratings	8
3.1 Module section	8
3.2 Inverter section	8
3.3 Control section	8
4 Thermal characteristics	9
5 Recommended operation conditions	10
6 Static parameters	11
6.1 Inverter section	11
6.2 Control section	11
7 Dynamic parameters	12
7.1 Inverter section	12
7.2 Control section	12
8 Thermistor characteristics	13
9 Mechanical characteristics and ratings	14
10 Qualification information.....	15
11 Diagrams and tables	16
11.1 T_c measurement point	16
11.2 Backside curvature measurement point	16
11.3 Switching time definition	17
11.4 Sleep function timing diagram	17
12 Application guide	18
12.1 Typical application schematic	18
13 Package outline	19
Revision history.....	21

Pin description

2 Pin description

2.1 Pin assignment




Figure 2 Pin configuration

Table 2 Pin assignment

Pin number	Pin name	Pin description
1	$V_S(U)$	U-phase high-side floating IC supply offset voltage
2	$V_B(U)$	U-phase high-side floating IC supply voltage
3	$V_S(V)$	V-phase high-side floating IC supply offset voltage
4	$V_B(V)$	V-phase high-side floating IC supply voltage
5	$V_S(W)$	W-phase high-side floating IC supply offset voltage
6	$V_B(W)$	W-phase high-side floating IC supply voltage
7	$H_{IN}(U)$	U-phase high-side gate driver input
8	$H_{IN}(V)$	V-phase high-side gate driver input
9	$H_{IN}(W)$	W-phase high-side gate driver input
10	V_{DD1}	Low-side control supply
11	V_{SS1}	Low-side control negative supply
12	$L_{IN}(U)$	U-phase low-side gate driver input
13	$L_{IN}(V)$	V-phase low-side gate driver input
14	$L_{IN}(W)$	W-phase low-side gate driver input
15	V_{DD2}	Low-side control supply
16	V_{FO}	Fault-output
17	I_{TRIP}	Overcurrent shutdown input

Pin description

Pin number	Pin name	Pin description
18	V_{SS2}	Low-side control negative supply
19	V_{OT}	Temperature output
20	NW	W-phase low-side emitter
21	NV	V-phase low-side emitter
22	NU	U-phase low-side emitter
23	W	Motor W-phase output
24	V	Motor V-phase output
25	U	Motor U-phase output
26	P	Positive bus input voltage

2.2 Pin description

H_{IN} (U, V, W) and L_{IN} (U, V, W) (High-side pins, Pin 7 – 9 and Low-side pins, Pin 12 - 14)

These pins are positive logic and they are responsible for the control of the integrated IGBTs. The schmitt-trigger input thresholds of them are such to guarantee LSTTL and CMOS compatibility down to 3.3 V controller outputs. Pull-down resistor of about 5 k Ω is internally provided to pre-bias inputs during supply start-up. Input schmitt-trigger and noise filter provide beneficial noise rejection to short input pulses.

The noise filter suppresses control pulses which are below the filter time $t_{FIL,IN}$. The filter acts according to Figure 4. It is not recommended for proper work to provide input pulse-width lower than 1 μ s.




Figure 3 Input pin structure




Figure 4 Input filter timing diagram

The integrated gate driver provides additionally a shoot through prevention capability which avoids the simultaneous on-state of two gate drivers of the same leg (i.e. H_{O1} and L_{O1} , H_{O2} and L_{O2} , H_{O3} and L_{O3}). When two inputs of a same leg are activated, only former activated one is activated so that the leg is kept steadily in a safe state.

A minimum deadtime insertion of typically 360 ns is also provided by driver IC, in order to reduce cross-conduction of the external power switches.

V_{FO} (Fault-output, Pin 16)

The V_{FO} pin indicates a module failure in case of undervoltage at pin V_{DD} or in case of triggered overcurrent detection at I_{TRIP} . An external pull-up resistor is required.




Figure 5 Internal circuit at pin V_{FO}

The sleep function is activated after each trigger of I_{TRIP} or undervoltage lockout. A new edge input signals is mandatory to activate gate drives after fault-clear time as shown in Figure 10.

I_{TRIP} (Overcurrent detection function, Pin 17)

The IM323 product group provides an overcurrent detection function by connecting the I_{TRIP} input with the IGBT current feedback. The I_{TRIP} comparator

Pin description

threshold (typical 0.525 V) is referenced to V_{SS} . An input noise filter ($t_{ITRIP} = \text{typ. } 530 \text{ ns}$) prevents the driver to detect false overcurrent events.

Overcurrent detection generates a shutdown of outputs of the gate driver. Fast track shutdown function allows low-side outputs to be turned off faster than high-side outputs about 200 ns. The fault-clear time is set to minimum 100 μs .

V_{DDX} , V_{SSX} (Control supply and reference, Pin 10(15) and reference, Pin 11(18))

V_{DD} is the control supply and it provides power both to input logic and to output power stage. Input logic is referenced to V_{SS} ground.

The undervoltage circuit enables the device to operate at power on when a supply voltage of at least a typical voltage of $V_{DDUV+} = 12.4 \text{ V}$ is present.

The IC shuts down all the gate drivers power outputs, when the V_{DD} supply voltage is below $V_{DDUV-} = 11.5 \text{ V}$. This prevents the external power switches from critically low gate voltage levels during on-state and therefore from excessive power dissipation.

V_B (U, V, W) and V_S (U, V, W) (High-side supplies, Pin 1 - 6)

V_B to V_S is the high-side supply voltage. The high-side circuit can float with respect to V_{SS} following the external high-side power device emitter voltage.

Due to the low power consumption, the floating driver stage is supplied by integrated bootstrap circuit.

The undervoltage detection operates with a rising supply threshold of typical $V_{BSUV+} = 11.5 \text{ V}$ and a falling threshold of $V_{BSUV-} = 10.7 \text{ V}$.

V_S (U, V, W) provide a high robustness against negative voltage in respect of V_{SS} of -50 V transiently. This ensures very stable designs even under rough conditions.

NW, NV, NU (Low-side emitter, Pin 20 - 22)

The low-side emitters are available for current measurements of each phase leg. It is recommended to keep the connection to pin V_{SS} as short as possible in order to avoid unnecessary inductive voltage drops.

W, V, U (High-side emitter and low-side collector, Pin 23 - 25)

These pins are connected to motor U, V, W input pins.

P (Positive bus input voltage, Pin 26)

The high-side IGBTs are connected to the bus voltage. It is noted that the bus voltage does not exceed 450 V.

Absolute maximum ratings

3 Absolute maximum ratings

($V_{DD} = 15V$ and $T_J = 25^\circ C$, if not stated otherwise)

3.1 Module section

Description	Symbol	Condition	Value	Unit
Storage temperature range	T_{STG}		-40 ~ 125	$^\circ C$
Operating case temperature	T_C	Refer to Figure 7	-40 ~ 125	$^\circ C$
Operating junction temperature	T_J		-40 ~ 150	$^\circ C$
Isolation voltage	V_{ISO}	1 min, RMS, $f = 60$ Hz	2000	V

3.2 Inverter section

Description	Symbol	Condition	Value	Unit
Maximum blocking voltage	V_{CES}	$I_C = 250 \mu A$	600	V
DC link supply voltage of P - N	V_{PN}	Applied between P - N	450	V
DC link supply voltage (surge) of P - N	$V_{PN(Surge)}$	Applied between P - N	500	V
Collector current ¹	I_C	$T_C = 25^\circ C$, $T_J < 150^\circ C$	± 10	A
Maximum peak collector current	I_{CP}	$T_C = 25^\circ C$, $T_J < 150^\circ C$, less than 1 ms	± 20	A
Power dissipation per IGBT	P_{tot}		26	W
Short circuit withstand time	t_{SC}	$V_{DD} = 15 V$, $V_{DC} \leq 400 V$, $T_J \leq 150^\circ C$	3	μs

3.3 Control section

Description	Symbol	Condition	Value	Unit
High-side offset voltage	V_S		600	V
Repetitive peak reverse voltage of bootstrap diode	V_{RRM}		600	V
Module control supply voltage	V_{DD}	Applied between $V_{DD} - V_{SS}$	-1 ~ 20	V
High-side floating supply voltage (V_B reference to V_S)	V_{BS}	Applied between $V_B - V_S$	-1 ~ 20	V
Input voltage (L_{IN} , H_{IN} , I_{TRIP})	V_{IN}		-1 ~ $V_{DD} + 0.3$	V
Fault-output voltage	V_{FO}		-1 ~ $V_{DD} + 0.3$	V

¹Limited by junction temperature.
 Datasheet

4 Thermal characteristics

Description	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Single IGBT thermal resistance, junction-case	R_{thJC}	Low-side U-phase (See Figure 7 for T_c measurement point)	-	-	4.9	K/W
Single diode thermal resistance, junction-case	$R_{thJC, D}$		-	-	7.7	K/W

5 Recommended operation conditions

All voltages are absolute voltages referenced to V_{SS} -potential unless otherwise specified.

Description	Symbol	Value			Unit
		Min.	Typ.	Max.	
DC link supply voltage of P - N	V_{PN}	0	300	450	V
Low-side supply voltage	V_{DD}	13	15	17.5	V
High-side floating supply voltage (V_B vs. V_S)	V_{BS}	13	-	17.5	V
Logic input voltages L_{IN} , H_{IN} , I_{TRIP}	V_{IN} V_{ITRIP}	0	-	5	V
Inverter PWM carrier frequency	f_{PWM}	-	-	20	kHz
External dead time between H_{IN} & L_{IN}	DT	1	-	-	μs
Voltage between V_{SS} - N (including surge)	V_{COMP}	-5	-	5	V
Minimum input pulse width	$PW_{IN(ON)}$, $PW_{IN(OFF)}$	0.7	-	-	μs
Control supply variation	ΔV_{BS}	-1	-	1	V/ μs
	ΔV_{DD}	-1	-	1	

Static parameters

6 Static parameters

($V_{DD} = 15\text{ V}$ and $T_J = 25^\circ\text{C}$, if not stated otherwise)

6.1 Inverter section

Description	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Collector-emitter saturation voltage	$V_{CE(Sat)}$	$I_C = 10\text{ A}$, $T_J = 25^\circ\text{C}$ $I_C = 10\text{ A}$, $T_J = 150^\circ\text{C}$	- -	2.00 2.35	2.40 -	V
Collector-emitter leakage current	I_{CES}	$V_{CE} = 600\text{ V}$	-	-	1	mA
Diode forward voltage	V_F	$I_C = 10\text{ A}$, $T_J = 25^\circ\text{C}$ $I_C = 10\text{ A}$, $T_J = 150^\circ\text{C}$	- -	1.85 1.95	2.30 -	V

6.2 Control section

Description	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Logic "1" input voltage (L_{IN} , H_{IN})	V_{IH}		1.7	2.0	2.3	V
Logic "0" input voltage (L_{IN} , H_{IN})	V_{IL}		0.7	0.9	1.1	V
I_{TRIP} positive going threshold	$V_{IT, TH+}$		475	525	570	mV
I_{TRIP} input hysteresis	$V_{IT, HYS}$		45	70	-	mV
V_{DD} and V_{BS} supply undervoltage positive going threshold	V_{DDUV+}		11.5	12.4	13.1	V
	V_{BSUV+}		10.6	11.5	12.2	
V_{DD} and V_{BS} supply undervoltage negative going threshold	V_{DDUV-}		10.6	11.5	12.3	V
	V_{BSUV-}		9.7	10.7	11.7	
V_{DD} and V_{BS} supply undervoltage lockout hysteresis	V_{DDUVH} , V_{BSUVH}		0.5	0.9	-	V
Quiescent V_{BSx} supply current (V_{BSx} only)	I_{QBS}	$V_{HIN} = 0\text{ V}$	-	-	300	μA
Quiescent V_{DD} supply current (V_{DD} only)	I_{QDD}	$V_{LIN} = 0\text{ V}$, $V_{HINX} = 5\text{ V}$	-	-	1.1	mA
Input bias current for L_{IN} , H_{IN}	I_{IN+}	$V_{IN} = 5\text{ V}$	-	1.1	1.7	mA
Input bias current for I_{TRIP}	I_{ITRIP+}	$V_{ITRIP} = 5\text{ V}$	-	68	185	μA
Input bias current for V_{FO}	I_{FO}	$V_{FO} = 5\text{ V}$, $V_{ITRIP} = 0\text{ V}$	-	60	-	μA
V_{FO} output voltage	V_{FO}	$I_{FO} = 10\text{ mA}$, $V_{ITRIP} = 1\text{ V}$	-	0.35	-	V
Bootstrap diode forward voltage	$V_{F, BSD}$	$I_F = 0.3\text{ mA}$	-	1.0	-	V
Bootstrap diode resistance	R_{BSD}	Between $V_F = 4\text{ V}$ and $V_F = 5\text{ V}$	-	37	-	Ω

Dynamic parameters

7 Dynamic parameters

($V_{DD} = 15\text{ V}$ and $T_J = 25^\circ\text{C}$, if not stated otherwise)

7.1 Inverter section

Description	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Turn-on propagation delay time	t_{on}	$V_{LIN, HIN} = 5\text{ V}$, $I_C = 10\text{ A}$, $V_{DC} = 300\text{ V}$	-	615	-	ns
Turn-on rise time	t_r		-	25	-	ns
Turn-on switching time	$t_{c(on)}$		-	115	-	ns
Reverse recovery time	t_{rr}		-	140	-	ns
Turn-off propagation delay time	t_{off}	$V_{LIN, HIN} = 0\text{ V}$, $I_C = 10\text{ A}$, $V_{DC} = 300\text{ V}$	-	690	-	ns
Turn-off fall time	t_f		-	30	-	ns
Turn-off switching time	$t_{c(off)}$		-	50	-	ns
Short circuit propagation delay time	t_{SCP}	From $V_{IT, TH+}$ to 10% I_{SC}	-	1250	-	ns
IGBT turn-on energy (includes reverse recovery of diode)	E_{on}	$V_{DC} = 300\text{ V}$, $I_C = 10\text{ A}$ $T_J = 25^\circ\text{C}$ 150°C	-	205	-	μJ
			-	290	-	
IGBT turn-off energy	E_{off}	$V_{DC} = 300\text{ V}$, $I_C = 10\text{ A}$ $T_J = 25^\circ\text{C}$ 150°C	-	85	-	μJ
			-	120	-	
Diode recovery energy	E_{rec}	$V_{DC} = 300\text{ V}$, $I_C = 10\text{ A}$ $T_J = 25^\circ\text{C}$ 150°C	-	65	-	μJ
			-	120	-	

7.2 Control section

Description	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Input filter time I_{TRIP}	t_{ITRIP}	$V_{ITRIP} = 1\text{ V}$	-	530	-	ns
Input filter time at L_{IN} , H_{IN} for turn on and off	$t_{FIL, IN}$	$V_{LIN, HIN} = 0\text{ V}$ or 5 V	-	290	-	ns
Fault clear time after I_{TRIP} -fault	$t_{FLT, CLR}$	$V_{ITRIP} = 1\text{ V}$, $V_{pull-up} = 5\text{ V}$ ($R = 1\text{ M}\Omega$, $C = 2\text{ nF}$)	100	280	-	μs
I_{TRIP} to fault propagation delay	t_{FLT}	$V_{LIN, HIN} = 0$ or 5 V , $V_{ITRIP} = 1\text{ V}$	-	680	1000	ns
Internal deadtime	DT_{IC}	$V_{IN} = 0$ or $V_{IN} = 5\text{ V}$	-	360	-	ns
Matching propagation delay time (On & Off) all channels	M_T	External dead time > 500 ns	-	20	-	ns

8 Thermistor characteristics

Description	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Resistance	R_{NTC}	$T_{NTC} = 25^{\circ}\text{C}$	-	85	-	k Ω
B-constant of NTC (Negative Temperature Coefficient) thermistor	B (25/100)		-	4092	-	K




Figure 6 Thermistor resistance - temperature curve and table
(For more information, please refer to application note 'AN2021-04 CIPOS™ Tiny IM323 application note'.)

9 Mechanical characteristics and ratings

Description	Condition		Value			Unit
			Min.	Typ.	Max.	
Mounting torque	M3 screw and washer		0.59	0.69	0.78	N·m
Terminal strength pull	Control terminal: Load 5 N Power terminal: Load 10 N	JEITA-ED-4701	10	-	-	s
Terminal strength bending	Control terminal: Load 2.5 N Power terminal: Load 5 N 90degree bend	JEITA-ED-4701	2	-	-	times
Backside curvature	Refer to Figure 8		0	-	110	μm
Weight			-	5.6	-	g

Qualification information

10 Qualification information

UL certification	File number: E314539	
Moisture sensitivity level	-	
RoHS compliant	Yes (Lead-free terminal plating)	
ESD (Electrostatic Discharge)	HBM (Human body model) class	2
	CDM (Charged device model) class	C2A

Diagrams and tables

11 Diagrams and tables

11.1 T_c measurement point




Figure 7 T_c measurement point¹

11.2 Backside curvature measurement point




Figure 8 Backside curvature measurement position

¹Any measurement except for the specified point in Figure 7 is not relevant for the temperature verification and brings wrong or different information.

Diagrams and tables

11.3 Switching time definition




Figure 9 Switching times definition

11.4 Sleep function timing diagram




Figure 10 Sleep function timing diagram

Application guide

12 Application guide

12.1 Typical application schematic




Figure 11 Typical application circuit

1. V_B - V_S circuit
 - Capacitor and Zener diode for high-side floating supply voltage should be placed as close to V_B and V_S pins as possible.
2. Input circuit
 - To reduce input signal noise by high speed switching, the R_{IN} and C_{IN} filter circuit should be mounted. (100 Ω , 1 nF)
 - C_{IN} should be placed as close to V_{SS} pin as possible.
3. V_{FO} circuit
 - V_{FO} pin is open drain configuration. This terminal should be pulled up to the bias voltage of the 5.0 V/3.3 V through a proper resistor.
 - It is recommended that RC filter is placed close to the controller.
4. V_{DD} - V_{SS} circuit
 - Capacitor and Zener diode for control supply voltage should be placed as close to V_{DD2} and V_{SS2} pins as possible.
5. I_{TRIP} circuit
 - To prevent protection function errors, C_{ITRIP} should be placed as close to I_{TRIP} and V_{SS2} pins as possible.
6. V_{OT} circuit
 - Capacitor should be placed as close to V_{OT} and V_{SS} pins as possible due to V_{OT} voltage is analog voltage.
7. Snubber capacitor
 - The wiring between IPM and snubber capacitor including shunt resistor should be as short as possible.
8. Shunt resistor
 - The shunt resistor of SMD type should be used for reducing its stray inductance.
9. Ground pattern
 - Ground pattern should be separated at only one point of shunt resistor as short as possible.

13 Package outline




Figure 12 IM323-M6G




Figure 13 **IM323-M6G2**

Revision history

Document version	Date of release	Description of changes
V 2.0	2022-12-01	Initial release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-12-01

Published by

Infineon Technologies AG

81726 München, Germany

© 2023 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

ifx1

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.