





RELEASE Ø DATA SHEET

### **FEATURES**

- 31.75 dB range
- 0.25 dB steps via 7-bit control
- Serial Interface with Support for 8 Addresses
- Programmable *Rapid Fire* Attenuation Setting Which Circumvents Delays Associated with SPI Programming
- Defaults to Full Attenuation for Power-on Resets
- Glitchless Stepping (< 2dB Over/Undershoot)
- 47 ns Settling Time for 0.25 dB Steps
- Bi-directional RF Use
- 3.3 V and 5 V Supply Voltages
- 50  $\Omega$  Single-ended Input and Output Impedances
- -40 to 105 °C Operating Temperature Range
- Compact 3 X 3 mm QFN-16 Package

#### **AEC-Q100 Grade 2 Qualification Pending**

- 100% Device Reflow at Assembly
- 100% Optical Die Inspection

#### Reference: 5 V / 2 GHz

- IL: 1.3 dB
- IP0.1dB: 30.5 dBm
- IIP3: 56.2 dBm
- INL Attenuation Error: 0.04 dB
- DNL Attenuation Error: 0.05 dB

#### **APPLICATIONS**

- 5G Wireless Infrastructure
- Cellular Repeaters/Boosters & DAS Systems
- Automotive Cellular and V2X Compensators
- Millimeter Wave IF Stages
- High-performance Gain Trim & AGC Loops
- TDD Applications Where a Common DSA Is Shared for Both TX and RX Modes of Operation




#### **CONTRACT** DESCRIPTION


The GRF6402W is an SPI-controlled, bi-directional, 31.75 dB range digital step attenuator that provides precise stepping in 0.25 dB increments. The device's serial interface utilizes three externally defined address bits, allowing up to 8 unique devices to share a common SPI bus. In addition to supporting traditional serial programming, the GRF6402W also includes a special *Rapid Fire* selection pin which allows the device to be immediately switched into a pre-defined attenuation state.

In terms of performance, the GRF6402W can cover the entire 50 MHz to 6 GHz range while still maintaining precise and monotonic gain stepping. Glitching has been minimized to < 2 dB for all steps. The device delivers up to 30.5 dBm of IP0.1 dB, 56.2 dBm of IIP3, and a low IL of less than 1.3 dB at 2 GHz.

#### **BLOCK DIAGRAM**







Pin Out (Top View)





# **Pin Assignments**

Pin	Name	Description	Note
1	V <sub>CC</sub>	V <sub>CC</sub> Bias Voltage	Connect to $V_{\text{CC}}$ . Use bypass capacitors as close to the pin as possible.
2	ID0	Chip ID Address Bit 0	External address bit 0. See the programming section for details. If left unconnected, an internal pull-up resistor will force the logic on this pin to HIGH.
3, 5-8	GND	Ground/No Connect	No internal connection to die. Although these pins are not connected to the die, they should be grounded with a via as close to the pin as possible.
10	GND	Ground	Internally grounded. This pin must be grounded with a via as close to the pin as possible.
4	RF1	RF Port 1	Internally matched to 50 $\Omega$ . An external DC blocking cap must be used if there is voltage present on the RF line. Since the device supports bi-directional operation, the RF1 port can serve as an input or output.
9	RF2	RF Port 2	Internally matched to 50 $\Omega$ . An external DC blocking cap must be used if there is voltage present on the RF line. Since the device supports bi-directional operation, the RF2 port can serve as an input or output.
11	RFA	Rapid Fire Attenuation Select	Logic control for engaging the "Rapid Fire Attenuation" feature. Logic HIGH sets the DSA to the pre-defined RFA attenuation state (which is typically set during the initial SPI programming phase). If a custom attenuation setting is not programmed in, then the RFA setting will default to the full attenuation state (31.75 dB). Logic LOW reverts to the previous attenuation state as defined during the last programming sequence. Refer to the programming section for details.
12	LE	Latch Enable	Logic LOW allows data to be shifted in. The logic transition from LOW to HIGH and then back to LOW updates the programming register.
13	CLK	Clock	Serial clock input.
14	SI	Serial Input	Serial data input.



### RELEASE Ø DATA SHEET

# Pin Assignments (Cont.)

Pin	Name	Description	Note
15	ID1	Chip ID Address Bit 1	External address bit 1. See the programming section for details. If left unconnected, an internal pull-up resistor will force the logic on this pin to HIGH.
16	ID2	Chip ID Address Bit 2	External address bit 2. See the programming section for details. If left unconnected, an internal pull-down resistor of 2000 $k\Omega$ will force the logic on this pin to LOW.
PKG BASE	GND	Ground	Provides DC and RF ground for the amplifier, as well as a thermal heat sink. Recommend multiple 8 mil vias beneath the package for optimal RF and thermal performance. Refer to the evaluation board top layer graphic on the schematic page.





# **Absolute Ratings**

Parameter	Symbol	Min.	Max.	Unit
Supply Voltage	V <sub>CC</sub>	-0.3	6	V
SI, LE, CLK	V <sub>SPI</sub>	-0.3	6	V
ID0, ID1, ID2, RFA	V <sub>LOGIC</sub>	-0.3	6	V
Externally Applied DC Voltage to RF1 Pin	V <sub>RFIN</sub>	-0.3	0.3	V
Externally Applied DC Voltage to RF2 Pin	V <sub>RFOUT</sub>	-0.3	0.3	V
Short-term Exposure to RF Input Power (RF1 or RF2, Load VSWR = 1:1; Assumes Static State Only; All Attenuation States, $V_{CC} = 5V$ , $F_{TEST} \ge 500$ MHz, No Hot Switching, $T_{PKG \ BASE} = 25$ °C)	P <sub>IN MAX</sub> - ST		32	dBm
Long-term Exposure to RF Input Power (RF1 or RF2, Load VSWR = 1:1; Assumes Static State Only; Max Attenuation State (31.75 dB), V <sub>CC</sub> = 5.5V, F <sub>TEST</sub> = 50 MHz, No Hot Switching, T <sub>PKG BASE</sub> = 105 °C)	P <sub>IN MAX</sub> - LT		26.5	dBm
Operating Temperature (Package Base)	T <sub>PKG BASE</sub>	-40	105	°C
Maximum Junction Temperature	T <sub>J-MAX</sub>		125	°C
lectrostatic Discharge				
Charged Device Model	CDM	500		V
Human Body Model	НВМ	1		kV
torage				
Storage Temperature	T <sub>STG</sub>	-65	150	°C
Moisture Sensitivity Level	MSL		1	-



**Caution! ESD Sensitive Device.** 

**Exceeding Absolute Maximum Rating conditions may cause permanent damage.** 



RELEASE Ø DATA SHEET

Note: For additional information, please refer to Manufacturing Note MN-001 - Packaging and Manufacturing Information.



All Guerrilla RF products are provided in RoHS compliant lead (Pb)-free packaging. For additional information, please refer to the Certificate of RoHS Compliance.



# **Recommended Operating Conditions**

Parameter	Symbol		Specification		Unit	Condition
raiaineter	Symbol	Min.	Тур.	Max.	Onit	Condition
Power Supply Voltage	V <sub>CC</sub>	3	5	5.5	V	
Operating Temperature Range	T <sub>PKG</sub> BASE	-40		+105	°C	Measured on Package Heat Sink
RF Frequency Range (Note 1)	F <sub>RF</sub>	0.05		6	GHz	
RF Input Power @ T <sub>PKG BASE</sub> < 105 °C (Static States)				26	dRm	Static attenuation state; all state changes occur in the absence of any RF power being applied to the device.  TPKG BASE < 105 °C.
RF Input Power @ T <sub>PKG BASE</sub> < 105 °C. (Hot Switching)	P <sub>IN-MAX</sub>			20	dBm	Hot switching condition; state changes can occur at any time while RF power is applied to the device.  TPKG BASE < 105 °C.
RF1 Port Impedance	Z <sub>RF1</sub>		50		Ω	Single ended
RF2 Port Impedance	Z <sub>RF2</sub>		50		Ω	Single ended

**Note 1:** Operation outside of these ranges is possible, but with degraded performance of some parameters.





# **Nominal Operating Parameters - General**

Parameter	Cymphol		Specification		Unit	Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Logic Input Low	V <sub>IL</sub>	0		0.63	V	
Logic Input High	V <sub>IH</sub>	1.17		V <sub>CC</sub>	V	
Logic Current	I <sub>IL</sub> , I <sub>IH</sub>		12.5		μΑ	V <sub>CC</sub> =5 V, T <sub>PKG BASE</sub> =105 °C.
5 V Supply Current	I <sub>CC-5V</sub>		260		μΑ	Static operation
3.3 V Supply Current	I <sub>CC-3.3V</sub>		220		μΑ	Static operation
Serial Clock Speed	f <sub>CLK</sub>			30	MHz	
LE to First Serial Clock Rising Edge	t <sub>LS</sub>	10			ns	50% of LE falling edge to 50% of CLK rising edge.
Serial Data Hold Time	t <sub>H</sub>	10			ns	50% of CLK rising edge to 50% of data falling edge.
Final Serial Clock Rising Edge to LE	t <sub>CLS</sub>	10			ns	50% of CLK rising edge to 50% of LE rising edge.
	t <sub>ADJ</sub>		47		ns	Any adjacent step (50% of LE to within 0.1 dB of the final value.)
DSA Settling Time	t <sub>MAX-MIN</sub>		322		ns	Max to min attenuation (50% of LE to within 0.1 dB of the final value.)
	t <sub>MIN-MAX</sub>		723		ns	Min to max attenuation (50% of LE to within 0.1 dB of the final value.)

#### **Thermal Data**

Parameter	Symbol	Specification  Min. Typ. Max.			Unit	Condition
	Symbol				Oilit	
Thermal Resistance (Infrared Scan)	Θ <sub>ЈС</sub>		47.8		°C/W	On standard evaluation board. Max attenuation state.
Junction Temperature @ T <sub>PKG BASE</sub> = +105 °C	Т <sub>Ј @ 105°С</sub>		115		°C	V <sub>CC</sub> =5.5 V, F <sub>TEST</sub> =50 MHz, Max Attenuation (31.75 dB), P <sub>IN</sub> =23 dBm, CW.



# **Nominal Operating Parameters - RF**

The following conditions apply unless noted otherwise: typical application schematic,  $V_{CC} = 5 \text{ V}$ , 50  $\Omega$  system impedance,  $F_{TEST} = 2.0 \text{ GHz}$ ,  $T_{PKG \ BASE} = 25 \text{ °C}$ . Evaluation board losses are included within the specifications.

Davanatav	Complete		Specification		Unit	Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	
Attenuation Range	G <sub>RANGE</sub>		31.75		dB	
Attenuation Resolution	G <sub>STEP</sub>		0.25		dB	
Over/Undershoot During Step Transition	G <sub>OVER/UNDER</sub>		< 2		dB	Any step
			±0.02			$0.05 \text{ GHz} \leq F_{RF} \leq 1 \text{ GHz}$
			±0.03			1 GHz ≤ F <sub>RF</sub> ≤ 2 GHz
Step Error Between Any	DNL		±0.05		dB	2 GHz ≤ F <sub>RF</sub> ≤ 3 GHz
Two Adjacent States	DINL		±0.07		иь	3 GHz ≤ F <sub>RF</sub> ≤ 4 GHz
			±0.08			4 GHz ≤ F <sub>RF</sub> ≤ 5 GHz
			±0.09			5 GHz ≤ F <sub>RF</sub> ≤ 6 GHz
	INL <sub>0.5GHz</sub>		0.07		dB	Atten=6 dB
			0.11			Atten=10 dB
Absolute Attenuation Error at 0.5 GHz			0.18			Atten=18 dB
			0.24			Atten=24 dB
			0.26			Atten=30 dB
			0.05			Atten=6 dB
			0.09			Atten=10 dB
Absolute Attenuation Error at 1 GHz	INL <sub>1 GHz</sub>		0.13		dB	Atten=18 dB
			0.17			Atten=24 dB
			0.15			Atten=30 dB
			0.03			Atten=6 dB
			0.04			Atten=10 dB
Absolute Attenuation Error at 2 GHz	INL <sub>2 GHz</sub>		0.04		dB	Atten=18 dB
at 2 UNZ			0.02		1	Atten=24 dB
			-0.03			Atten=30 dB





# **Nominal Operarting Parameters - RF**

D	Complete		Specification		11	Candidan
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
			0.02			Atten=6 dB
			0.01		1	Atten=10 dB
Absolute Attenuation Error at 2.5 GHz	INL <sub>2.5 GHz</sub>		-0.05		dB	Atten=18 dB
W = 15			-0.12		1	Atten=24 dB
			-0.27		1	Atten=30 dB
			0.01			Atten=6 dB
			-0.03		1	Atten=10 dB
Absolute Attenuation Error at 3.55 GHz	INL <sub>3.55 GHz</sub>		-0.19		dB	Atten=18 dB
			-0.37		1	Atten=24 dB
			-0.66			Atten=30 dB
			0.03			Atten=6 dB
	INL <sub>4.7 GHz</sub>		-0.06		dB	Atten=10 dB
Absolute Attenuation Error at 4.7 GHz			-0.38			Atten=18 dB
			-0.72			Atten=24 dB
			-1.18			Atten=30 dB
			-0.08			Atten=6 dB
			-0.27			Atten=10 dB
Absolute Attenuation Error at 6 GHz	INL <sub>6 GHz</sub>		-0.84			Atten=18 dB
			-1.39			Atten=24 dB
			-2.13			Atten=30 dB
			7			F <sub>RF</sub> =0.5
			12.5			F <sub>RF</sub> =1 GHz
Relative Phase Between the			25			F <sub>RF</sub> =2 GHz
MIN and MAX Attenuation	ΦΔ		31		°	F <sub>RF</sub> =2.5 GHz
States			42			F <sub>RF</sub> =3.55 GHz
			54			F <sub>RF</sub> =4.7 GHz
			68			F <sub>RF</sub> =6 GHz





# **Nominal Operarting Parameters - RF**

Davamatas	Carrelle el		Specification		I I no i 4	Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	
			0.13			Atten=6 dB
			0.09		1	Atten=10 dB
Adjacent Step Phase Deviation at 0.5 GHz	ASPD <sub>0.5 GHz</sub>		0.11		0	Atten=18 dB
Deviation at 0.5 Citiz			0.33		1	Atten=24 dB
			0.4		1	Atten=30 dB
			0.22			Atten=6 dB
			0.2		1	Atten=10 dB
Adjacent Step Phase Deviation at 1 GHz	ASPD <sub>1 GHz</sub>		0.23		0	Atten=18 dB
2011001011 00 1 0112			0.53		1	Atten=24 dB
			0.58		1	Atten=30 dB
	ASPD <sub>2 GHz</sub>		0.42		•	Atten=6 dB
			0.45			Atten=10 dB
Adjacent Step Phase Deviation at 2 GHz			0.54			Atten=18 dB
			1.04			Atten=24 dB
			0.89			Atten=30 dB
			0.54			Atten=6 dB
			0.59			Atten=10 dB
Adjacent Step Phase Deviation at 2.5 GHz	ASPD <sub>2.5 GHz</sub>		0.72		0	Atten=18 dB
			1.29			Atten=24 dB
			1.11			Atten=30 dB
			0.84			Atten=6 dB
			0.92			Atten=10 dB
Adjacent Step Phase Deviation at 3.55 GHz	ASPD <sub>3.55 GHz</sub>		1.1		٥	Atten=18 dB
			1.89			Atten=24 dB
			1.45			Atten=30 dB



# **Nominal Operating Parameters - RF**

Down word on	Constrai		Specification		11	Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
			1.18			Atten=6 dB
			1.31		1	Atten=10 dB
Adjacent Step Phase Deviation at 4.7 GHz	ASPD <sub>4.7 GHz</sub>		1.55		٥	Atten=18 dB
			2.47			Atten=24 dB
			1.89			Atten=30 dB
			1.55			Atten=6 dB
			1.69			Atten=10 dB
Adjacent Step Phase Deviation at 6 GHz	ASPD <sub>6 GHz</sub>		2.04		۰	Atten=18 dB
			3.11			Atten=24 dB
			2.52			Atten=30 dB
			1.1			F <sub>RF</sub> =0.5 GHz
			1.15			F <sub>RF</sub> =1 GHz
			1.3			F <sub>RF</sub> =2 GHz
Insertion Loss	S21, S12		1.35		dB	F <sub>RF</sub> =2.5 GHz
			1.6			F <sub>RF</sub> =3.55 GHz
			1.95			F <sub>RF</sub> =4.7 GHz
			2.55			F <sub>RF</sub> =6 GHz
			0.06			$0.05 \text{ GHz} \leq F_{RF} \leq 2 \text{ GHz}$
			0.06			$2 \text{ GHz} \leq F_{RF} \leq 3 \text{ GHz}$
Gain Flatness Over any 200 MHz Band	S21 <sub>FLAT</sub>		0.06		dB	3 GHz ≤ F <sub>RF</sub> ≤ 4 GHz
			0.06			4 GHz ≤ F <sub>RF</sub> ≤ 5 GHz
			0.06			5 GHz ≤ F <sub>RF</sub> ≤ 6 GHz
Gain Variation Over Temp	S21 <sub>TEMP</sub>		+0.35/-0.22		dB	T <sub>PKG BASE</sub> =-40 to 105 °C, Referenced to T <sub>PKG BASE</sub> =25 °C





# **Nominal Operating Parameters - RF**

Dansaratan	Complete I		Specification		1124	Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	
			> 24			0.05 GHz ≤ F <sub>RF</sub> ≤ 2 GHz
			> 25		1	2 GHz ≤ F <sub>RF</sub> ≤ 3 GHz
RF Port 1 Return Loss Over all Attenuation Settings	S11		> 21		dB	3 GHz ≤ F <sub>RF</sub> ≤ 4 GHz
an reconduction sectings			> 17			4 GHz ≤ F <sub>RF</sub> ≤ 5 GHz
			> 15		1	5 GHz ≤ F <sub>RF</sub> ≤ 6 GHz
			> 22			$0.05 \text{ GHz} \le F_{RF} \le 2 \text{ GHz}$
			> 22			2 GHz ≤ F <sub>RF</sub> ≤ 3 GHz
RF Port 2 Return Loss Over All Attenuation Settings	S22		> 20			$3 \text{ GHz} \leq F_{RF} \leq 4 \text{ GHz}$
gc			> 17			4 GHz ≤ F <sub>RF</sub> ≤ 5 GHz
			> 15			5 GHz ≤ F <sub>RF</sub> ≤ 6 GHz
			56.6		dBm	F <sub>RF</sub> =0.5 GHz
	IIP3		58			F <sub>RF</sub> =1 GHz
nput 3rd Order Intercept			56.2			F <sub>RF</sub> =2 GHz
ATTN = 0 dB, Over			59.6			F <sub>RF</sub> =2.5 GHz
Frequency (Note 2)			58.8			F <sub>RF</sub> =3.55 GHz
			60.1			F <sub>RF</sub> =4.7 GHz
			62.1			F <sub>RF</sub> =6 GHz
Input 3rd Order Intercept			59			ATTN=0 dB
F <sub>RF</sub> = 2 GHz, Over Attenuation	IIP3		56.5		dBm	ATTN=15.75 dB
(Note 3)			54		]	ATTN=31.75 dB
			29.6			F <sub>RF</sub> =0.5 GHz
			30.4			F <sub>RF</sub> =1 GHz
nput 0.1 dB Compression			30.5			F <sub>RF</sub> =2 GHz
ATTN = 0 dB, Over	IP <sub>0.1dB</sub>		31.1		dBm	F <sub>RF</sub> =2.5 GHz
Frequency			31.3		1	F <sub>RF</sub> =3.55 GHz
			31.1			F <sub>RF</sub> =4.7 GHz
			31.7			F <sub>RF</sub> =6 GHz

**Note 2:** 18 dBm  $P_{OUT}$  per tone at 2 MHz spacing. **Note 3:** 19 dBm  $P_{IN}$  per tone at 50 MHz spacing.



RELEASE Ø DATA SHEET

# **Nominal Operating Parameters - RF**

Parameter	Symbol		Specification		Unit	Condition
raiailletei	Symbol	Min.	Тур.	Max.	Oilit	
Input 0.1 dB Compression			30.2			ATTN=0 dB
F <sub>RF</sub> = 2 GHz, Over	IP <sub>0.1dB</sub>		30.3		dBm	ATTN=12 dB
Attenuation			30.5			ATTN=18 dB
Maximum Non-RF Driven			-114			F <sub>RF</sub> =50 MHz to 65 MHz
Spurious Over Rated Frequency Range of 50 MHz to 6 GHz (Note 4)	SPUR <sub>MAX</sub>		-120		dBm	F <sub>RF</sub> =65 MHz to 115 MHz
			-125			F <sub>RF</sub> =115 MHz to 6 GHz

**Note 4:** Spurious due to on-chip negative voltage generator. Typical fundamental frequency is approximately 10 MHz. Measured at either RF port when externally terminated into 50  $\Omega$ .




#### **Functional Description**

The GRF6402W employs a number of programming options to control the device's digital step attenuator. The primary programming mode utilizes an enhanced 3-wire SPI (serial-parallel interface) which incorporates multi-device addressing. In addition to supporting traditional serial programming, the GRF6402 also includes a special "Rapid Fire" selection pin which allows the device to be immediately switched into a pre-defined attenuation state. The following sections provide specific details on each programming mode.

### **Multi-IC Addressing Scheme**

The GRF6402W can share a common serial interface line with up to eight similar devices. A unique address is assigned to each component by applying logic to pins ID0 (pin 2), ID1 (pin 15), and ID2 (pin 16). The figure below illustrates such a multi-IC addressing scheme using hardwired logic settings.



**Multi-IC Addressing Using Hardwired Logic** 

As shown, each GRF6402W device shares a common LE control line. The logic present on pins ID0, ID1, and ID2 will be compared with the relevant sub-addressing bits that are delivered as part of the standard 16-bit serial payload. (Refer to the payload figure below for details.) If the addressing in the payload matches the logic on ID0, ID1, and ID2, then the device recognizes the programming within the payload as being relevant and the SPI commands are executed accordingly. If the addresses do not match then the device simply ignores the programming command.



RELEASE Ø DATA SHEET

Note that utilizing the multi-IC addressing scheme is completely optional. *If the application only calls for using a single dedicated LE control line, then it is recommended to simply assign a default address of 000 to the device by connecting ID0, ID1, and ID2 to ground.* The pins can also be floated (i.e. left in a "no connect" or "NC" state); if pins ID0, ID1, and ID2 are floating, the chip address will default to 110 or decimal 6.

A summary of the chip identifier mapping is provided in the table below:

#### **Static Address Truth Table**

ID2 (PIN 16)	ID1 (Pin 15)	ID0 (Pin 2)	Static Identifier
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
NC5	NC5	NC5	6
1	1	1	7


**Note 5**: If left unconnected, ID2 (Pin 16) and ID1 (Pin 15) will default to a logic HIGH state due to internal pull-ups to 1.8 V. Conversely, ID0 (Pin 2) will default to a logic LOW state due to an internal pull-down to GND. When all three address pins are left unconnected, the resulting address will be 110 (static identifier "6").



RELEASE Ø DATA SHEET

#### **Serial Programming**

The GRF6402W utilizes a 16-bit payload to perform its various addressing and programming functions. Information is shifted in with the least significant bit (LSB) first. Refer to the figure below for an overview of the relevant bit assignments:




### **SPI Transaction Payload Diagram**

As shown, the payload consists of two separate 8-bit words. The data word is clocked in first. **Bit D7 is reserved; program in a "0" or a** "1" for each SPI transaction. Bits D6-D0 make up the 7-bit data payload. Note that the data payload will vary depending upon the register being targeted with the write command; separate 16-bit SPI transactions are therefore required for programming each of the device's three registers.

The address word is clocked in next. Note that this word includes two separate bit fields. Bits A2-A0 are used to identify the targeted device for each write command, and bits A7-A4 identify the desired register address. **Bit A3 is reserved, and it must be programmed with a "0" during each SPI transaction.** 

The figure below depicts the timing associated with each programming sequence.




# **SPI Programming Sequence**

As shown, the sequence begins when the latch enable (LE) line is pulled LOW. After clocking in all 16 bits of the SPI payload, an LE line transition to HIGH will trigger a comparison between bits A3-A0 (the chip ID) with the logic seen on pins ID2, ID1, and ID0. If the two addresses match, then the device will proceed with latching bits D7-D0 into the addressed register. **This latching process occurs as soon as LE transitions back to LOW.** If the chip ID bitfield does not match the logic on pins ID2, ID1, and ID0, then the transaction is ignored.



# **SPI Timing Intervals**



**SPI Timing Diagram** 

# **SPI Timing Specifications**

Parameter	Symbol	Specification			Unit	Condition
		Min.	Тур.	Max.	Onit	Condition
Serial Clock (CLK) Speed	f <sub>CLK</sub>			30	MHz	
CLK Period	t <sub>1</sub>	33.3			ns	
CLK High Duration Time	t <sub>2</sub>	16.7			ns	
CLK Low Duration Time	t <sub>3</sub>	16.7			ns	
SI to CLK Setup Time	t <sub>4</sub>	10			ns	
SI Hold Time	t <sub>5</sub>	10			ns	
LE Low Setup Time	t <sub>6</sub>	10			ns	
LE High Setup Time	t <sub>7</sub>	10			ns	
LE High Time	t <sub>8</sub>	10			ns	





#### **Register Mapping**

The GRF6402W includes 3 separate 8-bit registers which help to facilitate the device's various programming functions. The first, **ATTEN**, is used to set the device's attenuation state when operated in its normal serial mode. Upon all power-on resets (PORs), the register defaults to [011111111], meaning that the attenuator will be set to its maximum attenuation state.

The **CONFIG** register is used to activate the RFA feature. Upon PORs, all bits within the register will default to 0s, thus placing the RFA feature in a disabled state. If the user decides to employ the RFA option, then the [0] and [1] bit fields must be set to 1 with a separate SPI transaction.

The third register, **RFAREG**, is tied to the GRF6402W's *Rapid Fire* Attenuation feature. As with the ATTEN register, the RFAREG will default to its maximum attenuation state for all POR conditions. Subsequent SPI programming transactions allow the user to set this register to any customized state between 0 and 31.75 dB. The bit assignments within this particular register get passed along to the attenuator core whenever the RFA feature is enabled **and** the external RFA pin (pin 11) goes HIGH.

The remaining registers are unused, and they should NOT be written to with any SPI transactions.

### **Detailed Register Map**

Register Address	Name	Width	Description	Bit Fields	POR Value
0x0	ATTEN	8 bits	Attenuator state when in serial mode.	[6:0]: DSA Attenuation Word [1111111] = Max Atten [1000000] = Half Max Atten [0000000] = Min Atten [7]: Unused; set to either 0 or 1	[01111111]
0x1	CONFIG	8 bits	Stores configuration settings	[0]: Rapid Fire Pointer Flag  1 = RFA attenuation is set from RFAREG  [1]: Rapid Fire Feature On/Off Selection  0 = RFA Disabled  1 = RFA Enabled  [7:2]: Unused; set to either 0 or 1	[00000000]
0x2	RFAREG	8 bits	Stored value for Rapid-Fire mode attenuation	[6:0]: RFA (Rapid Fire Attenuation) Word [111111] = Max Atten [100000] = Half Max Atten [000000] = Min Atten [7]: Unused; set to either 0 or 1	[01111111]
0x3-0xF	Unused	8 bits	Do not write to these registers		[00000000]





# **Register Truth Tables**

The following truth tables pertain to the attenuator words as used within the ATTEN and RFAREG registers.

# **7-bit SPI Word Bit Assignments**

Data Bit	Attenuation Control
D7	Not Used
D6	16 dB Attenuator Control
D5	8 dB Attenuator Control
D4	4 dB Attenuator Control
D3	2 dB Attenuator Control
D2	1 dB Attenuator Control
D1	0.5 dB Attenuator Control
D0	0.25 dB Attenuator Control


### **Serial Control Word Abbreviated Truth Table**

Attenuation	D7	D6	D5	D4	D3	D2	D1	D0
0 dB	X	0	0	0	0	0	0	0
0.25 dB	X	0	0	0	0	0	0	1
0.5 dB	X	0	0	0	0	0	1	0
1 dB	X	0	0	0	0	1	0	0
2 dB	X	0	0	0	1	0	0	0
4 dB	Х	0	0	1	0	0	0	0
8 dB	Х	0	1	0	0	0	0	0
16 dB	Х	1	0	0	0	0	0	0
31.75 dB	X	1	1	1	1	1	1	1

RELEASE Ø DATA SHEET

#### Basic DSA Serial Programming

Upon power-on / reset (POR), the GRF6402W will default to an attenuation setting of 31.75 dB. A simple SPI command can then be executed to change this attenuation setting by writing directly to the device's ATTEN register (0x0). Be sure to include the relevant Chip ID addressing bits, as well as the placeholder bits noted in the diagram below for bits A3 and D7. Apply the relevant attenuation bits within the data word per the truth tables provided above.




#### **SPI Payload for Basic DSA Programming**

#### Rapid Fire Attenuation (RFA) Feature

The RFA features enable the user to quickly switch the attenuator into a pre-defined state, thus circumventing the delays commonly associated with serial programming. A single control line allows the user to rapidly toggle between two attenuation states. In essence, the RFA feature provides a hybrid control mechanism that combines the speed of parallel programming with the convenience of a single control line. This form of control is useful for a multitude of applications where fast switching is critical for protecting downstream stages from overexposure to excessively large RF signals. This ability to quickly shift into a secondary state also allows a single device to be used in TDD applications where different attenuation levels are needed for RX and TX applications.

To use the GRF6402W's RFA feature, a one-time SPI command must first be sent to the device to activate the feature set. (Note that any subsequent PORs will also require the user to re-activate the RFA feature; PORs force the CONFIG register to revert to its default setting, and the RFA is deactivated as part of this default).



**SPI Payload for Activating the RFA Feature** 




RELEASE Ø DATA SHEET

Be sure to include the relevant Chip ID addressing bits, as well as the placeholder bits noted in the diagram for bit A3 and D7. D1 is set to "1" to activate the RFA feature. **Note that D0 must also be set to "1" as part of this activation process.** Setting D0 to "1" instructs the device to pull the attenuation setting directly from the RFAREG whenever the RFA pin is pulled HIGH.

To deactivate the RFA feature, simply perform an identical SPI transaction, but set D1 to "0" instead.

To customize the amount of attenuation being "fired in," an additional SPI command must also be sent to change the RFA level from its default of 31.75 dB. Simply perform a separate SPI transaction to write to RFAREG:



#### SPI Payload for Customizing the RFA's Attenuation Setting

As mentioned earlier, be sure to include the relevant Chip ID addressing bits, as well as the placeholder bits noted in the diagram for bits A3 and D7. Apply the relevant attenuation bits within the data word per the truth tables provided above.



RELEASE Ø DATA SHEET

### Using the GRF640X DSA Control GUI

#### Requirements

Windows PC with the following:


- Windows 10 (or newer) operating system. (Note: the GUI will not run on Mac OS or Linux machines.)
- USB-C capability (either native or via a USB-A to USB-C adapter)

GRE Control GLI

- Executable GUI Application File (.exe)
- GUI can be downloaded directly from the GRF6402W product page. Click here to access the page within Guerrilla RF's website.

#### **Overview**

The GRF6402W evaluation board is designed to work in conjunction with the *Adafruit FT232H USB\_C to GPIO, SPI, and I2C Controller*. This separate breakout board attaches directly to the GRF6402W's QFN16-30-34-A evaluation board as shown below. After downloading the GRF DSA control software, any USB-C equipped PC running Windows 10 (or newer) can be used to activate the control panel GUI. Please note that more in-depth programming details can be found in the "Detailed Register Map" section of this datasheet.



The evaluation board is connected to an Adafruit breakout board that uses a USB-C port.



RELEASE Ø DATA SHEET

#### **Getting Started**


After downloading the GUI control application onto your PC, simply follow the steps below to initiate communication between your PC and the GRF6402W evaluation board.

- 1. Connect the Adafruit controller to your computer via any USB-C connection. The appropriate drivers for the controller should load automatically for PCs running Windows 10 or 11.

  2. To activate the "GRF6402W GRF DSA Control" GUI, launch the executable called "grf\_dsa\_gui.exe."

Note: Since the GUI is an executable file, your PC's security software may prevent you from simply downloading and running the application without some form of override or intervention. Review the instructions associated with your preferred security software to allow the executable to launch.

Once launched, the GUI application will reveal the control panel shown below.



The DSA Control Panel

# **Selectable Control Options**

#### **SPI Settings**

Clock Frequency

• Use the pull-down menu to select from a set of pre-determined frequencies ranging from 1 MHz to 30 MHz.

#### **Serial Control**

Chip Address

- This entry automatically formats the three address bits (A0-A2) used within the 16-bit SPI transaction.
- Select from one of the 8 possible addresses supported by the GRF6402W.
- The selected address must align with the logic being assigned to ID-0, ID-1 and ID-2 control pins on the evaluation board's J3 header.
- If external logic is not provided via the J3 header, then the GRF6402W will have a default address of "6." [As noted in the datasheet's
- "Static Address Truth Table," internal pull-ups/pull-downs on the device's three address pins (A0-A3) will force the address logic on these pins to state 110 (i.e. address 6) when the pins are left unconnected.]



RELEASE Ø DATA SHEET

#### Register Address

- This entry selects the targeted register to be written to with the pending SPI transaction.
- Select from one of 3 possible addresses.
  - Address 0: ATTN register
  - Address 1: CONFIG register
  - Address 2: RFAREG register

#### Data

- Use this entry to program bits D0-D7 (the data word) for the pending SPI transaction.
- Select from one of 128 possible word combinations.
  - $\bullet 0 = x0000000$
  - 127 = x11111111

#### Serial Send

- Click on the "Serial Send" button when ready to execute the SPI transaction.
- All data present within the "Chip Address," "Register Address" and "Data Fields" will be formatted and sent to the GRF6402W via a 16-bit word.

#### **Static Control**

- Use the "Static Control" boxes to select the logic on the RFA (applicable for the GRF6402W) and PBAR/S (applicable for the GRF6403) pins.
- Note: Rapid Fire feature must be first enabled within the CONFIG register in order for the RFA functionality to respond to these commands.
- RFA Logic Assignments (GRF6402W Only)
  - ŘFA box checked: Logic HIGH assigned to pin 11 [RFA attenuation (from Register 2) Switched In]
  - RFA box unchecked: Logic LOW assigned to pin 11 [Primary Attenuation (from Register 0) Switched In]
- PBAR/S Logic Assignments (GRF6403)
  - PBARS/S box checked: Logic LOW assigned to pin 3
  - PBARS/S box unchecked: Logic HIGH assigned to pin 3

#### Parallel Control (Applicable to the GRF6403 Only)

#### Data

- Use this entry to program in the external logic for bits D0-D6 (pins 1, 24, 23, 22, 21, 20 and 19).
- Select from one of 128 possible word combinations.
  - $\bullet 0 = x0000000$
  - 127 = x1111111

#### Parallel Send

• Click on the "Parallel Send" button when ready to apply the parallel logic to pins 1, 24, 23, 22, 21, 20 and 19.

## Changing the Attenuation Level within the ATTEN Register

- 1. To make any changes via the GUI, be sure that the "Chip Address" matches up with the logic being applied to the ID-0, ID-1 and
- ID-2 connections on the evaluation board. If these connections have been left "Open," then be sure to set the chip address to "6."

  2. Set the "Register Address" to "0" to select the "ATTEN" register.

  3. Select the desired attenuation step within the data field. Since the GRF640x series are 7-bit devices, there are 128 discrete 0.25 dB steps. Selecting a "0" in the data field places the DSA in its MINIMUM attenuation state. Conversely, selecting 127 will activate all of the attenuation cells, resulting in a MAXIMUM attenuation state of 31.75 dB. Use the following equation to select the desired attenuation state:
  - ATTN State (decimal) = [ ATTN State (dB) ] / 0.25
- 4. The "Static Control" and "Parallel Control" fields can be ignored when simply programming the primary ATTEN DSA register.
  5. Click on the "Serial Send" button to execute the SPI transaction. Assuming the RFA bit is set to "0," the DSA will load in the new
- attenuation value as soon as the SPI transaction is completed.

#### Utilizing the *Rapid Fire™* Feature Via the GUI

The control panel can be used to switch between the two attenuation states (standard and Rapid Fire) by simply using the RFA checkbox in the "Static Control" field. However, in order to use the RFA feature, the Rapid Fire option must first be activated within the CONFIG register.

#### Enabling the Rapid Fire Feature on the GRF6402W

- 1. Make sure that the "Chip Address" entry is set to the proper address per the instructions above.
- 2. Set the "Register Address" to 1 to select the CONFIG register.
- 3. Set the "Data" field to 3.
  4. Hit the "Serial Send" button. Doing so will write an "11" to data bits D0-D1 within the CONFIG register.



RELEASE Ø DATA SHEET

#### Setting the Rapid Fire Attenuation State

Upon PORs (Power on Resets), the RFAREG (*Rapid Fire* register) will automatically be set to represent a full attenuation state of 31.75 dB. To override this default attenuation state, simply reprogram the values in RFAREG with the followings steps:

- 1. Make sure that the "Chip Address" entry is set to the proper address per the instructions above.
- 2. Set the "Register Address" to 2 to select the RFAREG register.
- 3. Select the desired attenuation step within the data field. As with the ATTEN register, there are 128 discrete 0.25 dB steps that can be chosen. Selecting a "0" in the data field places the DSA in its MINIMUM attenuation state. Conversely, selecting 127 will activate all of the attenuation cells, resulting in a MAXIMUM attenuation state of 31.75 dB. Use the following equation to select the desired attenuation state:
  - RFA ATTN state (decimal) = [ RFA ATTN State (dB) ] / 0.25
- 4. Hit the "Serial Send" button.


#### Toggling Between the Standard and Rapid Fire Attenuation States


Once the Rapid Fire feature has been enabled within the CONFIG register, simply apply a checkmark to the RFA box within the Static Control Field.


- RFA box checked: Logic HIGH assigned to pin 11 [RFA Attenuation (from Register 2) Switched In]
- RFA box unchecked: Logic LOW assigned to pin 11 [Primary Attenuation (from Register 0) Switched In]


Please note that more in-depth programming details can be found in the "Detailed Register Map" section of this datasheet.

















































































































**NOTE:** Do not apply DC voltage to pins 4 (RF1) and 9 (RF2). DC blocking capacitors must be used if there is voltage present on the RF lines from the preceding or following stages. As a matter of good practice, it is recommended that DC blocks be used as a precaution.

The DSA will not generate DC voltages on either pins 1 and 9; as such, the blocking capacitors can be omitted in cases where it can be *guaranteed* that no DC will couple onto the RF lines from the preceding or following RF stages. Any DC voltage applied to the RF1 and RF2 pins may lead to electrical overstress, so be cautious when contemplating the removal of these safeguard components.

### **GRF6402W Application Schematic**



**GRF6402W Evaluation Board Assembly Diagram** 




#### RELEASE Ø DATA SHEET

# **GRF6402W Evaluation Board Assembly Diagram Reference**


Component	Туре	Manufacturer	Family	Value	Package Size	Substitution
M1				DNP		Ok
M2	Resistor	Murata		0 Ω	0402	Ok
M3				DNP		Ok
M4				DNP		Ok
M5	Resistor	Murata		0 Ω	0402	Ok
M6				DNP		Ok
M7	Capacitor	Murata	GJM	10 nF	0402	Ok
M8	Capacitor	Murata	GJM	1 μF	0402	Ok
Control Board	FT232H USB-C to GPIO, SPI and I2C Controller	Adafruit	2264 <b>Note 2</b>			
Evaluation Board	QFN16-30-34-A					

**Note 1:** Standard evaluation board bias:  $V_{CC} = 5.0 \text{ V}$ **Note 2:** For additional product details, go to https://www.adafruit.com/product/2264



**BOTTOM VIEW** 

PIN #1 IDENTIFICATION CHAMFER 0.300X45°-




SIDE VIEW

**QFN 16 3x3mm Package Dimensions** 

0.300±0.050





QFN 16 3x3mm Suggested PCB Footprint (Top View)



#### **Package Marking Diagram**




Line 1: "YY" = YEAR. "WW" = WORK WEEK the Device was assembled.

Line 2: "GRF" = Guerrilla RF.


Line 3: "XXXX" = Device PART NUMBER and "W" = W for automotive.

#### **Tape and Reel Information**

Guerrilla RF's tape and reel specification complies with Electronics Industries Association (EIA) standards for "Embossed Carrier Tape of Surface Mount Components for Automatic Handling" (reference EIA-481). Devices are loaded with pins down into the carrier pocket with protective cover tape and reeled onto a plastic reel. Each reel is packaged in a cardboard box. There are product labels on the reel, the protective ESD bag, and the outside surface of the box. For the latest reel specifications and package information (including units/reel), please visit Package Manufacturing Information | Guerrilla RF (guerrilla-rf.com).



Tape and Reel Packaging with Reel Diameter Noted (D)



Carrier Tape Width (W), Pitch (P), Feed Direction and Pin 1 Quadrant Information



RELEASE Ø DATA SHEET

### **Revision History**

Revision Date	Description of Change		
7/10/2023	Release Ø Datasheet - Initial Publication		



RELEASE Ø DATA SHEET

#### **Data Sheet Classifications**

Data Sheet Status	Notes
Advance	S-parameter and NF data based on EM simulations for the fully packaged device using foundry-supplied transistor S-parameters. Linearity estimates based on device size, bias condition and experience with related devices.
Preliminary	All data based on evaluation board measurements taken within the Gurerrilla RF Applications Lab. Any MIN/MAX limits represented within the data sheet are based solely on <i>estimated</i> part-to-part variations and process spreads. All parametric values are subject to change pending the collection of additional data.
Release Ø	All data based on measurements taken with <i>production-released</i> material. TYP values are based on a combination of ATE and bench-level measurements, with MIN/MAX limits defined using <i>modelled estimates</i> that account for part-to-part variations and expected process spreads. Although unlikely, future refinements to the TYP/MIN/MAX values may be in order as multiple lots are processed through the factory.
Release A-Z	All data based on measurements taken with production-released material <i>derived from multiple lots which have been fabricated over an extended period of time</i> . MIN/MAX limits may be refined over previous releases as more statistically significant data is collected to account for process spreads.

Information in this data sheet is specific to the Guerrilla RF, Inc. ("Guerrilla RF") product identified.

This data sheet, including the information contained in it, is provided by Guerrilla RF as a service to its customers and may be used for informational purposes only by the customer. Guerrilla RF assumes no responsibility for errors or omissions on this data sheet or the information contained herein. Information provided is believed to be accurate and reliable, however, no responsibility is assumed by Guerrilla RF for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. Guerrilla RF assumes no liability for any data sheet, data sheet information, materials, products, product information, or other information provided hereunder, including the sale, distribution, reproduction or use of Guerrilla RF products, information or materials.

No license, whether express, implied, by estoppel, by implication or otherwise granted by this data sheet for any intellectual property of Guerrilla RF, or any third party, including without limitation, patents, patent rights, copyrights, trademarks, and trade secrets. All rights are reserved by Guerrilla RF.

All information herein, products, product information, data sheets, and data sheet information are subject to change and availability without notice. Guerrilla RF reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice. Guerrilla RF may further change its data sheet, product information, documentation, products, services, specifications or product descriptions at any time, without notice. Guerrilla RF makes no commitment to update any materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

GUERRILLA RF INFORMATION, PRODUCTS, PRODUCT INFORMATION, DATA SHEETS AND DATA SHEET INFORMATION ARE PROVIDED "AS IS" AND WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. GUERRILLA RF DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. GUERRILLA RF SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Customers are solely responsible for their use of Guerrilla RF products in the Customer's products and applications or in ways which deviate from Guerrilla RF's published specifications, either intentionally or as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Guerrilla RF assumes no liability or responsibility for applications assistance, customer product design, or damage to any equipment resulting from the use of Guerrilla RF products outside of stated published specifications or parameters.