

PRELIMINARY


CYW20721

Enhanced Low Power, BR/EDR/BLE Bluetooth 5.0 SOC for Audio

The CYW20721 is a BT 5.0-compliant, stand-alone baseband processor with an integrated 2.4 GHz transceiver with BLE, EDR and BR. The device is intended for use in audio, IoT, sensors (medical, home, security, and so forth) and human interface device (HID) applications. Manufactured using an advanced 40nm CMOS low-power fabrication process, the CYW20721 employs high level of integration to reduce external components, thereby minimizing application footprint and costs.

This datasheet provides details of the functional, operational, and electrical characteristics of the CYW20721 device. It is intended for hardware, design, application, and OEM engineers.

Functional Block Diagram



198 Champion Court

٠





Features

Bluetooth Subsystem

- Complies with Bluetooth Core Specification v5.0 with LE 2 Mbps
- Supports Basic Rate (BR), Enhanced Data Rate (EDR) 2&3 Mbps, Bluetooth Low Energy (BLE)
- Supports Adaptive Frequency Hopping (AFH)
- TX power 6 dBm
- RX sensitivity -95.5 dBm (BLE)
- Ultra-low-power radio
 - □ RX current 5.9 mA (BLE)
 - □ TX current 5.6 mA @ 0 dBm (BLE)

Coexistence Support

 Support for Global Coexistence Interface for easy coexistence implementation with select Cypress Wi-Fi devices

MCU Subsystem

- 96-MHz Arm Cortex-M4 microcontroller unit MCU with floating point unit (FPU)
- Supports serial wire debug (SWD)
- Runs Bluetooth stack and application
- Option to execute from on-chip flash or RAM

Memory Subsystem

- 1 MB flash
- 512 KB RAM
- 2 MB ROM that stores Bluetooth stack and driver and offloads flash for user applications

Audio Features and Interfaces

- 1x I²S with master and slave modes
- 1x PCM
- PDM²
- Analog front end for analog microphone¹

Clocks

- On-chip 32 kHz oscillator (LP-LPO)
- On-chip 128 kHz oscillator (HP-LPO)
- 32 kHz crystal oscillator (Optional if low power modes not required)
- 24 MHz crystal oscillator
- 48-bit real time clock (RTC)

Peripherals and Communication

- 6x 16-bit PWMs
- Programmable key-scan matrix interface, up to 8x20 keyscanning matrix^{1, 2}
- Watchdog timer (WDT)
- 1x peripheral UART, 1x UART for programming and HCI
- 2x SPI (master or slave mode) Blocks (SPI, Quad SPI, and MIPI DBI-C)
- 1x I²C master/slave² and 1x I²C master
- 1x 28-channel ADC (10-ENoB for DC measurement and 12-ENOB for Audio measurement)
- Hardware security engine

General Purpose Input Output (GPIO)

- 16 GPIOs on QFN package
- 40 GPIOs on WLCSP package
- Support up to 3.63 V operation
- Four GPIOs support 16 mA and 8 mA sink at 3.3 V and 1.8 V respectively

Operating Voltage and Low-power Support

- Wide operating voltage range: 1.76V to 3.63V
- 5 power modes to implement ultra-low power application managed by real time operating system
- 0.4 µA current in HID-OFF² mode (wake from GPIO).

Packages

- 5 mm × 5 mm 40-pin quad flat no-lead (QFN)
- 3.2 mm × 3.1 mm 134-ball Wafer Level Chip Scale Package (WLCSP)

Software Support

Modus Toolbox

Applications

- Wearables and Fitness bands
- Headsets, earbuds, and other audio solutions
- Home automation
- Blood pressure monitors and other medical applications
- Proximity sensors
- Key Fobs
- Thermostats and thermometers
- Toys

^{1.} Available only in WLCSP Package.

^{2.} Subjected to driver support in BT SDK.



CYW20721

Contents

1. Bluetooth Baseband Core	4
1.1 BQB and Regulatory Testing Support	4
2. MCU	
3. External Reset	5
4. Power Management Unit (PMU)	5
5. Integrated Radio Transceiver	6
5.1 Transmitter Path	6
5.2 Receiver Path	
5.3 Local Oscillator (LO)	6
6. Peripheral and Communication Interfaces	7
6.1 I2C Compatible Master	
6.2 HCI UART Interface	
6.3 Peripheral UART Interface	
6.4 Crystal Oscillators	
6.5 Low-Frequency Clock Sources	
6.6 GPIO Ports	10
6.7 Keyboard Scanner	
(Available only on WLCSP Package)	
6.8 ADC	
6.9 PWM	
6.10 Serial Peripheral Interface Block	
6.11 Pulse Density Modulation (PDM) Microphone .	
6.12 I2S Interface	
6.13 PCM Interface	
6.14 Security Engine	
6.15 Power Modes	
7. Firmware	15

8. Pin Assignments and GPIOs	
8.1 40-Pin QFN and WLCSP Pin Assignments	16
8.2 40-Pin QFN and WLCSP GPIOs	18
9. Pin/Ball Maps	23
9.1 40-Pin QFN Pin Map	23
9.2 WLCSP Ball Map	24
10. Specifications	28
10.1 Electrical Characteristics	28
10.2 RF Specifications	31
10.3 Timing and AC Characteristics	34
11. Mechanical Information	39
11.1 40-Pin QFN Package	39
11.2 WLCSP Package	40
11.3 WLCSP Package Keep-out	41
11.4 Tape Reel and Packaging Specifications	41
12. Ordering Information	42
13. Acronyms	43
14. Document Conventions	
14.1 Units of Measure	44
15. Document History Page	45
15. Sales, Solutions, and Legal Information	46
Worldwide Sales and Design Support	46
Products	46
PSoC® Solutions	46
Cypress Developer Community	46
Technical Support	46



1. Bluetooth Baseband Core

The Bluetooth Baseband Core (BBC) implements all time-critical functions required for high-performance Bluetooth operation. The BBC manages the buffering, segmentation, and routing of data for all connections. It prioritizes and schedules all RX/TX activities including adv, paging, scanning, and servicing of connections. In addition to these functions, it independently handles the host controller interface (HCI) including all commands, events, and data flowing over HCI. The core also handles symbol timing, forward error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), authentication, data encryption/decryption, and data whitening/dewhitening.

Table 1. Bluetooth Features

Bluetooth 1.0	Bluetooth 1.2	Bluetooth 2.0
Basic Rate	Interlaced Scans	EDR 2 Mbps and 3 Mbps
SCO	Adaptive Frequency Hopping	-
Paging and Inquiry	eSCO	-
Page and Inquiry Scan	-	-
Sniff	-	-
Bluetooth 2.1	Bluetooth 3.0	Bluetooth 4.0
Secure Simple Pairing	Unicast Connectionless Data	Bluetooth Low Energy
Enhanced Inquiry Response	Enhanced Power Control	-
Sniff Subrating	eSCO	-
Bluetooth 4.1	Bluetooth 4.2	Bluetooth 5.0
Low Duty Cycle Advertising	Data Packet Length Extension	LE 2 Mbps
Dual Mode	LE Secure Connection	Slot Availability Mask
LE Link Layer Topology	Link Layer Privacy	High Duty Cycle Advertising

1.1 BQB and Regulatory Testing Support

The CYW20721 fully supports Bluetooth Test mode as described in Part 1:1 of the Specification of the Bluetooth System v3.0. This includes the transmitter tests, normal and delayed loop back tests, and reduced hopping sequence.

In addition to the standard Bluetooth Test Mode, the CYW20721 also supports enhanced testing features to simplify RF debugging and qualification and type-approval testing. These features include:

- Fixed frequency carrier wave (unmodulated) transmission
 - □ Simplifies some type-approval measurements (Japan)
 - □ Aids in transmitter performance analysis
- Fixed frequency constant receiver mode
 - □ Receiver output directed to I/O pin
 - Allows for direct BER measurements using standard RF test equipment
 - Facilitates spurious emissions testing for receive mode
- Fixed frequency constant transmission
 - □ 8-bit fixed pattern or PRBS-9
 - □ Enables modulated signal measurements with standard RF test equipment



2. MCU

The CYW20721 includes a Cortex M4 processor with 2 MB of ROM, 448 KB of data RAM, 64 KB of patch RAM, and 1 MB of on-chip flash. The CM4 has a maximum speed of 96 MHz. CYW20721 supports execution from on-chip flash (OCF).

The CM4 also includes a single precision IEEE 754 compliant floating point unit (FPU).

The CM4 runs all the BT layers as well as application code. The ROM includes LM, HCI, L2CAP, GATT, as well as other stack layers freeing up the flash for application usage. A standard SWD Interface provides debugging support.

3. External Reset

An external active-low reset signal, RESET_N, can be used to put the CYW20721 in the reset state. The RESET_N should be released only after the VDDO supply voltage level has been stabilized for at least 35 ms.

4. Power Management Unit (PMU)

Figure 1 shows the CYW20721 PMU block diagram. The CYW20721 includes an integrated buck regulator, a bypass LDO, a capless LDO for digital circuits and a separate LDO for RF. The bypass LDO automatically takes over from the buck once V_{bat} supply falls below 2.1 V.

The voltage levels shown in this figure are the default settings; the firmware may change voltage levels based on operating conditions.




Figure 1. Default Usage Mode



5. Integrated Radio Transceiver

The CYW20721 has an integrated radio transceiver that has been designed to provide low power operation in the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with the Bluetooth Radio Specification and exceeds the requirements to provide the highest communication link quality of service.

5.1 Transmitter Path

The CYW20721 features a fully integrated transmitter. The baseband transmit data is GFSK modulated in the 2.4 GHz ISM band.

Digital Modulator

The digital modulator performs the data modulation and filtering required for the GFSK signal. The fully digital modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted signal.

Power Amplifier

The CYW20721 has an integrated power amplifier (PA) that can transmit up to +6 dBm.

5.2 Receiver Path

The receiver path uses a low IF scheme to down-convert the received signal for demodulation in the digital demodulator and bit synchronizer. The receiver path provides a high degree of linearity, and an extended dynamic range to ensure reliable operation in the noisy 2.4 GHz ISM band. The front-end topology, which has built-in out-of-band attenuation, enables the CYW20721 to be used in most applications without off-chip filtering.

Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit synchronization algorithm.

Receiver Signal Strength Indicator

The radio portion of the CYW20721 provides a receiver signal strength indicator (RSSI) to the baseband. This enables the controller to take part in a Bluetooth power-controlled link by providing a metric of its own receiver signal strength to determine whether the transmitter should increase or decrease its output power.

5.3 Local Oscillator (LO)

LO provides fast frequency hopping (1600 hops/second) across the 79 maximum available channels for BR/EDR functionality. The CYW20721 uses an internal loop filter.



6. Peripheral and Communication Interfaces

6.1 I²C Compatible Master

The CYW20721 provides a 2-pin I²C compatible Master interface to communicate with I²C compatible peripherals. The I²C compatible master supports the following clock speeds:

- 100 kHz
- 400 kHz
- 800 kHz (Not a standard I²C-compatible speed.)
- 1 MHz (Compatibility with high-speed I²C-compatible devices is not guaranteed.)

SCL and SDA lines can be routed to any of the P0-P39 GPIOs allowing for flexible system configuration. When used as SCL/SDA the GPIOs go into open drain mode and require an external pull-up for proper operation. I²C block does not support multi master capability by either master/slave devices.

I²C1 is Master Only; I²C2 is Master/Slave. The I²C2 Master/Slave support is subject to driver support in BT SDK.

6.2 HCI UART Interface

The CYW20721 includes a UART interface for factory programming as well as when operating as a BT HCI device in a system with an external host. The UART physical interface is a standard, 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 115200 bps to 1.5 Mbps. Typical rates are 115200, 921600, 1500000 bps although intermediate speeds are also available. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command. The CYW20721 UART operates correctly with the host UART as long as the combined baud rate error of the two devices is within ±5%. The UART interface has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support enhanced data rates. The interface supports the Bluetooth UART HCI (H4) specification. The default baud rate for H4 is 115.2 kbaud.

During HCI mode the DEV_WAKE signal can be programmed to wake up the CYW20721 or allow the CYW20721 to sleep when radio activities permit. The CYW20721 can also wake up the host as needed or allow the host to sleep via the HOST_WAKE signal. The combined two signals allow the host and the CYW20721 to optimize system power consumption by allowing independent control of low power modes. DEV_WAKE and HOST_WAKE signals can be enabled via a vendor specific command.

6.3 Peripheral UART Interface

The CYW20721 has a second UART that may be used to interface to peripherals. This peripheral UART is accessed through the optional I/O ports, which can be configured individually and separately for each functional pin. The CYW20721 can map the peripheral UART to any GPIO (P0-P39). The Peripheral UART is functionally the same as HCI UART but with a 256 byte transmit and receive FIFO.

6.4 Crystal Oscillators

6.4.1 24-MHz Crystal Oscillator

The CYW20721 uses a 24 MHz crystal oscillator (XTAL). The XTAL must have an accuracy of ±20 ppm as defined by the Bluetooth specification. Two external load capacitors are required to work with the crystal oscillator. The selection of the load capacitors is XTAL-dependent (see Figure 2).

Figure 2.	Recommended 24 MHz Oscillator	Configuration
		• • • • • • • • • • • • • • • • • • •






Table 2. Reference Crystal Electrical Specifications	
--	--

Parameter	Conditions	Min.	Тур.	Max.	Unit
Nominal frequency	_	—	24.000	_	MHz
Oscillation mode	-		Fundamental		_
Frequency accuracy	Includes operating temperature range and aging	_	_	± 20	ppm
Equivalent series resistance	-	_	_	60	Ω
Load capacitance	-	_	8	_	pF
Drive level	-	_	_	200	μW
Shunt capacitance	-	-	-	2	pF

6.4.2 32 kHz Crystal Oscillator

The CYW20721 includes a 32 kHz oscillator to provide accurate timing during low power operations. Figure 3 shows the 32 kHz XTAL oscillator with external components and Table 3 lists the oscillator's characteristics. This oscillator can be operated with 32.768 kHz crystal oscillator or be driven with a clock input at similar frequency. The default component values are: $R1 = 10 M\Omega$ and C1 = C2 = ~6 pF. The values of C1 and C2 are used to fine-tune the oscillator.

Figure 3. Recommended 32 kHz Oscillator Electrical Specification





Table 3. Reference 32 kHz Oscillator Electrical Specification

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output frequency	F _{oscout}	-	-	32.768	-	kHz
Frequency tolerance	_	Crystal-dependent	-	100	_	ppm
Start-up time	T _{startup}	-	-	500	_	ms
XTAL drive level	P _{drv}	For crystal selection	-	-	0.5	μW
XTAL series resistance	R _{series}	For crystal selection	-	-	70	kΩ
XTAL shunt capacitance	C _{shunt}	For crystal selection	-	-	2.2	pF
External AC input amplitude	V _{IN} (AC)	$C_{couple} = 100 \text{ pF};$ $R_{bias} = 10 \text{ M}\Omega$	400	_	_	mVpp



6.5 Low-Frequency Clock Sources

The 32-kHz low-frequency clock (IhI_Ipo_32-kHz on the following figure) can be obtained from multiple sources. There are two internal low-power oscillators (LPOs) called the LP-LPO and HP-LPO and external crystal (OSC32K). The firmware determines the clock source to use among the available LPOs depending on the accuracy and power requirements. The preferred source is the external LPO (OSC32K) because it has good accuracy with the lowest current consumption. Internal LP-LPO has low current consumption and low accuracy whereas HP-LPO has higher accuracy and higher current consumption. The firmware assumes the external LPO has less than 250 PPM error with little or no jitter.







6.6 GPIO Ports

The CYW20721 has 40 GPIOs labeled P0-P39 on WLCSP package and 16 GPIOs on QFN package.

All GPIOs support the following:

- programmable pull-up/down of approx 45 kΩ.
- input disable, allowing pins to be left floating or analog signals connected without risk of leakage.
- source/sink 8 mA at 3.3 V and 4 mA at 1.8 V.
- P15 is Bonded to the same pin as XTALI_32K on the QFN package (Pin 32). If External 32.768kHz crystal is not used, then this pin can be used as GPIO P15.
- P26/P27/P28/P29 (some of these pins are not available on QFN package) sink/source 16 mA at 3.3 V and 8 mA at 1.8 V.

Most peripheral functions can be assigned to any GPIO. For details, refer to Table 4 and Table 5.

6.7 Keyboard Scanner (Available only on WLCSP Package)

The CYW20721 includes a HW keyscanner that supports a maximum matrix size of 20x8. The scanner has 8 inputs (also referred to as rows) and 20 outputs (also referred to as columns). Keys are detected by driving the columns down sequentially and sampling the rows. The HW scanner includes support for ghost key detection and debouncing. The scanner can also operate in sleep and PDS mode allowing low power operation while continuing to detect/store all key strokes, up or down. In other low power modes, the scanner can continue to monitor the matrix and initiate exit to active mode upon detecting a change of state.

Note Subject to the driver support in BT SDK.

6.8 ADC

CYW20721includes is a Σ - Δ ADC designed for audio (13 bits) and DC (10 bits) measurements. The ADC can measure the voltage on 28 GPIO. When used for analog inputs, the GPIOs must be placed in digital input disable mode to disconnect the digital circuit from the pin and avoid leakage. The internal band gap reference has $\pm 5\%$ accuracy without calibration. Calibration and digital correction schemes can be applied to reduce ADC absolute error and improve measurement accuracy in DC mode.

■ P0, P1, P8-P18, P21-23, P28-P38 can be used as ADC inputs.



6.9 PWM


The CYW20721 has six internal PWMs, labeled PWM0-5

- Each of the six PWM channels contains the following registers:
 - □ 16-bit initial value register (read/write)
 - □ 16-bit toggle register (read/write)
 - □ 16-bit PWM counter value register (read)
- PWM configuration register is shared among PWM0–5 (read/write). This 6-bit register is used:
 - □ To enable/disable each PWM channel
 - □ To select the clock of each PWM channel
 - $\ensuremath{\square}$ To invert the output phase of each PWM channel

The application can access the PWM module through the FW driver.

Figure 5 shows the structure of one PWM channel.







6.10 Serial Peripheral Interface Block

The CYW20721 has two independent SPI interfaces. Both interfaces support Single, Dual, and Quad mode SPI operations as well as MIPI DBI-C Interface. Either of the interface can be a master/slave. SPI2 can support only one slave. SPI1 has a 1024 byte transmit and receive buffers which is shared with the host UART interface. SPI2 has a dedicated 256 byte transmit and receive buffers. To support more flexibility for user applications, the CYW20721 has optional I/O ports that can be configured individually and separately for each functional pin. SPI I/O voltage depends on VDDO.

6.10.1 MIPI interface

There are three options in DBI type-C corresponding to 9-bit, 16-bit, and 8-bit modes. The CYW20721 plays the role of host, and only the 9-bit and 8-bit modes (option 1 and option 3 in DBI-C spec) are supported. In the 9-bit mode, the SCL, CS, MOSI, and MISO pins are used. In the 8-bit mode, an additional pin DCX, indicating whether the current outgoing bit stream is a command or data byte is required.

6.11 Pulse Density Modulation (PDM) Microphone

The CYW20721 accepts a $\Sigma\Delta$ -based one-bit PDM input stream and outputs filtered samples at either 8 kHz or 16 kHz sampling rates. The PDM signal derives from an external kit that can process analog microphone signals and generate digital signals. The PDM input shares the filter path with the aux ADC. Two types of data rates can be supported:

- 8 kHz
- 16 kHz

The external digital microphone takes in a 2.4 MHz clock generated by the CYW20721 and outputs a PDM signal which is registered by the PDM interface with either the rising or falling edge of the 2.4 MHz clock selectable through a programmable control bit. The design can accommodate two simultaneous PDM input channels, so stereo voice is possible.

Note Subject to the driver support in BT SDK.

6.12 I²S Interface

The CYW20721 supports a single I²S digital audio port in both master and slave modes. The I²S signals are:

- I²S Clock: I²S SCK
- I²S Word Select: I²S WS
- I²S Data Out: I²S DO
- I²S Data In: I²S DI

 I^2S SCK and I^2S WS become outputs in master mode and inputs in slave mode, while I^2S DO always stays as an output and I^2S DI stays as input. The channel word length is fixed to 16 bits (frame length of 32 bits) and the data is justified so that the MSB of the leftchannel data is aligned with the MSB of the I^2S bus, as per I^2S Specifications. The MSB of each data word is transmitted one bit clock cycle after the I^2S WS transition, synchronous with the falling edge of bit clock. Left Channel data is transmitted when I^2S WS is low, and right-channel data is transmitted when I2S WS is high. Data bits sent by the CYW20721 are synchronized with the falling edge of I^2S SCK and should be sampled by the receiver on the rising edge of the I^2S SCK.

The I²S port is primarily used to transfer audio samples while using the A2DP profile^[1]. The A2DP controller is half duplex and the direction of the audio samples depend on the A2DP role (sink/source). The I2S clock in the master mode can either be

- 44.1 kHz x 32 bits per frame = 1411.2 kHz
- 48 kHz x 32 bits per frame = 1536 kHz

In the slave mode, any clock rate is supported up to a maximum of 3.072 MHz.

Note PCM interface shares HW with the I²S interface which means that both voice and audio cannot be routed at the same time.



6.13 PCM Interface

The CYW20721 includes a PCM interface that can connect to linear PCM codec devices in master or slave mode. In master mode, the CYW20721 generates the PCM_CLK and PCM_SYNC signals. In slave mode, these signals are provided by another device on the PCM interface and are inputs to the CYW20721. Some of the parameters of the PCM interface may be configured by the host.

The PCM interface is used for full-duplex bi-directional transfer of 8K or 16K voice samples from and to a SCO or eSCO connection^[2]. By default, the PCM interface runs in an I^2 S compatible mode, which allows the CYW20721 to transfer voice samples to I^2 S devices.

Note PCM interface shares HW with the I²S interface which means that both voice and audio cannot be routed simultaneously.

6.13.1 Slot Mapping

The CYW20721 supports up to three simultaneous full-duplex SCO or eSCO channels through the PCM Interface, when operating in HCI mode. These three channels are time-multiplexed onto the single PCM interface by using a time-slotting scheme where the 8 kHz or 16 kHz voice sample interval is divided into as many as 16 slots. The number of slots is dependent on the selected interface rate (128 kHz, 256kHz, 512 kHz, 1024 kHz or 2048 kHz). The corresponding number of slots for these interface rate is 1, 2, 4, 8, and 16, respectively. Transmit and receive PCM data from an SCO channel is always mapped to the same slot. The PCM data output driver tristates its output on unused slots to allow other devices to share the same PCM interface signals. The data output driver tristates its output after the falling edge of the PCM clock during the last bit of the slot.

6.13.2 Frame Synchronization

The CYW20721 supports both short and long-frame synchronization in both master and slave modes and can be configured from the host. In short frame synchronization mode, the frame synchronization signal is an active-high pulse at the audio frame rate that is a single-bit period in width and is synchronized to the rising edge of the bit clock. The PCM slave looks for a high on the falling edge of the bit clock and expects the first bit of the first slot to start at the next rising edge of the clock. In long-frame synchronization mode, the frame synchronization signal is again an active-high pulse at the audio frame rate; however, the duration is three bit periods and the pulse starts coincident with the first bit of the first slot.

6.13.3 Data Formatting

The CYW20721 may be configured to generate or accept several different data formats. For conventional narrow band speech mode, the CYW20721 always uses 13 of the 16 bits in each PCM frame. The location and order of these 13 bits can be configured to support various data formats on the PCM interface. The remaining three bits are ignored on the input and may be filled with 0s, 1s, a sign bit, or a programmed value on the output. The default format is 13-bit 2's complement data, left justified, filled with 0's and clocked MSB first.

6.13.4 Burst PCM Mode

In this mode of operation, the PCM bus runs at a significantly higher rate of operation to allow the host to duty cycle its operation and save current. In this mode of operation, the PCM bus can operate at a rate of up to 24 MHz. This mode of operation is initiated with an HCI command from the host.



6.14 Security Engine

The CYW20721 includes a hardware security accelerator which greatly decreases the time required to perform typical security operations. This security engine includes:

- Public key acceleration (PKA) cryptography
- AES-CTR/CBC-MAC/CCM acceleration
- SHA2 message hash and HMAC acceleration
- RSA encryption and decryption of modulus sizes up to 2048 bits
- Elliptic curve Diffie-Hellman in prime field GF(p)

Note Security engine is used only by Bluetooth stack to reduce CPU overhead. It is not available for application use

6.14.1 Random Number Generator

This hardware block is used for key generation for Bluetooth.

Note Availability for use by the application is subject to the support in BT SDK.

6.15 Power Modes

The CYW20721 supports the following HW power modes:

- Active mode Normal operating mode in which all peripherals are available and the CPU is active.
- Idle mode- In this mode, the CPU is in "Wait for Interrupt" (WFI) and the HCLK, which is the high frequency clock derived from the main crystal oscillator is running at a lower clock speed. Other clocks are active and the state of the entire chip is retained.
- Sleep mode In this mode, CPU is in WFI and the HCLK is not running. The PMU determines if the other clocks can be turned off and does accordingly. State of the entire chip is retained, the internal LDOs run at a lower voltage (voltage is managed by the PMU), and SRAM is retained.
- Power Down Sleep (PDS) mode -This mode is an extension of the PMU Sleep wherein most of the peripherals such as UART and SPI are turned off. The entire memory is retained, and on wakeup the execution resumes from where it paused.
- Shut Down Sleep (SDS) mode -Everything is turned off except I/O Power Domain, RTC, and LPO. The device can come out of this mode either due to BT activity or by an external interrupt. Before going into this mode, the application can store some bytes of data into "Always On RAM" (AON). When the device comes out of this mode, the data from AON is restored. After waking from SDS, the application will start from the beginning (warmboot) and has to restore its state based on information stored in AON. In the SDS mode, a single BT task with no data activity, such as an ACL connection, BLE connection, or BLE advertisement can be performed.
- HID-OFF^[3] (Timed-Wake) mode -The device can enter this mode asynchronously, that is, the application can force the device into this mode at any time. I/O Power Domain, RTC, and LPO are the only active blocks. A timer that runs off the LPO is used to wake the device up after a predetermined fixed time.
- HID-OFF^[3] (External Interrupt-Waked) mode This mode is similar to Timed-Wake, but in HID-OFF mode even the LPO and RTC are turned off. Therefore, the only wakeup source is an external interrupt.

Transition between power modes is handled by the on-chip firmware with host/application involvement. Please see Firmware Section for details.



7. Firmware

The CYW20721 ROM firmware runs on a real time operating system and handles the programming and configuration of all on-chip hardware functions as well as the BT/LE baseband, Link Manager (LM), HCI, Generic Attribute Profile (GATT), Attribute Protocol (ATT), Logical Link Control and Adaptation Protocol (L2CAP) and Service Discovery Protocol (SDP) layers. The ROM also includes drivers for on-chip peripherals as well as handling on-chip power management functions including transitions between different power modes.

The CYW20721 is fully supported by the Cypress Modus Toolbox platform. BT SDK releases provide latest ROM patches, drivers, and sample applications allowing customized applications using the CYW20721 to be built quickly and efficiently.

Refer to CYW20721 Product Guide for details on the firmware architecture, driver documentation, power modes and how to write applications/profiles using the CYW20721.



8. Pin Assignments and GPIOs

This section addresses both QFN and WLCSP pin assignments and GPIOs for the CYW20721 device.

8.1 40-Pin QFN and WLCSP Pin Assignments

Table 4. 40-Pin QFN and WLCSP Pin Assignments

Dia Mana	Pin Number		1/0	Danna Dannain	Description			
Pin Name	QFN-40	WLCSP	I/O	Power Domain	Description			
Microphone								
ADC_avddBAT	_	5	I	VDDIO	VDDIO			
ADC_AVDDC	_	3	I	_	No Connect			
Mic_avdd	_	19	I	MIC_AVDD	Microphone supply			
Micbias	_	32	I	MIC_AVDD	Microphone Bias Supply			
Micn	_	4	I	MIC_AVDD	Microphone negative input			
Міср	_	18	I	MIC_AVDD	Microphone positive input			
ADC_AVSS	_	34	I	AVSS	Analog ground			
ADC_AVSSC	_	17	I	AVSS	Analog ground			
ADC_REFGND	_	33	I	AVSS	Analog reference ground			
Mic_avss	_	47	Ι	AVSS	Microphone analog ground			
Baseband Supply		1						
BT_VDDO	25	1,8,9,11,14,26,29,4 2,56,66,91	I	VDDO	I/O Pad Power supply			
BT_VDDC	-	2,43,58,74, 99	I/O	VDDC	Baseband core power supply			
VDDO	39	-	I	VDDO	LHL PAD power supply. Can be tied to BT_VDDO.			
RF Power Supply								
BT_PAVDD	17	116	I	PAVDD	PA supply			
BT_PLLVDD1p2	21	106	I	PLLVDD1P2	RFPLL and crystal oscillator supply			
BT_VCOVDD1p2	20	125	I	VCOVDD1P2	VCO supply			
BT_IFVDD1P2	19	110	I	IFVDD1P2	IFPLL Power Supply			
Onboard LDO's								
DIGLDO_VDDIN	16	127	I		Internal Digital LDO input			
DIGLDO_VDDOUT	_	126	0		Internal Digital LDO output			
RFLDO_VDDIN	15	111	I	-	RF LDO Input			
RFLDO_VDDOUT	14	128	0	-	RF LDO Output			
SR_VDDBAT3V	13	129	I	-	Core Buck Input			
VDDBAT3V	_	120	I	-	Core Buck Input			
SR_VLX	12	121	0	_	Core Buck Output			
Ground Pins								
BT_PAVSS	-	123	I	VSS	Ground			
BT_PLLVSS	-	107	I	VSS	Ground			
BT_VCOVSS	-	119	I	VSS	Ground			
BT_IFVSS	-	115	I	VSS	Ground			
BT_VSSC	-	30, 57, 75, 87, 117, 118, 124, 133, 134	I	VSS	Ground			



Table 4. 40-Pin QFN and WLCSP Pin Assignments (Cont.)

_ , ,,	Pin	Number					
Pin Name	QFN-40	WLCSP	I/O	Power Domain	Description		
VSSC	_	112	I	VSS	Ground		
VSSO_0	_	10,13, 25, 28,72, 96,101	I	VSS	Ground		
SR_PVSS	_	130	I	VSS	Ground		
xtal_avss	_	35	I	XTAL_AVSS	Crystal ground		
PMU_AVSS	_	113,114	I	PMU_AVSS	PMU ground		
UART							
BT_UART_CTS_N	30	15	I, PU	VDDO	Clear to send (CTS) for HCI UART interface. Leave unconnected if not used.		
BT_UART_RTS_N	29	31	O, PU	VDDO	Request to send (RTS) for HCI UART interface. Leave unconnected if not used.		
BT_UART_RXD	27	45	I	VDDO	UART serial input. Serial data input for the HCI UART interface.		
BT_UART_TXD	28	46	O, PU	VDDO	UART serial output. Serial data output for the HCI UART interface.		
Crystal							
BT_XTALI	22	105	I	PLLVDD1P2	Crystal oscillator input. See "The XTAL must have an accuracy of ±20 ppm as defined by the Bluetooth specification. Two external load capacitors are required to work with the crystal oscil- lator. The selection of the load capac- itors is XTAL-dependent (see Figure 2)" for options.		
BT XTALO	23	104	0	PLLVDD1P2	Crystal oscillator output.		
XTALI_32K	32	6	I	VDDO	Low-power oscillator input.		
XTALO_32K	31	20	0	VDDO	Low-power oscillator output.		
BT_RF	18	132	_	_	RF Antenna Port		
BT_CLK_REQ	_	68	0	N/A	Used for shared-clock application.		
JTAG_SEL	11	102	_	-	Reserved ARM JTAG debug mode control. Connect to GND for all applica- tions.		
RST_N	10	103	I	VDDO	Active-low system reset with internal pull-up resistor.		
Reserved Pins							
Reserved	26	21, 36, 49, 61, 77, 84, 85, 108	N/A	N/A	Reserved. Leave unconnected.		
Reserved, Connect to GND	_	16, 92	N/A	N/A	Reserved, connect to GND		



8.2 40-Pin QFN and WLCSP GPIOs

Table 5. 40-Pin QFN and WLCSP GPIOs

	Pin Number		1/0	Power	Description
Pin Name	QFN-40	WLCSP	- I/O	Domain	Description
BT_DEV_WAKE	-	86	I	VDDO	A signal from the host to the CYW20721 indicating that the host requires attention.
BT_HOST_WAKE	24	76	0	VDDO	A signal from the CYW20721 device to the host indicating that the Bluetooth device requires attention.
BT_GPIO_2	_	44	I/O	VDDO	GPIO: Can also be configured as a GCI Pin
BT_GPIO_3	_	59	I/O	VDDO	GPIO: Can also be configured as a GCI Pin
BT_GPIO_4	_	79	I/O	VDDO	GPIO: Can also be configured as a GCI Pin
BT_GPIO_5	_	78	I/O	VDDO	GPIO: Can also be configured as a GCI Pin
P0	3	93	I/O	VDDO	 GPIO: P0 Keyboard scan input (row): KSI0 A/D converter input 29 Supermux I/O functions as defined in Table 6.
P1	4	54	I/O	VDDO	 GPIO: P1 Keyboard scan input (row): KSI1 A/D converter input 28 Supermux I/O functions as defined in Table 6
P2	34	60	I/O	VDDO	 GPIO: P2 Keyboard scan input (row): KSI2 Supermux I/O functions as defined in Table 6
P3	-	22	I/O	VDDO	 GPIO: P3 Keyboard scan input (row): KSI3 Supermux I/O functions as defined in Table 6
P4	35	23	I/O	VDDO	 GPIO: P4 Keyboard scan input (row): KSI4 Supermux I/O functions as defined in Table 6
P5	_	37	I/O	VDDO	 GPIO: P5 Keyboard scan input (row): KSI5 Supermux I/O functions as defined in Table 6
P6	36	50	I/O	VDDO	 GPIO: P6 Keyboard scan input (row): KSI6 Supermux I/O functions as defined in Table 6
P7	37	62	I/O	VDDO	 GPIO: P7 Keyboard scan input (row): KSI7 Supermux I/O functions as defined in Table 6
P8	-	69	I/O	VDDO	 GPIO: P8 A/D converter input 27 Supermux I/O functions as defined in Table 6
P9	-	52	I/O	VDDO	 GPIO: P9 A/D converter input 26 External T/R switch control: tx_pd Supermux I/O functions as defined in Table 6
P10	40	63	I/O	VDDO	 GPIO: P10 Keyboard scan output (column): KSO2 A/D converter input 25 Supermux I/O functions as defined in Table 6

Notes
4. All GPIOs are super mux. All GPIOs can be programmed for any alternative functions as listed in Table 6 and Table 7.
5. During power-on reset, all inputs are disabled.
6. P15 and P37 should not be driven high externally while the part is held in reset (they can be floating or driven low). Failure to do so may cause some current to flow through these pins until the part comes out of reset.



Table 5. 40-Pin QFN and WLCSP GPIOs (Cont.)

D's No.	Pin N	umber		Power	D
Pin Name	QFN-40	WLCSP	- I/O	Domain	Description
P11	-	70	I/O	VDDO	 GPIO: P11 A/D converter input 24 Supermux I/O functions as defined in Table 6
P12	_	40	I/O	VDDO	 GPIO: P12 A/D converter input 23 Supermux I/O functions as defined in Table 6
P13	-	71	I/O	VDDO	 GPIO: P13 A/D converter input 22 Supermux I/O functions as defined in Table 6
P14	-	24	I/O	VDDO	 GPIO: P14 A/D converter input 21 Supermux I/O functions as defined in Table 6
P15 ^c	32	7	I/O	VDDO	 GPIO: P15 A/D converter input 20 Supermux I/O functions as defined in Table 6
P16	33	48	I/O	VDDO	 GPIO: P16 A/D converter input 19 Supermux I/O functions as defined in Table 6
P17	38	38	I/O	VDDO	 GPIO: P17 A/D converter input 18 Supermux I/O functions as defined in Table 6
P18	-	51	I/O	VDDO	 GPIO: P18 A/D converter input 17 Supermux I/O functions as defined in Table 6
P19	-	39	I/O	VDDO	Reserved for system use. Leave unconnected.
P20	-	12	I/O	VDDO	Reserved for system use. Leave unconnected.
P21	-	53	I/O	VDDO	 GPIO: P21 A/D converter input 14 Supermux I/O functions as defined in Table 6
P22	-	27	I/O	VDDO	 GPIO: P22 A/D converter input 13 Supermux I/O functions as defined in Table 6
P23	_	64	I/O	VDDO	 GPIO: P23 A/D converter input 12 Supermux I/O functions as defined in Table 6
P24	_	90	I/O	VDDO	 GPIO: P24 Supermux I/O functions as defined in Table 6
P25	8	97	I/O	VDDO	 GPIO: P25 Supermux I/O functions as defined in Table 6
P26	7	83	I/O	VDDO	 GPIO: P26 Current: 16 mA sink Supermux I/O functions as defined in Table 6
P27	_	94	I/O	VDDO	 GPIO: P27 Current: 16 mA sink Supermux I/O functions as defined in Table 6
P28	1	41	I/O	VDDO	 GPIO: P28 A/D converter input 11 Current: 16 mA sink Supermux I/O functions as defined in Table 6

Notes
4. All GPIOs are super mux. All GPIOs can be programmed for any alternative functions as listed in Table 6 and Table 7.
5. During power-on reset, all inputs are disabled.
6. P15 and P37 should not be driven high externally while the part is held in reset (they can be floating or driven low). Failure to do so may cause some current to flow through these pins until the part comes out of reset.



Table 5. 40-Pin QFN and WLCSP GPIOs (Cont.)

Pin Name	Pin N	umber	- I/O	Power	Description
Pin Name	QFN-40	WLCSP	1/0	Domain	Description
P29	2	80	I/O	VDDO	 GPIO: P29 A/D converter input 10 Current: 16 mA sink Supermux I/O functions as defined in Table 6
P30	-	95	I/O	VDDO	 GPIO: P30 A/D converter input 9 Supermux I/O functions as defined in Table 6
P31	-	73	I/O	VDDO	 GPIO: P31 A/D converter input 8 Supermux I/O functions as defined in Table 6
P32	-	98	I/O	VDDO	 GPIO: P32 A/D converter input 7 Supermux I/O functions as defined in Table 6
P33	9	100	I/O	VDDO	 GPIO: P33 A/D converter input 6 Supermux I/O functions as defined in Table 6
P34	5	81	I/O	VDDO	 GPIO: P34 A/D converter input 5 Supermux I/O functions as defined in Table 6
P35	-	65	I/O	VDDO	 GPIO: P35 A/D converter input 4 Supermux I/O functions as defined in Table 6
P36	-	55	I/O	VDDO	 GPIO: P36 A/D converter input 3 Supermux I/O functions as defined in Table 6
P37 ^[6]	-	88	I/O	VDDO	 GPIO: P37 A/D converter input 2 Supermux I/O functions as defined in Table 6
P38	6	89	I/O	VDDO	 GPIO: P38 A/D converter input 1 Supermux I/O functions as defined in Table 6
P39	_	82	I/O	VDDO	 Reserved for system use. Leave unconnected.
Strapping Pins					
BT_TM1	-	67	I	_	Device test mode control. Connect to GND for all applications.
PMU_DISABLE	_	109	I	VDDO	PMU Enable/Disable. Connected to ground.

Notes

All GPIOs are super mux. All GPIOs can be programmed for any alternative functions as listed in Table 6 and Table 7.
 During power-on reset, all inputs are disabled.
 P15 and P37 should not be driven high externally while the part is held in reset (they can be floating or driven low). Failure to do so may cause some current to flow through these pins until the part comes out of reset.



Table 6. GPIO Supermux Input Functions

Input	Description
SWDCK	Serial Wire Debugger Clock
SWDIO	Serial Wire Debugger I/O
spiffy1_clk[s]	SPIFFY 1 Clock (Slave)
spiffy1_cs[s]	SPIFFY 1 Chip Select (Slave)
spiffy1_mosi[s]	SPIFFY 1 MOSI (Slave)
spiffy1_miso[m]	SPIFFY 1 MISO (Master)
spiffy1_io2	SPIFFY 1 I/O 2 (Quad SPI)
spiffy1_io3	SPIFFY 1 I/O 3 (Quad SPI)
spiffy1_int[s]	SPIFFY 1 Interrupt (Slave)
spiffy2_clk[s]	SPIFFY 2 Clock (Slave)
spiffy2_cs[s]	SPIFFY 2 Chip Select (Slave)
spiffy2_mosi[s]	SPIFFY 2 MOSI (Slave)
spiffy2_miso[m]	SPIFFY 2 MISO (Master)
spiffy2_io2	SPIFFY 2 I/O 2
spiffy2_io3	SPIFFY 2 I/O 3
spiffy2_int[s]	SPIFFY 2 Interrupt (Slave)
puart_rx	Peripheral UART RX
puart_cts_n	Peripheral UART CTS
SCL	I2C Clock
SDA	I2C Data
SCL2	I2C2 Clock
SDA2	I2C2 Data
PCM_IN	PCM Input
PCM_CLK	PCM Clock
PCM_SYNC	PCM Sync
I2S_DI	I2S Data Input
I2S_WS	I2S Word Select
I2S_CLK	I2S Clock
PDM_IN_Ch_1	PDM Input Channel 1
PDM_IN_Ch 2	PDM Input Channel 2

Table 7. GPIO Supermux Output Functions

Output	Description
do_P# (data out of GPIO. F	or example: 0)
kso0	Key Scan output 0
kso1	Key Scan output 1
kso2	Key Scan output 2
kso3	Key Scan output 3
kso4	Key Scan output 4
kso5	Key Scan output 5
kso6	Key Scan output 6
kso7	Key Scan output 7
kso8	Key Scan output 8
kso9	Key Scan output 9
kso10	Key Scan output 10
kso11	Key Scan output 11
kso12	Key Scan output 12
kso13	Key Scan output 13
kso14	Key Scan output 14
kso15	Key Scan output 15
kso16	Key Scan output 16
kso17	Key Scan output 17
kso18	Key Scan output 18
kso19	Key Scan output 19
do_P# ^ pwm0	PWM Channel 0
do_P# ^ pwm1	PWM Channel 1
do_P# ^ pwm2	PWM Channel 2
do_P# ^ pwm3	PWM Channel 3
do_P# ^ pwm4	PWM Channel 4
do_P# ^ pwm5	PWM Channel 5
aclk0	Auxiliary clock Output 0
aclk1	Auxiliary clock Output 1
HID_OFF	HID-OFF Indicator
pa_ramp	External PA ramp
tx_pu	External PA Control Signal
rx_pu	External PA Control Signal
SWDIO	Serial Wire Debugger Input/ Output
SDA2	I2C 2 Data
SCL2	I2C 2 Clock
puart_tx (uart2_tx)	Peripheral UART TX



Table 7. GPIO Supermux Output Functions (Cont.)


Output	Description
puart_rts_n (uart2_rts_n)	Peripheral UART RTS
spiffy1_CLK	SPIFFY 1 Clock
spiffy1_CS	SPIFFY 1 Chip Select
spiffy1_MOSI	SPIFFY 1 MOSI
spiffy1_MISO	SPIFFY 1 MISO
spiffy1_IO2	SPIFFY I/O 2
spiffy1_IO3	SPIFFY I/O 3
spiffy1_INT	SPIFFY Interrupt
spiffy1_DCX	MIPI-DBI Data/Command Indicator
spiffy2_CLK	SPIFFY 2 Clock
spiffy2_CS	SPIFFY 2 Chip Select
spiffy2_MOSI	SPIFFY 2 MOSI
spiffy2_MISO	SPIFFY 2 MISO
spiffy2_IO2	SPIFFY 2 I/O 2
spiffy2_IO3	SPIFFY 2 I/O 3
spiffy2_INT	SPIFFY 2 Interrupt
spiffy2_DCX	MIPI-DBI Data/Command Indicator
pcm_in_o	PCM IN
pcm_out_o	PCM Out
pcm_bclk_o	PCM Bit Clock
pcm_sync_o	PCM Sync Output
i2s_ssd	I2S Slave Serial Data
i2s_sws	I2S Slave Word Select
i2s_sck	I2S Slave Clock
i2s_msd	I2S Master Serial Data
i2s_mws	I2S Master Word Select
i2s_mck	I2S Master Clock



9. Pin/Ball Maps

9.1 40-Pin QFN Pin Map


The CYW20721 40-pin QFN package is shown in Figure 6.





9.2 WLCSP Ball Map

The CYW20721 WLCSP package is shown in Figure 7.



Notes

- Figure 7 shows the bottom view of the WLCSP package (Bumps facing up).
 See Table 4 and Table 8 and for additional WLCSP information.
 Table 8 shows the package view from the bottom (bumps facing up).
 Coordinate origin (0, 0) is at the center of the WLCSP package with the bumps facing up.



Table 8. CYW20721 WLCSP Bump Coordinates

Bump#	NET_NAME	X-COORD (μm)	Y-COORD (μm)
1	BT_VDDO	1232.28	1356.88
2	BT_VDDC	1032.28	1356.88
3	Reserved - Do not connect	832.28	1356.88
4	Micn	632.28	1356.88
5	ADC_avddBAT	432.28	1356.88
6	xtali_32K	232.29	1356.88
7	P15	32.29	1356.88
8	VDDO_0	-167.7	1356.88
9	VDDO_0	-367.7	1356.88
10	VSSO_0	-567.7	1356.88
11	VDDO_0	-767.7	1356.88
12	P20	-967.69	1356.88
13	VSSO_0	-1167.69	1356.88
14	VDDO_0	-1367.69	1356.88
15	BT_UART_CTS_N	1232.28	1156.88
16	Reserved, Connect to GND	1032.28	1156.88
17	ADC_AVSSC	832.28	1156.88
18	Micp	632.28	1156.88
19	Mic_avdd	432.28	1156.88
20	 xtalo_32K	232.29	1156.88
21	Reserved	32.29	1156.88
22	P3	-167.7	1156.88
23	P4	-367.7	1156.88
24	P14	-567.7	1156.88
25	VSSO_0	-767.7	1156.88
26	VDDO_0	-967.69	1156.88
27	P22	-1167.69	1156.88
28	VSSO_0	-1367.69	1156.88
29	BT_VDDO	1232.28	956.88
30	BT_VSSC	1032.28	956.88
31	BT_UART_RTS_N	832.28	956.88
32	Micbias	632.28	956.88
33	ADC_REFGND	432.28	956.88
34	ADC AVSS	232.29	956.88
35	xtal_avss	32.29	956.88
36	Reserved	-167.7	956.88
37	P5	-107.7	956.88
38	P17	-567.7	956.88
39	P19	-567.7	956.88
40	P12	-767.7	956.88
	P12 P28		956.88
41		-1167.69	
42		-1367.69	956.88
43	BT_VDDC	1232.28	756.89
44	BT_GPIO_2	1032.28	756.89
45	BT_UART_RXD	832.28	756.89
46	BT_UART_TXD	632.28	756.89



Table 8. CYW20721 WLCSP Bump Coordinates (Cont.)

Bump#	NET_NAME	X-COORD (μm)	Y-COORD (μm)
47	Mic_avss	432.28	756.89
48	P16	32.29	756.89
49	Reserved	-167.7	756.89
50	P6	-367.7	756.89
51	P18	-567.7	756.89
52	P9	-767.7	756.89
53	P21	-967.69	756.89
54	P1	-1167.69	756.89
55	P36	-1367.69	756.89
56	BT_VDDO	1232.28	556.89
57	BT_VSSC	1032.28	556.89
58	BT_VDDC	832.28	556.89
59	BT_GPIO_3	632.28	556.89
60	P2	32.29	556.89
61	Reserved	-167.7	556.89
62	P7	-367.7	556.89
63	P10	-767.7	556.89
64	P23	-967.69	556.89
65	P35	-1167.69	556.89
66	VDDO_0	-1367.69	556.89
67	BT_TM1	1232.28	356.89
68	BT_CLK_REQ	1032.28	356.89
69	P8	-367.7	356.89
70	P11	-767.7	356.89
71	P13	-967.69	356.89
72	VSSO_0	-1167.69	356.89
73	P31	-1367.69	356.89
74	BT_VDDC	401.88	322.94
75	BT VSSC	1432.27	156.89
76	BT_HOST_WAKE	1232.28	156.89
77	Reserved	1032.28	156.89
78	BT_GPIO_5	832.28	156.89
70	BT_GPIO_4	632.28	156.89
80	P29	-767.7	156.89
81	P34	-967.69	156.89
82	P39	-1167.69	156.89
83	P26	-1367.69	156.89
84	Reserved	1432.27	-43.1
84 85	Reserved	1432.27	-43.1
86 87	BT_DEV_WAKE	1032.28 832.28	-43.1
	BT_VSSC P37		-43.1
88		-767.7	-43.1
89	P38	-967.69	-43.1
90	P24	-1167.69	-43.1
91	VDDO_0	-1367.69	-43.1
92	Reserved, Connect to GND	1432.27	-243.09



Table 8. CYW20721 WLCSP Bump Coordinates (Cont.)

Bump#	NET_NAME	X-COORD (μm)	Y-COORD (μm)
93	P0	-367.7	-243.09
94	P27	-567.7	-243.09
95	P30	-767.7	-243.09
96	VSSO_0	-967.69	-243.09
97	P25	-1167.69	-243.09
98	P32	-1367.69	-243.09
99	BT_VDDC	56.23	-435.87
100	P33	-767.7	-443.09
101	VSSO_0	-967.69	-443.09
102	JTAG_SEL	-1167.69	-443.09
103	RST_N	-1367.69	-443.09
104	BT_XTALO	1462.79	-597.97
105	BT_XTALI	1262.79	-597.97
106	BT_PLLVDD1p2	1262.79	-797.97
107	BT_PLLVSS	1462.79	-814.63
108	Reserved	-1059.5	-819
109	PMU_DISABLE	-1259.5	-819
110	BT_IFVDD1p2	1062.79	-849.66
111	RFLDO_VDDIN1P5	-659.5	-1018.99
112	VSSC	-859.5	-1018.99
113	PMU_AVSS	-1059.5	-1018.99
114	PMU_AVSS	-1459.49	-1018.99
115	BT_IFVSS	1159.51	-1035.5
116	BT_PAVDD	756.99	-1087.29
117	BT_VSSC	-234	-1128.6
118	BT_VSSC	-433.99	-1128.6
119	BT_VCOVSS	1472.59	-1212.28
120	VDDBAT3V	-1059.5	-1218.99
121	SR_VLX	-1259.5	-1218.99
122	Reserved	-1459.49	-1218.99
123	BT_PAVSS	994.94	-1153.5
124	BT_VSSC	-34	-1328.59
125	BT_VCOVDD1p2	1472.59	-1412.28
126	DIGLDO_VDDOUT	-459.5	-1418.99
127	DIGLDO_VDDIN1P5	-659.5	-1418.99
128	RFLDO_VDDOUT	-859.5	-1418.99
129	SR_VDDBAT3V	-1059.5	-1418.99
130	SR_PVSS	-1259.5	-1418.99
131	Reserved	-1459.49	-1418.99
132	BT_RF	988.31	-1475
133	BT_VSSC	365.99	-1479.96
134	BT_VSSC	165.99	-1479.96



10. Specifications

10.1 Electrical Characteristics

Caution! The absolute maximum ratings in the following table indicate levels where permanent damage to the device can occur, even if these limits are exceeded for only a brief duration. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods can adversely affect long-term reliability of the device.

Table 9. Absolute Maximum Ratings

Requirement Decemptor		Specifications				
Requirement Parameter	Min.	Nom.	Max.	– Unit		
Maximum Junction Temperature	-	-	125	°C		
VDD IO (BT_VDDO, VDDO_0)	-0.5	-	3.795	V		
VDD RF (BT_IFVDD1p2, BT_PLLVDD1p2, BT_VCOVDD1p2, BT_PAVDD)	-0.5	-	1.38	V		
VDDBAT3V/SR_VDDBAT3V	-0.5	-	3.795	V		
DIGLDO_VDDIN1P5	-0.5	-	1.65	V		
RFLDO_VDDIN1P5	-0.5	-	1.50	V		
MIC_AVDD	-0.5	-	3.795	V		
BT_RF	-	_	0	dBm		

Table 10. ESD/Latch up

Poquiroment Peremeter		Unit		
Requirement Parameter	Min.	Nom.	Max.	Onit
ESD Tolerance HBM	-2000	_	2000	V
ESD Tolerance CDM	-500	-	500	V
Latch up	—	200	—	mA

Table 11. Environmental Ratings

Characteristics	Value	Unit
Operating Temperature	-30 to +85	°C
Storage Temperature	–40 to +150	°C

Note

11. Lowest operating temperature for the 32 kHz xtal is -10°C.

Table 12. Recommended Operating Conditions

Parameter		Unit		
Parameter	Min.	Тур.	Max.	Unit
VDDIO (BT_VDDO, VDDO_0)	1.76	3.0	3.63	V
VDDBAT3V/SR_VDDBAT3V	1.76	3.0	3.63	V
MIC_AVDD	1.76	3.0	3.63	V



10.1.1 Core Buck Regulator

Table 13. Core Buck Regulator

Parameter	Conditions	Min.	Тур.	Max.	Unit
Input supply voltage DC, VBAT	DC voltage range inclusive of disturbances	1.76	3.0	3.63	V
CBUCK output current	Low Power Operation Mode (LPOM) only	-	-	65	mA
Output voltage range	Programmable, 30mV/step default = 1.2 V (bits = 0000)	1.2	1.26	1.5	V
Output voltage DC accuracy	Includes load and line regulation	-4	_	+4	%
LPOM efficiency (high load)	-	_	85	_	%
LPOM efficiency (low load)	-	_	80	_	%
Input supply voltage ramp-up time	0 to 3.3 V	40	-	-	μs

Minimum capacitor value refers to residual capacitor value after taking into account part-to-part tolerance, DC-bias, temperature, and aging.

- Maximum capacitor value refers to the total capacitance seen at a node where the capacitor is connected. This also includes any decoupling capacitors connected at the load side, if any.
- 10.1.2 Recommended External Component for Core Buck Regulator

Table 14. Recommended External Component for Core Buck Regulator

Parameter	Conditions	Min.	Тур.	Max.	Unit
External output inductor L	2.2 μH ±25%, DCR=114 m Ω ±20%, ACR<1 Ω (for frequency<1 MHz)	-	2.2	Ι	μH
External output capacitor, Cout	4.7 μF ±10%, 6.3V, 0402, X5R, MLCC capacitor +board total-ESR < 20 m Ω	-	4.7	Ι	μF
External input capacitor, Cin	For SR_VDDBAT pin Ceramic, X5R, 0402, ESR<30 mΩ at 4 MHz, +/-20%, 6.3V, 10 μF	_	10	_	μF

10.1.3 Recommended External Components for RFLDO

Table 15. Recommended External Components for RFLDO

Parameter	Conditions	Min.	Тур.	Max.	Unit
External output capacitor, Co	Total ESR (trace/cap): 5 m–240 m Ω	0.5	2.2	4.7	μF



10.1.4 Digital I/O Characteristics

Table 16. Digital I/O Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit
Input low voltage (VDDO = 3 V)	V _{IL}	-	-	0.8	V
Input high voltage (VDDO = 3 V)	V _{IH}	2.4	-	-	V
Input low voltage (VDDO = 1.8 V)	V _{IL}	-	-	0.4	V
Input high voltage (VDDO = 1.8 V)	V _{IH}	1.4	-	-	V
Output low voltage	V _{OL}	-	-	0.45	V
Output high voltage	V _{OH}	VDDO – 0.45 V	-	_	V
Input low current	IIL	-	-	1.0	μA
Input high current	I _{IH}	-	-	1.0	μA
Input capacitance	C _{IN}	-	-	0.4	pF
Output low current (VDDO = 3 V, V _{OL} = 0.5 V)	I _{OL}	-	-	8.0	mA
Output low current (VDDO = 1.8 V, V _{OL} = 0.5 V)	I _{OL}	-	_	4.0	mA
Output high current (VDDO = 3 V, V _{OH} = 2.55 V)	I _{OH}	-	_	8.0	mA
Output high current (VDDO = $1.8 \text{ V}, \text{V}_{OH} = 1.35 \text{ V}$)	I _{OH}	-	_	4.0	mA

10.1.5 ADC Electrical CharacteristicsCurrent Consumption

In Table 17, current consumption measurements are taken at input of VBAT and VDDIO combined (LDOIN = VDDIO = 3.0V).

Table 17	Current	Consumption	BT/LE
----------	---------	-------------	-------

Operational Mode	Conditions	Тур.	Unit
HCI	48 MHz with Pause	1.1	mA
	48 MHz Without Pause	2.2	mA
RX	Continuous RX	5.9	mA
ТХ	Continuous TX - 0 dBm	5.6	mA
PDS		61	μA
HID-Off	32 kHz XTAL and 16 KB Retention RAM on	1.6	μA
Advertising	Unconnectable - 1 sec	14	μA
	Connectable undirected - 1 sec	17	μA
LE Connection - SDS	Master - 1 sec	16	μA
	Slave - 1 sec	17	μA
Page Scan - PDS	Interlaced - R1	122	μA
Sniff - PDS	500 ms Sniff, 1 attempt, 0 timeout - Master	132	μA
	500 ms Sniff, 1 attempt, 0 timeout - Slave	138	μA
Bi-Directional Data Exchange	Continuous DM5 or DH5 packets - Master/Slave	6.9	mA



10.2 RF Specifications

Note Table 18 and Table 19 apply to single-ended industrial temperatures. Unused inputs are left open.

Table 18. Receiver RF Specifications

Parameter	Mode and Conditions	Min.	Тур.	Max.	Unit
Frequency range	-	2402	_	2480	MHz
	GFSK, 0.1% BER, 1 Mbps	_	-92.0 ^[12]	_	dBm
RX sensitivity (QFN) ^[12]	π/4-DQPSK, 0.01% BER, 2 Mbps	_	-94.0 ^[13]	_	dBm
	8-DPSK, 0.01% BER, 3 Mbps	_	-88.0 ^[13]	_	dBm
	GFSK, 0.1% BER, 1 Mbps	-	-91.5 ^[13]	_	dBm
RX sensitivity (WLCSP) ^[12]	π/4-DQPSK, 0.01% BER, 2 Mbps	-	-93.5 ^[13]	-	dBm
	8-DPSK, 0.01% BER, 3 Mbps	-	-87.5 ^[13]	-	dBm
Maximum input	All data rates	-	-	-20	dBm
GFSK Modulation					
C/I cochannel	GFSK, 0.1% BER ^[12]	-	-	11.0	dB
C/I 1 MHz adjacent channel	GFSK, 0.1% BER ^[13]	-	-	0	dB
C/I 2 MHz adjacent channel	GFSK, 0.1% BER ^[14]	-	-	-30.0	dB
$C/I \ge 3$ MHz adjacent channel	GFSK, 0.1% BER ^[12]	-	-	-40.0	dB
C/I image channel	GFSK, 0.1% BER ^[14]	-	-	-9.0	dB
C/I 1 MHz adjacent to image channel	GFSK, 0.1% BER ^[14]	-	_	-20.0	dB
QPSK Modulation					
C/I cochannel	p/4-DQPSK, 0.1% BER ^[14]	-	-	13.0	dB
C/I 1 MHz adjacent channel	p/4-DQPSK, 0.1% BER ^[15]	-	-	0	dB
C/I 2 MHz adjacent channel	p/4-DQPSK, 0.1% BER ^[14]	-	-	-30.0	dB
$C/I \ge 3 \text{ MHz}$ adjacent channel	p/4-DQPSK, 0.1% BER ^[16]	-	_	-40.0	dB
C/I image channel	p/4-DQPSK, 0.1% BER ^[14]	-	-	-9.0	dB
C/I 1 MHz adjacent to image channel	p/4-DQPSK, 0.1% BER ^[14]	-	_	-20.0	dB
8PSK Modulation					
C/I cochannel	8-DPSK, 0.1% BER ^[14]	-	-	21.0	dB
C/I 1 MHz adjacent channel	8-DPSK, 0.1% BER ^[14]	-	-	5.0	dB
C/I 2 MHz adjacent channel	8-DPSK, 0.1% BER ^[14]	-	-	-25.0	dB
$C/I \ge 3$ MHz adjacent channel	8-DPSK, 0.1% BER ^[16]	-	-	-33.0	dB
C/I image channel	8-DPSK, 0.1% BER ^[14]	_	_	0	dB
C/I 1 MHz adjacent to image channel	8-DPSK, 0.1% BER ^[14]	-	-	13	dB
Out-of-Band Blocking Performance	e (CW) ^[15]				
30 MHz to 2000 MHz	BDR GFSK 0.1% BER	-	-10.0	-	dBm
2000 MHz to 2399 MHz	BDR GFSK 0.1% BER	-	-27.0	_	dBm
2498 MHz to 3000 MHz	BDR GFSK 0.1% BER	-	-27.0	-	dBm
3000 MHz to 12.75 GHz	BDR GFSK 0.1% BER	-	-10.0	_	dBm
Inter-modulation Performance ^[12]					

Notes

12. Dirty TX is off.

Up to 1dB of variation may potentially be seen from typical sensitivity specs due to the chip, board and associated variations.
 The receiver sensitivity is measured at BER of 0.1% on the device interface.

Desired signal is 10 dB above the reference sensitivity level (defined as -70 dBm).
 Desired signal is 3 dB above the reference sensitivity level (defined as -70 dBm).

17. Desired signal is -64 dBm Bluetooth-modulated signal, interferer 1 is -39 dBm sine wave at frequency f1, interferer 2 is -39 dBm Bluetooth modulated signal at frequency f2, f0 = 2*f1 - f2, and |f2 - f1| = n*1 MHz, where n is 3, 4, or 5. For the typical case, n = 4.



Table 18. Receiver RF Specifications (Cont.)

Parameter	Mode and Conditions	Min.	Тур.	Max.	Unit	
BT, interferer signal level	BDR GFSK 0.1% BER	-	-	-39.0	dBm	
Spurious Emissions						
30 MHz to 1 GHz	_	-	_	-57.0	dBm	
1 GHz to 12.75 GHz	_	-	-	-55.0	dBm	

Notes

12. Dirty TX is off.

13. Up to 1dB of variation may potentially be seen from typical sensitivity specs due to the chip, board and associated variations.

14. The receiver sensitivity is measured at BER of 0.1% on the device interface.

15. Desired signal is 10 dB above the reference sensitivity level (defined as -70 dBm).

16. Desired signal is 3 dB above the reference sensitivity level (defined as -70 dBm).
17. Desired signal is -64 dBm Bluetooth-modulated signal, interferer 1 is -39 dBm sine wave at frequency f1, interferer 2 is -39 dBm Bluetooth modulated signal at frequency f2, f0 = 2*f1 - f2, and |f2 - f1| = n*1 MHz, where n is 3, 4, or 5. For the typical case, n = 4.

Table 19. Transmitter RF Specifications

Parameter	Min.	Тур.	Max.	Unit
Transmitter Section				
Frequency range	2402	-	2480	MHz
GFSK TX power	_	6.0	_	dBm
EDR TX power	_	0	_	dBm
20 dB bandwidth	_	930	1000	kHz
Adjacent Channel Power				
M - N = 2	_	_	-20	dBm
$ M-N \ge 3$	_	-	-40	dBm
Out-of-Band Spurious Emission				
30 MHz to 1 GHz	_	-	-36.0	dBm
1 GHz to 12.75 GHz	_	-	-30.0	dBm
1.8 GHz to 1.9 GHz	_	-	-47.0	dBm
5.15 GHz to 5.3 GHz	_	-	-47.0	dBm
LO Performance				
Initial carrier frequency tolerance	-75	-	+75	kHz
Frequency Drift				
DH1 packet	-25	-	+25	kHz
DH3 packet	-40	-	+40	kHz
DH5 packet	-40	-	+40	kHz
Drift rate	-20		20	kHz/50 μs
Frequency Deviation				
Average deviation in payload (sequence used is 00001111)	140	-	175	kHz
Maximum deviation in payload (sequence used is 10101010)	115	-	-	kHz
Channel spacing	_	1	-	MHz
Modulation Accuracy				
p/4-DQPSK frequency stability	-10	-	10	kHz
p/4-DQPSK RMS DEVM	_	-	20	%
p/4-QPSK Peak DEVM	_	-	35	%
p/4-DQPSK 99% DEVM	_	-	30	%



Table 19. Transmitter RF Specifications (Cont.)

Parameter	Min.	Тур.	Max.	Unit
8-DPSK frequency stability	-10	-	10	kHz
8-DPSK RMS DEVM	_	-	13	%
8-DPSK Peak DEVM	-	_	25	%
8-DPSK 99% DEVM	-	-	20	%
In-Band Spurious Emissions				
1.0 MHz < M – N < 1.5 MHz	-	-	-26	dBc
1.5 MHz < M – N < 2.5 MHz	-	-	-20	dBm
M – N > 2.5 MHz	_	-	-40	dBm

Table 20. BLE RF Specifications

Parameter	Conditions	Min.	Тур.	Max.	Unit
Frequency range	N/A	2402	-	2480	MHz
RX sensitivity (QFN) ^[18]	LE GFSK, 0.1% BER, 1 Mbps	_	-95.5 ^[19]	_	dBm
RX sensitivity (WLCSP) ^[18]	LE GFSK, 0.1% BER, 1 Mbps	_	-94.5 ^[19]	_	dBm
TX power	N/A	_	5.5	_	dBm
Mod Char: Delta F1 average	N/A	225	255	275	kHz
Mod Char: Delta F2 max ^[19]	N/A	99.9	_	_	%
Mod Char: Ratio	N/A	0.8	0.95	_	%

Notes 18. Dirty Tx is Off.

Up to 1dB of variation may potentially be seen from typical sensitivity specs due to the chip, board and associated variations.
 At least 99.9% of all delta F2 max frequency values recorded over 10 packets must be greater than 185 kHz.

Table 21. BLE2M RF Specifications

Parameter	Conditions	Min.	Тур.	Max.	Unit
Frequency range	N/A	2402	-	2480	MHz
RX sensitivity ^[21]	255 Packets	-	-90.5	_	dBm
TX power	N/A	-	5.5	_	dBm
Mod char: Delta F1 average	N/A	450	500	550	kHz
Mod char: Delta F2 max	N/A	370	-	_	kHz
Mod char: Ratio	N/A	0.8	-	_	%
Frequency drift	N/A	-50	-	50	kHz
Drift rate	N/A	-20	_	20	kHz/50µs

Note

21. Dirty Tx is Off.

Table 22. CYW20721 GPS and GLONASS Band Spurious Emission

Parameter	Conditions	Min.	Тур.	Max.	Unit
1570-1580 MHz	GPS	-	-160	-	dBm/Hz
1592-1610 MHz	GLONASS	—	-159	_	dBm/Hz



10.3 Timing and AC Characteristics

In this section, use the numbers listed in the Reference column of each table to interpret the following timing diagrams.

10.3.1 UART Timing

Table 23. UART Timing Specifications

Reference	Characteristics	Min.	Тур.	Max.	Unit
1	Delay time, UART_CTS_N low to UART_TXD valid	-	-	1.50	Bit periods
2	Setup time, UART_CTS_N high before midpoint of stop bit	-	-	0.67	Bit periods
3	Delay time, midpoint of stop bit to UART_RTS_N HIGH	_	_	1.33	Bit periods




Figure 8. UART Timing



10.3.2 SPI Timing

The SPI interface can be clocked up to 24 MHz.

Table 24 and Figure 9 show the timing requirements when operating in SPI Mode 0 and 2.

Table 24. SPI Mode 0 and 2

Reference	Characteristics		Max.	Unit
1	Time from master assert SPI_CSN to first clock edge	45	-	ns
2	Hold time for MOSI data lines 12 1/2 SCK		1∕₂ SCK	ns
3	Time from last sample on MOSI/MISO to slave deassert SPI_INT 0 100			
4	Time from slave deassert SPI_INT to master deassert SPI_CSN	0	-	ns
5	Idle time between subsequent SPI transactions	1 SCK	-	ns






Table 25 and Figure 10 show the timing requirements when operating in SPI Mode 0 and 2.

Table 25. SPI Mode 1 and 3

Reference	Characteristics	Min.	Max.	Unit
1	Time from master assert SPI_CSN to first clock edge	45	_	ns
2	Hold time for MOSI data lines 12 ½ SCK		ns	
3	Time from last sample on MOSI/MISO to slave deassert SPI_INT 0 100			
4	Time from slave deassert SPI_INT to master deassert SPI_CSN 0 -		ns	
5	Idle time between subsequent SPI transactions	1 SCK	-	ns






Figure 10. SPI Timing, Mode 1 and 3

10.3.3 I²C Compatible Interface Timing

The specifications in Table 26 references Figure 11.

Table 26. I ² C Compatible Interfa	ace Timing Specificatio	ns (up to 1 MHz)
---	-------------------------	------------------

Reference	Characteristics	Min.	Max.	Unit
1	Clock frequency	-	100	kHz
			400	
			800	
			1000	
2	START condition setup time	650	-	ns
3	START condition hold time	280	_	
4	Clock low time	650	_	
5	Clock high time	280	_	
6	Data input hold time ^[22]	0	_	
7	Data input setup time	100	_	
8	STOP condition setup time	280	_	
9	Output valid from clock	-	400	
10	Bus free time ^[23]	650	-	

Notes

22. As a transmitter, 125 ns of delay is provided to bridge the undefined region of the falling edge of SCL to avoid unintended generation of START or STOP conditions. 23. Time that the CBUS must be free before a new transaction can start.



Figure 11. I²C Interface Timing Diagram




Table 27. Timing for I²S Transmitters and Receivers

Limit Max. – tter or ree	Upper Min. – ceiver	^r Limit Max. –	Lower Min. T _r	[·] Limit Max.	Upper Min.	r Limit Max.	Notes
– tter or red	-	Max. _		Max.	Min.	Max.	
	_ ceiver	-	Tr				
	ceiver			-	-	-	[24]
-							
	_	-	0.35T _{tr}	-	-	-	[25]
_	_	-	0.35T _{tr}	-	—	_	[25]
Slave Mode: Clock accepted by transmitter or receiver							
0.35T _{tr}	_	-	-	0.35T _{tr}	-	-	[26]
0.35T _{tr}	-	-	-	0.35T _{tr}	-	-	[26]
-	0.15T _{tr}	-	-	-		-	[27]
_	_	0.8T	_	-	_	_	[28]
-	-	-	-	-	-	-	[27]
Receiver							
_	_	_	0.2T _{tr}	_	_	_	[29]
	-	_	0.2T _{tr}				[29]
	0.35T _{tr}	0.35T _{tr} – - 0.15T _{tr} - – - – - –	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Notes

24. The system clock period T must be greater than T_{tr} and T_r because both the transmitter and receiver have to be able to handle the data transfer rate. 25. At all data rates in master mode, the transmitter or receiver generates a clock signal with a fixed mark/space ratio. For this reason, t_{HC} and t_{LC} are specified with


respect to T.

respect to 1.
26. In slave mode, the transmitter and receiver need a clock signal with minimum HIGH and LOW periods so that they can detect the signal. So long as the minimum periods are greater than 0.35T_r, any clock that meets the requirements can be used.
27. Because the delay (t_{tt}) and the maximum transmitter speed (defined by T_{tr}) are related, a fast transmitter driven by a slow clock edge can result in t_{dt} not exceeding t_{RC} which means t_{htr} becomes zero or negative. Therefore, the transmitter has to guarantee that t_{htr} ≥ zero, so long as the clock rise-time t_{RC} is not more than t_{RCmax}, where t_{RCmax} is not less than 0.15T_{tr}.
28. To allow data to be clocked out on a falling edge, the delay is specified with respect to the rising edge of the clock signal and T, always giving the receiver sufficient continue time.

setup time. 29. The data setup and hold time must not be less than the specified receiver setup and hold time.



Figure 12. I²S Transmitter Timing




T = Clock period

T_{tr} = Minimum allowed clock period for transmitter

 $T = T_{tr}$

 * t_{RC} is only relevant for transmitters in slave mode.

Figure 13. I²S Receiver Timing



T = Clock period

T_r = Minimum allowed clock period for transmitter


 $T > T_r$



11. Mechanical Information

11.1 40-Pin QFN Package

Figure 14. CYW20721 5.0 mm x 5.0 mm 40-Pin QFN Package



	DIMENSIONS			
SYMBOL	MIN	NOM	MAX	
А	0.50	0.55	0.60	
A1	-	-	0.05	
b	0.15	0.15 0.20		
D	5.00 BSC			
E	5.00 BSC			
D1	3.70 BSC			
E1	3.70 BSC			
е	0.40 BSC			
L	0.30	0.40	0.50	
N	40			

NOTE:


- 1. ALL DIMENSIONS ARE IN MM.
- 2. MAX COPLANARITY IS 0.08mm AND APPLIES TO THE EXPOSED PAD AS WELL AS THE LEADS.
- APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- A EXACT SHAPE AND SIZE OF PIN #1 MARKING MAY VARY.
- ARE APPLIED TO MAINTAIN MINIMUM SPACING BETWEEN CORNER LEADS. OTHERWISE, KEEP NORMAL LEAD SHAPE.


002-13583 *A




11.2 WLCSP Package

Figure 15. CYW20721 WLCSP Package






BOTTOM VIEW



<u>Detail a</u>



SIDE VIEW

0)// 400		DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.	
A	-	-	0.33	
A1	0.075	-	-	
D	3.22 BSC			
E	3.31 BSC			
D1	2.84 BSC			
E1	2.84 BSC			
N	134			
Ø b	0.100	0.115	0.130	


NOTES:


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS.
- 5 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- 6. BUMP #1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALIZED MARK, INDENTATION OR OTHER MEANS.
- 7. JEDEC SPECIFICATION NO. REF. : N/A. 002-16658 *A



11.3 WLCSP Package Keep-out

Figure 16 shows the top view of the WLCSP package (Bumps facing down).






11.4 Tape Reel and Packaging Specifications

Table 28. CYW20721 Tape Reel Specifications

Parameter	Value
Quantity per reel	5000
Reel diameter	13 inches
Hub diameter	4 inches
Tape width	12 mm
Tape pitch	8 mm

The top-left corner of the CYW20721 package is situated near the sprocket holes, as shown in Figure 17.

Figure 17. Pin 1 Orientation





12. Ordering Information

Table 29. Ordering Information

Part Number	Package	Ambient Operating Temperature
CYW20721B2KWB9G	3.2 × 3.1 134-Ball WLCSP	–30°C to 85°C
CYW20721B2KUMLG	5 × 5 40-pin QFN	–30°C to 85°C





13. Acronyms

Table 30. Acronyms Used in this Document

Term	Description	
AFH	adaptive frequency hopping	
ATT	Attribute Protocol	
BBC	Bluetooth Baseband Core	
BDR	basic data rate	
BLE	Bluetooth low energy	
BR	basic data rate	
BQS	Bluetooth Qualification Body	
CRC	cyclic redundancy check	
ED	erroneous data	
EIR	extended inquiry response	
EPR	encryption pause resume	
FEC	forward error correction	
FPU	floating point unit	
GATT	Generic Attribute Profile	
GAP	generic access profile	
GFSK	Gaussian Frequency Shift Keying	
GPIO	general-purpose I/O	
HCI	host control interface	
IF	intermediate frequency	
JTAG	Joint Test Action Group	
L2CAP	Logical Link Control and Adaptation Protocol	
LCU	link control unit	
LDO	low drop-out	
LE	low energy	
LM	Link Manager	
LO	local oscillator	
LPO	low power oscillator	
LSTO	link supervision time out	
PA	power amplifier	
PBF	packet boundary flag	
PDM	pulse density modulation	
PDS	Power down sleep	
PLL	phase locked loop	
PMU	power management unit	
POR	power-on reset	
PRBS	Pseudo Random Binary Sequence	
PWM	pulse width modulation	
QFN	quad flat no-lead	

Table 30.	Acronyms	Used in this	Document	(Cont.)
-----------	----------	--------------	----------	---------

Term	Description	
QoS	quality of service	
RAM	random access memory	
RC oscillator	A resistor-capacitor oscillator is a circuit composed of an amplifier, which provides the output signal, and a resistor-capacitor network, which controls the frequency of the signal.	
RF	radio frequency	
ROM	read-only memory	
RX/TX	receive/transmit	
SCO	synchronous connection-oriented	
SDP	Service Discovery Protocol	
SDS	Shut Down Sleep	
SPI	serial peripheral interface	
SPIFFY	serial peripheral interface fully functional	
SSP	secure simple pairing	
SSR	sniff subrating	
SWD	serial wire debug	
TSSI	transmit signal strength indicator	
UART	universal asynchronous receiver/transmitter	
WLCSP	wafer level chip scale package	



14. Document Conventions

14.1 Units of Measure

Table 31. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
dBi	decibels relative to isotropic
dBm	decibel-milliwatts
GHz	gigahertz
Hz	hertz
KB	1024 bytes
kHz	kilohertz
kΩ	kilo ohm
kV	kilovolt
mA	milliamperes
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
mm	millimeters
Msps	megasamples per second
mV	millivolt
μA	microampere
μF	microfarad
μm	micrometers
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
mΩ	milliohm
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
V	volt



15. Document History Page

Document Title: CYW20721, Enhanced Low Power, BR/EDR/BLE Bluetooth 5.0 SOC for Audio Document Number: 002-26642 Submission ECN Revision **Description of Change** Date ** 6526482 03/29/2019 Initial release Added Low-Frequency Clock Sources. Removed section on Mouse Quadrature Signal Decoder. Updated the following in Features: Removed Quadrature decoder. Updated reference to WICED Studio to Modus Toolbox. Added note "Subjected to driver support in BT SDK" for HID-OFF, Key scanning matrix, I2C master/slave. - Updated operating voltage range. Updated Transmitter Path. Updated I2C Compatible Master to clarify which I2C hardware interface is subject to driver support. Updated reference to WICED Studio in Keyboard Scanner (Available only on WLCSP Package), Pulse Density Modulation (PDM) Microphone, Security Engine, and Firmware. Updated Power Modes to add note that HID-OFF feature is subject to driver support in BT SDK. *A 6716939 11/06/2019 Updated mechanical information in 40-Pin QFN Package and WLCSP Package. Updated VBAT voltage range in Figure 1. Updated Table 4, pin assignments, to reflect pin 16 and 92 are reserved pins that connect to ground. Updated Table 11. Updated Table 13. Updated Description of Cout conditions in Table 14. Updated Table 17.

Updated GFSK Tx power in Table 20. Updated BLE Tx power in Table 21. Updated BLE2M Tx power in Table 22.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress greening the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the product Secribed in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document, they information provided in this document, including any samples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.