# PRELIMINARY DATASHEET





www.vishay.com

Vishay Sfernice

## **AEC-Q200 Qualified** High Frequency 70 GHz Thin Film Chip Resistor



## **LINKS TO ADDITIONAL RESOURCES**
















## **FEATURES**

- · Operating frequency 70 GHz
- AEC-Q200 qualified (CHA02016 flip chip only)
- · Thin film microwave resistors
- Flip chip, wraparound or one face termination
- Ohmic range: 10R to 500R
- Design kits available
- Modelithics® library available
- Small internal reactance (LC down to 1 x 10<sup>-24</sup>)
- · Material categorization: for definitions of compliance please see www.vishav.com/doc?99912






Those miniaturized components are designed in such a way that their internal reactance is very small. When correctly mounted and utilized, they function as almost pure resistors on a very large range of frequency, up to 70 GHz for CHA02016 from 50  $\Omega$ to 100  $\Omega$ .

STANDARD ELECTRICAL SPECIFICATIONS						
MODEL	SIZE	RESISTANCE RANGE $\Omega$	RATED POWER Pn <sup>(1)</sup> W	LIMITING ELEMENT VOLTAGE V	TOLERANCE ± %	TEMPERATURE COEFFICIENT ± ppm/°C
CHA02016	02016	10 to < 50	0.030	30	5	100 (50 upon request)
CHA02016	02016	50 to ≤ 500	0.030	30	2, 5	100 (50 upon request)
CHA02016	02016	50 and 100	0.030	30	1, 2, 5	100 (50 upon request)

### Note


(1) PCB mounting with +70 °C ambient temperature





## Vishay Sfernice

TOLERANCE VS. OHMIC VALUES				
Ohmic range	10 Ω ≤ <i>R</i> < 50 Ω	$50 \Omega \le R \le 500 \Omega$		
Tolerance CHA02016	5 %	1 % for 50 $\Omega$ and 100 $\Omega$ , 2 %, 5 %		



#### Note

• Suggested land pattern: according to IPC-7351

## **PERFORMANCE (CHA02016 F TERMINATION)**

TEST PROCEDURES AND REQUIREMENTS					
AEC-Q200 CLAUSE	TEST	PROCEDURE	GLOBAL PERFORMANCES	TYPICAL PERFORMANCES (25 $\Omega$ TO 250 $\Omega$ )	
3	High temperature exposure	MIL-STD-202 method 108 1000 h at T = 125 °C, unpowered	± 2 % ± 0.05 Ω	± 0.2 % ± 0.05 Ω	
4	Temperature cycling	JESD22 method JA-104 1000 cycles (-55 °C to +155 °C)	± 1.8 % ± 0.05 Ω	± 1.5 % ± 0.05 Ω	
7	Biased humidity	MIL-STD-202 method 103 1000 h 85 °C / 85 % RH 10 % of operating power	± 2 % ± 0.05 Ω	± 0.75 % ± 0.05 Ω	
8	Operational life	MIL-STD-202 method 108 condition D steady state T = 125 °C at rated power 90' on / 30' off / 1000 h	condition D steady state $T = 125$ °C at rated power $\pm 2.5$ % $\pm 0.05$ $\Omega$		
13	Mechanical shock	MIL-STD-202 method 213 condition C 100 g/6 ms 3.75 m/s 3 shock/direction, 2 directions along 3 axes (18 shocks)	± 0.05 % ± 0.05 Ω	± 0.015 % ± 0.05 Ω	
14	Vibration	MIL-STD-202 method 204 5 g for 20 min, 12 cycles each of 3 orientations Test from 10 Hz to 2000 Hz	± 0.1 % ± 0.05 Ω	± 0.05 % ± 0.05 Ω	
15	Resistance to soldering heat	MIL-STD-202 method 210 condition D Flux used: alpha 611 Solder temp.: 260 °C ± 5 °C Total immersion during 10 s	± 2.5 % ± 0.05 Ω	± 0.5 % ± 0.05 Ω	
17	ESD	AEC-Q200-002	Classification 1C 1000 V <sub>DC</sub> to 2000 V <sub>DC</sub>		
18	Solderability	J-STD-002 - Preconditioning 4 h dry heat aging and 235 °C SnPb 5 s - 215 °C SnPb 5 s - 260 °C SnAgCu 10 s	Good tinning (≥ 95 % covered) No visible damage		
20	Flammability	UL 94	Class V-0 No burning		
21	Board flex	AEC-Q200-005	± 0.1 % ± 0.05 Ω	$\pm 0.1 \% \pm 0.05 \Omega$ $\pm 0.05 \% \pm 0.05 \Omega$	
24	Flame retardance	AEC-Q200-001	No flame, no explosion, no temperature higher than 350 °C		



Vishay Sfernice

Other values can be ordered upon request, but higher

MOQ will apply: 1000 pieces for CHA02016.

### PREFERRED MODELS AND VALUES

Recommended Values:

10R / 18R / 25R / 50R / 75R / 100R / 150R / 180R / 200R / 250R / 330R / 500R

Those values are available with a MOQ of 100 pieces.

Recommended termination:

F

Recommended tolerance:

2 %

#### **DESIGN KITS**

Design kits are available ex stock in CHA02016. There are 20 pieces per recommended value. F termination.

5 % tolerance.

Those kits are packaged in pieces of tape and delivered in ESD bags.

#### **TEST BOARDS**

TRL (Thru Reflect Line) and DUT (Device Under Test) evaluation boards (50  $\Omega$  or 100  $\Omega$ ) are available on request.

#### **PACKAGING**

Standard packaging is plastic tape and reel for all sizes.

One face:

Tin / silver terminations (F termination option): Active face down in tape and reel.

Active face up in waffle pack.

#### Note

 Please refer to Vishay Sfernice Application Note "Guidelines for Vishay Sfernice Resistive and Inductive Components" for soldering recommendation (document number 52029, section "3. Guidelines for Surface Mounting Components (SMD)", profile number 3 applies

	мод	NUMBER OF PIECES PER PACKAGE			
SIZE		WAFFLE PACK 2" x 2"	TAPE AND REEL		TAPE WIDTH
			MIN.	MAX.	
02016	See MOQ mentioned on preferred models and values	484	100	5000	8 mm

#### **PACKAGING RULES**

## Waffle Pack

Can be filled up to maximum quantity indicated in the table here above, taking into account the minimum order quantity. When quantity ordered exceeds maximum quantity of a single waffle pack, the waffle packs are stacked up on the top of each other and closed by one single cover. To get "not stacked up" waffle pack in case of ordered quantity > maximum number of pieces per package: please consult Vishay Sfernice for specific ordering code.


## **Tape and Reel**

See Part Numbering information to get the quantity desired by tape.


In regard to the CHA02016 size only, up to 5 empty cavities can be found every 1000 parts in the reel. Nevertheless, the number of requested parts will be respected.



## Vishay Sfernice



CODIFICATION OF PACKAGING				
WAFFLE PACK (available for all sizes)				
W	100 min., 1 mult.; 100 pcs max.			
PLASTIC TAPE (standard packaging for all sizes) - TA, TB, TC, TD NOT RECOMMENDED FOR NEW DESIGNS				
Т	100 min., 100 mult.; delivered in reels of 1000 pcs max.			
TA	100 min., 100 mult.; delivered in reels of 100 pcs			
ТВ	250 min., 250 mult.; delivered in reels of 250 pcs			
TC	500 min., 500 mult.; delivered in reels of 500 pcs			
TD	1000 min., 1000 mult.; delivered in reels of 1000 pcs			
TF	5000 min., 5000 mult.; delivered in reels of 5000 pcs			
PAPER TAPE (available for 0402 and 0603 with F, N, and G terminations) - NOT RECOMMENDED FOR NEW DESIGNS				
PT	100 min., 100 mult.; delivered in reels of 1000 pcs max.			
PA	100 min., 100 mult.; delivered in reels of 100 pcs			
РВ	250 min., 250 mult.; delivered in reels of 250 pcs			
PC	500 min., 500 mult.; delivered in reels of 500 pcs			







www.vishay.com

Vishay Sfernice

The complex impedance of the chip resistor is given by the following equations:

$$Z = \frac{R + j\omega(L - R^2C - L^2C\omega^2)}{1 + C[(R^2C - 2L)\omega^2 + L^2C\omega^4]}$$

$$\frac{[Z]}{R} = \frac{1}{1 + C[(R^2C - 2L)\omega^2 + L^2C\omega^4]} \times \sqrt{1 + \left[\frac{\omega(L - R^2C - L^2C\omega^2)}{R}\right]^2}$$

$$\theta = \tan^{-1}\frac{\omega(L - R^2C - L^2C\omega^2)}{R}$$

#### Notes

- $\omega = 2 \times \pi \times f$
- f: frequency

R, L and C are relevant to the chip resistor itself.

 $L_{c}$  and  $C_{g}$  also depend on the way the chip resistor is mounted.


It is important to notice that after assembly the external reactance of  $L_c$  and  $C_g$  will be combined to internal reactance of L and C. This combination can upgrade or downgrade the HF behavior of the component.

This is why we are displaying three sets of data:

- $\frac{[Z]}{R}$  versus frequency curves which aim to show at a glance the intrinsic HF performance of a given chip resistor
- $\frac{[Z_{\text{total}}]}{R}$  versus frequency curves which aim to show the behavior of the chip resistor when mounted


These lines are terminated with adapted source and load impedance respectively  $Z_s$  and  $Z_l$  with  $Z_0 = Z_L = Z_s$  (for others configurations please consult us).

Equivalent circuit for S-parameters:




S-parameters are computed taking into account all the resistive, inductive and capacitive elements (Z total) and  $Z_0 = Z_L = Z_s = R$ . For simulation purposes, those S-parameter data are available for download here: <u>www.vishay.com/doc?53061</u>

### **INTERNAL IMPEDANCE CURVES**



Internal impedance curve for 02016 size (F and P terminations)


## INTERNAL IMPEDANCE CURVES (|Z<sub>TOTAL</sub>| / R)




Internal impedance curve for 02016 size (F and P terminations)

## **S-PARAMETER**

## CHA02016 (F and P Terminations)





CHA02016 flip chip ( $Z_0 = Z_I = Z_s = R = 100 \Omega$ )