Back to Analog Devices Inc.

Analog Devices Inc. JESD204 Software Interface Framework

Analog Devices Inc. JESD204 Software Interface Framework is a system-level software and HDL package for simplifying system development. This is achieved by providing a performance-optimized IP framework that integrates complex hardware like high-speed converters, transceivers, and clocks with various FPGA platforms. The Analog Devices JESD204 provides an open platform that includes dynamic configuration capabilities to allow for system changes during operation. Constraint handling is also provided to support built-in component models like clocks and converters. These capabilities improve system-level integration and proof-of-concept testing leading to faster time-to-market.

View Supported Platforms

View Supported Products

Features

  • Commercial and Open Source Licenses Available
    • GPL-2
      • Zero cost, but not public domain
      • Unlimited right to run program
      • Unlimited access to source code
      • Unlimited right to distribute verbatim copies of source
      • May create derivatives IF you agree to make the derivatives free and open (distribute your source)
      • License is “viral”
      • No warranties; disclaimer of consequential damages
      • Free EngineerZone support on ADI parts only
    • Commercial License
      • $5000 cost
      • Unlimited use, modification, and distribution
      • Can distribute binaries without releasing source code
      • Perpetual, multi-project, multi-site
      • Must use with ADI devices
      • Can sub-license to end users of customer’s product for use on that product only
      • No warranties; disclaimer of consequential damages
      • Commercial support
      • One-on-one phone/email support for 10 hours
      • After that, EngineerZone
  • System level JESD204 framework designed for faster system integration
    • Optimized software package for rapid prototyping and proof-of-concept testing
  • HDL code interfaces JESD204 compliant converters and transceivers to FPGAs
  • Dynamic configuration capabilities allow for system changes during operation
  • Constraint handling supports built-in component models and configures clocks and converters easing system integration
  • Designed to JEDEC JESD204B specification
  • Supports 1-256 Octets per frame and 1-32 frames per multi-frame
  • Supports 1-32 lane configurations
  • Supports line rates up to 12.5Gbps certified to the JESD204B specification
  • Supports line rates up to 16.1Gbps
  • Provides Physical and Data link layer functions
  • AXI4-Stream interface for data
  • AXI4-Lite for configuration interface

Videos

Published: 2017-11-16 | Updated: 2022-05-09