

## 4-20mA CURRENT LOOP TRANSMITTERS

### FEATURES

- LOW QUIESCENT CURRENT: 200 $\mu$ A
- 5V REGULATOR FOR EXTERNAL CIRCUITS
- $V_{REF}$  FOR SENSOR EXCITATION:  
XTR115: 2.5V  
XTR116: 4.096V
- LOW SPAN ERROR: 0.05%
- LOW NONLINEARITY ERROR: 0.003%
- WIDE LOOP SUPPLY RANGE: 7.5V to 36V
- SO-8 PACKAGE

### DESCRIPTION

The XTR115 and XTR116 are precision current output converters designed to transmit analog 4-to-20mA signals over an industry standard current loop. They provide accurate current scaling and output current limit functions.

The on-chip voltage regulator (5V) can be used to power external circuitry. A precision on-chip  $V_{REF}$  (2.5V for XTR115 and 4.096V for XTR116) can be


### APPLICATIONS

- 2-WIRE, 4-20mA CURRENT LOOP TRANSMITTER
- SMART TRANSMITTER
- INDUSTRIAL PROCESS CONTROL
- TEST SYSTEMS
- COMPATIBLE WITH HART MODEM
- CURRENT AMPLIFIER
- VOLTAGE-TO-CURRENT AMPLIFIER

used for offsetting or to excite transducers. A current return pin ( $I_{RET}$ ) senses any current used in external circuitry to assure an accurate control of the output current.

The XTR115 is a fundamental building block of smart sensors using 4-to-20mA current transmission.

The XTR115 and XTR116 are specified for operation over the extended industrial temperature range,  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

# SPECIFICATIONS


At  $T_A = +25^\circ\text{C}$ ,  $V_+ = 24\text{V}$ ,  $R_{IN} = 20\text{k}\Omega$ , and TIP29C external transistor, unless otherwise noted.

PARAMETER	CONDITIONS	XTR115U XTR116U			XTR115UA XTR116UA			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT</b>								
Output Current Equation	$I_O$		$I_O = I_{IN} \cdot 100$					
Output Current, Linear Range		0.25		25	*	*	*	mA
Over-Scale Limit	$I_{LIM}$		32			*	*	mA
Under-Scale Limit	$I_{MIN}$		0.2	0.25		*	*	mA
	$I_{REG} = 0, I_{REF} = 0$							
<b>SPAN</b>								
Span (Current Gain)	S		100			*	*	A/A
Error <sup>(1)</sup>			$\pm 0.05$	$\pm 0.2$		*	$\pm 0.4$	%
vs Temperature			$\pm 3$	$\pm 20$		*	*	ppm/ $^\circ\text{C}$
Nonlinearity			$\pm 0.003$	$\pm 0.01$		*	$\pm 0.02$	%
	$I_{IN} = 250\mu\text{A to } 25\text{mA}$ $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $I_{IN} = 250\mu\text{A to } 25\text{mA}$							
<b>INPUT</b>								
Offset Voltage (Op Amp)	$V_{OS}$		$\pm 100$	$\pm 250$		*	$\pm 500$	$\mu\text{V}$
vs Temperature			$\pm 0.7$	$\pm 3$		*	$\pm 6$	$\mu\text{V}/^\circ\text{C}$
vs Supply Voltage, $V_+$			$\pm 0.1$	$\pm 2$		*	*	$\mu\text{V}/\text{V}$
Bias Current	$I_B$		-35			*	*	nA
vs Temperature			150			*	*	$\text{pA}/^\circ\text{C}$
Noise: 0.1Hz to 10Hz	$e_n$		0.6			*	*	$\mu\text{Vp-p}$
	$I_{IN} = 40\mu\text{A}$ $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_+ = 7.5\text{V to } 36\text{V}$							
<b>DYNAMIC RESPONSE</b>								
Small Signal Bandwidth	$C_{LOOP} = 0, R_L = 0$		380			*		kHz
Slew Rate			3.2			*		$\text{mA}/\mu\text{s}$
<b><math>V_{REF}^{(2)}</math></b>								
XTR115			2.5			*		V
XTR116			4.096			*		V
Voltage Accuracy			$\pm 0.05$	$\pm 0.25$		*	$\pm 0.5$	%
vs Temperature			$\pm 20$	$\pm 35$		*	$\pm 75$	ppm/ $^\circ\text{C}$
vs Supply Voltage, $V_+$			$\pm 1$	$\pm 10$		*	*	ppm/V
vs Load			$\pm 100$			*	*	ppm/mA
Noise: 0.1Hz to 10Hz			10			*	*	$\mu\text{Vp-p}$
Short-Circuit Current			16			*	*	mA
	$I_{REF} = 0$ $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_+ = 7.5\text{V to } 36\text{V}$ $I_{REF} = 0\text{mA to } 2.5\text{mA}$							
<b><math>V_{REG}^{(2)}</math></b>								
Voltage			5			*	*	V
Voltage Accuracy			$\pm 0.05$	$\pm 0.1$		*	*	V
vs Temperature			$\pm 0.1$			*	*	$\text{mV}/^\circ\text{C}$
vs Supply Voltage, $V_+$			1			*	*	$\text{mV}/\text{V}$
vs Output Current			See Typical Curves			*	*	mA
Short-Circuit Current			12			*	*	mA
	$I_{REG} = 0$ $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_+ = 7.5\text{V to } 36\text{V}$							
<b>POWER SUPPLY</b>	$V_+$							
Specified			+24			*	*	V
Voltage Range		+7.5		+36	*		*	V
Quiescent Current			200	250		*	*	$\mu\text{A}$
Over Temperature, $-40^\circ\text{C to } +85^\circ\text{C}$			240	300		*	*	$\mu\text{A}$
<b>TEMPERATURE RANGE</b>								
Specification		-40		+85	*		*	$^\circ\text{C}$
Operating		-55		+125	*		*	$^\circ\text{C}$
Storage		-55		+125	*		*	$^\circ\text{C}$
Thermal Resistance	$\theta_{JA}$		150			*	*	$^\circ\text{C}/\text{W}$

\* Specifications the same as XTR115U and XTR116U.

NOTES: (1) Does not include initial error or TCR of  $R_{IN}$ . (2) Voltage measured with respect to  $I_{RET}$  pin.

## PIN CONFIGURATION



## PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Power Supply, V <sub>+</sub> (referenced to I <sub>O</sub> pin)	40V
Input Voltage (referenced to I <sub>RET</sub> pin)	0V to V <sub>+</sub>
Output Current Limit	Continuous
V <sub>REG</sub> , Short-Circuit	Continuous
V <sub>REF</sub> , Short-Circuit	Continuous
Operating Temperature	-55°C to +125°C
Storage Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Junction Temperature	+165°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.








## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^\circ\text{C}$ ,  $V_+ = 24\text{V}$ ,  $R_{IN} = 20\text{k}\Omega$ , and TIP29C external transistor, unless otherwise noted.



# APPLICATIONS INFORMATION

The XTR115 and XTR116 are identical devices except for the reference voltage output, pin 1. This voltage is available for external circuitry and is not used internally. Further discussions that apply to both devices will refer to the “XTR115/6.”

Figure 1 shows basic circuit connections with representative simplified input circuitry. The XTR115/6 is a two-wire current transmitter. Its input signal (pin 2) controls the output current. A portion of this current flows into the V+ power supply, pin 7. The remaining current flows in Q1. External input circuitry connected to the XTR115/6 can be powered from V<sub>REG</sub> or V<sub>REF</sub>. Current drawn from these terminals must be returned to I<sub>RET</sub>, pin 3. This I<sub>RET</sub> pin is a “local ground” for input circuitry driving the XTR115/6.

The XTR115/6 is a current-input device with a gain of 100. A current flowing into pin 2 produces I<sub>O</sub> = 100 • I<sub>IN</sub>. The input voltage at the I<sub>IN</sub> pin is zero (referred to the I<sub>RET</sub> pin). A voltage input is created with an external input resistor, as shown. Common full-scale input voltages range from 1V

and upward. Full-scale inputs greater than 0.5V are recommended to minimize the effect of offset voltage and drift of A1.

## EXTERNAL TRANSISTOR

The external transistor, Q1, conducts the majority of the full-scale output current. Power dissipation in this transistor can approach 0.8W with high loop voltage (40V) and 20mA output current. The XTR115/6 is designed to use an external transistor to avoid on-chip thermal-induced errors. Heat produced by Q1 will still cause ambient temperature changes that can affect the XTR115/6. To minimize these effects, locate Q1 away from sensitive analog circuitry, including XTR115/6. Mount Q1 so that heat is conducted to the outside of the transducer housing.

The XTR115/6 is designed to use virtually any NPN transistor with sufficient voltage, current and power rating. Case style and thermal mounting considerations often influence the choice for any given application. Several possible choices are listed in Figure 1. A MOSFET transistor will not improve the accuracy of the XTR115/6 and is not recommended.




FIGURE 1. Basic Circuit Connections.

## MINIMUM-SCALE CURRENT

The quiescent current of the XTR115/6 (typically  $200\mu\text{A}$ ) is the lower limit of its output current. Zero input current ( $I_{\text{IN}} = 0$ ) will produce an  $I_{\text{O}}$  equal to the quiescent current. Output current will not begin to increase until  $I_{\text{IN}} > I_{\text{O}}/100$ . Current drawn from  $V_{\text{REF}}$  or  $V_{\text{REG}}$  will add to this minimum output current. This means that more than  $3.7\text{mA}$  is available to power external circuitry while still allowing the output current to go below  $4\text{mA}$ .

## OFFSETTING THE INPUT

A low scale of  $4\text{mA}$  is produced by creating a  $40\mu\text{A}$  input current. This can be created with the proper value resistor from  $V_{\text{REF}}$  (Figure 2), or by generating offset in the input drive circuitry.




FIGURE 2. Creating Low-Scale Offset.

## MAXIMUM OUTPUT CURRENT

The XTR115/6 provides accurate, linear output up to  $25\text{mA}$ . Internal circuitry limits the output current to approximately  $32\text{mA}$  to protect the transmitter and loop power/measurement circuitry.

It is possible to extend the output current range of the XTR115/6 by connecting an external resistor from pin 3 to pin 5, to change the current limit value. Since all output current must flow through internal resistors, it is possible to damage with excessive current. Output currents greater than  $45\text{mA}$  may cause permanent damage.




FIGURE 3. Digital Control Methods.

## REVERSE-VOLTAGE PROTECTION

The XTR115/6 low compliance voltage rating (7.5V) permits the use of various voltage protection methods without compromising operating range. Figure 4 shows a diode bridge circuit which allows normal operation even when the voltage connection lines are reversed. The bridge causes a two diode drop (approximately 1.4V) loss in loop supply voltage. This results in a compliance voltage of approximately 9V—satisfactory for most applications. A diode can be inserted in series with the loop supply voltage and the V+ pin to protect against reverse output connection lines with only a 0.7V loss in loop supply voltage.

## OVER-VOLTAGE SURGE PROTECTION

Remote connections to current transmitters can sometimes be subjected to voltage surges. It is prudent to limit the maximum surge voltage applied to the XTR115/6 to as low as practical. Various zener diode and surge clamping diodes are specially designed for this purpose. Select a clamp diode with as low a voltage rating as possible for best protection. For example, a 36V protection diode will assure proper transmitter operation at normal loop voltages, yet will provide an appropriate level of protection against voltage surges. Characterization tests on several production lots showed no damage with loop supply voltages up to 65V.

Most surge protection zener diodes have a diode characteristic in the forward direction that will conduct excessive current, possibly damaging receiving-side circuitry if the loop connections are reversed. If a surge protection diode is used, a series diode or diode bridge should be used for protection against reversed connections.

## RADIO FREQUENCY INTERFERENCE

The long wire lengths of current loops invite radio frequency interference. RF can be rectified by the input circuitry of the XTR115/6 or preceding circuitry. This generally appears as an unstable output current that varies with the position of loop supply or input wiring.

Interference may also enter at the input terminals. For integrated transmitter assemblies with short connection to the sensor, the interference more likely comes from the current loop connections.





FIGURE 4. Reverse Voltage Operation and Over-Voltage Surge Protection.

If capacitive loading must be placed on the  $V_{REF}$  pin, one of the compensation schemes shown below must be used to ensure stable operation. Values of capacitance must remain within the given ranges.



NOTE: (1) Required compensation components.

FIGURE 5. Stable Operation with Capacitive Load on  $V_{REF}$



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XTR115U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 115U	<a href="#">Samples</a>
XTR115U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 115U	<a href="#">Samples</a>
XTR115UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 115U A	<a href="#">Samples</a>
XTR115UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 115U A	<a href="#">Samples</a>
XTR116U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 116U	<a href="#">Samples</a>
XTR116U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 116U	<a href="#">Samples</a>
XTR116U/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 116U	<a href="#">Samples</a>
XTR116UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 116U A	<a href="#">Samples</a>
XTR116UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 116U A	<a href="#">Samples</a>
XTR116UA/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 116U A	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

---

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
XTR115U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR115UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR116U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
XTR115U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
XTR115UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
XTR116U/2K5	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.  
 D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.  
 E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Texas Instruments:](#)

[XTR115UAE4](#)