


### 1 FEATURES

- Dual, bi-directional unity gain buffer
- Fast switching times allow operation in excess of 1MHz
- Supports I<sup>2</sup>C<sup>(1)</sup> bus (standard and fast mode), SMBus (standard and high power mode), PMbus and IPMB.
- Enable allows bus segments to be disconnected
- Low current stand-by mode when not enabled
- Application/removal of power to IC will not interfere with other bus activity
- 4 mA (static) pull-down capability supports a wide range of bus standards
- Low noise susceptibility
- Low input-output offset voltage
- Threshold and offset parameters allow the connection of several devices in series.
- Bus levels independent of supply voltage
- Operating voltages from 2.7 V to 5.5 V
- Wide range of bus voltages from 1.8 V to 15 V
- Level shifting between different bus voltages
- Achieves superior response times without the need for rise time accelerators

### 2 BLOCK DIAGRAM



### 3 GENERAL DESCRIPTION

The IES5501 is a monolithic bipolar integrated circuit for bus buffering in applications including I<sup>2</sup>C, SMBus, PMbus, and other systems based on similar principles.

The buffer extends the bus load limit by buffering both the SCL and SDA lines. It supports up to 400 pF loads on each side of the buffer at 400kHz. Higher capacitance is supported at lower speeds, and lower capacitance at higher speeds up to 1MHz.

The enable function allows sections of the bus to be isolated. Individual parts of the system can be brought on-line successively. This means a controlled start-up using a diverse range of components, operating speeds and loads is easily achieved. Systems employing removable components on a back-plane (e.g. telecommunications racks) can use the enable pin and the high impedance ports on power-down to safely install and remove components in active systems.

Bus level translation between a very wide range of bus voltages, from 1.8 V to 15 V, is supported. This feature provides enormous flexibility in interfacing systems of different technologies.

The unique operation of the IES5501 provides one of the fastest response times of such bi-directional buffers, ensuring any glitches (common to other buffers) are kept well within the 50 ns I<sup>2</sup>C specification. Additionally, it does this without the need for "rise-time accelerators" which, combined with low noise margins, may cause glitches outside of the I<sup>2</sup>C specification.


### 4 APPLICATIONS

- Power Management Systems
- Telecommunications Systems including ATCA
- Desktop and Portable Computers including RAID
- Automotive Accessories (up to 15V)
- Building Automation
- TV / Projector / Monitor interconnection
- Game Consoles / Boxes
- CompactPCI
- Medical Systems
- Gaming Machine Networks
- Backplane Management / Interconnect

(1) I<sup>2</sup>C is a trademark of NXP Semiconductors

### 5 PINNING INFORMATION

#### 5.1 Pinning layout



#### 5.2 Pin description

SYMBOL	PIN	DESCRIPTION
EN	1	Enable
S <sub>A1</sub>	2	Buffer A, Port 1 (SCL <sub>OUT</sub> )*
S <sub>A2</sub>	3	Buffer A, Port 2 (SCL <sub>IN</sub> )*
GND	4	Supply Ground
n.c.	5	not connected
S <sub>B2</sub>	6	Buffer B, Port 2 (SDA <sub>IN</sub> )*
S <sub>B1</sub>	7	Buffer B, Port 1 (SDA <sub>OUT</sub> )*
V <sub>CC</sub>	8	Positive supply

\* Recommended I<sup>2</sup>C bus orientation for device family compatibility.

### 6 FUNCTIONAL DESCRIPTION

#### 6.1 V<sub>CC</sub>, GND - DC supply pins

The power supply voltage for the IES5501 may be any voltage in the range 2.7 V to 5.5 V. The threshold level below which the output will begin to match the input is 33% of V<sub>CC</sub>. Hence, the operating voltage should be chosen with the required bus voltage, switching threshold, and noise margins, in mind.

#### 6.2 S<sub>A1</sub>, S<sub>A2</sub>, S<sub>B1</sub>, S<sub>B2</sub> - Buffer inputs/outputs

The two buffers (S<sub>A</sub> and S<sub>B</sub>) are identical and symmetrical. The buffers can be driven from either direction, with the same response. When port 1 of the buffer is being driven low (<0.33V<sub>CC</sub>) by another device on the bus, port 2 will be driven low by the IC to provide the buffered output.

The “input” side is determined by the lowest externally driven signal. Therefore if port 1 is externally pulled to V<sub>Sx1</sub> = 250 mV, and port 2 is externally pulled to V<sub>Sx2</sub> = 500 mV, the buffer will pull port 2 down further such that it becomes V<sub>Sx2</sub> = V<sub>Sx1</sub> + V<sub>OFFSET</sub>. Should port 2 subsequently become lower than port 1 by the amount of the offset voltage (V<sub>Sx2</sub> + V<sub>OFFSET</sub> < V<sub>Sx1</sub>) by means of an external device pulling it low, control of the buffering operation will switch, and port 2 will become the “input”. The voltage at port 1 will then become V<sub>Sx1</sub> = V<sub>Sx2</sub> + V<sub>OFFSET</sub>. When both ports are being held almost equal (less than an offset voltage) the external devices are effectively in control.

#### 6.3 Enable - Activate Buffer Operations

The Enable input is used to disable the buffer, for the purpose of isolating sections of the bus. The IC should only be disabled when the bus is idle. This prevents truncation of commands which may confuse other devices on the bus.

Enable may also be used to progressively activate sections of the bus during system start-up. Bus sections slow to respond on power-up can be kept isolated from the main system to avoid interference and collisions.

The Enable pin may be pulled up higher than the V<sub>CC</sub> of the buffer, further enhancing the capability of the IES5501 in a level shifting role. For example, a microprocessor could drive Enable, S<sub>A1</sub> and S<sub>B1</sub> at 5V, while the buffer V<sub>CC</sub>, S<sub>A2</sub> and S<sub>B2</sub> ports are at 3.3V.

Similarly, the threshold level of the Enable pin allows a 1.8V device to disable an IES5501 with a V<sub>CC</sub> of 3.3V.

The Enable pin includes an internal 2μA pull-down current which will act to disable the device, should the pin be left floating.

### 7 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are specified with respect to pin 4 (GND)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CC}$	Supply voltage range ( $V_{CC}$ )		-0.3	+7	V
$V_{Sxx}$	Voltage range ( $S_{A1}, S_{A2}, S_{B1}, S_{B2}$ )		-0.3	+16	V
$V_{EN}$	Voltage range (EN)		-0.3	+16	V
I	DC current (any pin)		-	20	mA
$P_{tot}$	total power dissipation		-	300	mW
$T_{stg}$	storage temperature		-55	+125	°C
$T_{amb}$	operating ambient temperature		-40	+85	°C

### 8 CHARACTERISTICS

All specifications apply over the full operating temperature range of  $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ;

Voltages are specified with respect to pin 4 (GND)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Power supply</b>						
$V_{CC}$	supply voltage (operating)		2.7	-	5.5	V
$I_{CC}$	supply current (operating)	$V_{CC} = V_{EN} = 5.5\text{V}$	-	4.3	5.9	mA
	supply current (stand-by)	$V_{CC} = 5.5\text{V}, V_{EN} = 0\text{V}$	-	150	210	$\mu\text{A}$
<b>Buffer Ports</b>						
$V_{Sxx}$	Bus voltage		1.8	-	15	V
$V_{TL}$	Input low threshold voltage		$0.30V_{CC}$	$0.33V_{CC}$	$0.41V_{CC}$	V
$I_{IL}$	Input low drive current	$V_{Sxx} < V_{CC}$	-	-8	-20	$\mu\text{A}$
$I_{OL}$	Output low sink current	$V_{Sxx(out)} = 0.4\text{V}$	4	-	-	mA
$V_{OFFSET}$	Input-output offset voltage ( $V_{CC} = 3.3\text{V}$ )	$I_{OL} = 4\text{mA}, V_{Sxx(in)} = 50\text{mV}$	-	140	220	mV
		$I_{OL} = 500\mu\text{A}, V_{Sxx(in)} = 50\text{mV}$	-	50	90	mV
		$I_{OL} = 1.2\text{mA}, V_{Sxx(in)} = 200\text{mV}$	-	30	60	mV
$I_{LEAK}$	Leakage current	$V_{Sxx} \geq V_{CC}$	-	-	$\pm 5$	$\mu\text{A}$
$C_{Sxx}$	Pin Capacitance	Note 1	-	-	10	pF
<b>Enable</b>						
$V_{EN}$	Enable active voltage		1.2	-	-	V
$V_{DISABLE}$	Disable (stand-by) voltage		-	-	0.8	V
$I_{EN}$	Input current	$V_{EN} > 1.2\text{V}$	1	-	3	$\mu\text{A}$
<b>Timing Characteristics</b>						
$t_d$	Response Delay	$V_{CC} = 5\text{V}, V_{Sxx} = 5\text{V},$ $R_{Sxx(PULLUP)} = 1\text{kohm}$	-	90	-	ns
$t_f$	Fall Time		-	20	-	ns
$f_{Sxx}$	I <sup>2</sup> C Operating Frequency		0	-	400	kHz
	Max. Operating Frequency		1000	-	-	kHz
$t_{ENH}$	Enable High to Sxx Active	Note 1	-	0.6	1.5	$\mu\text{s}$
$t_{ENL}$	Enable Low to Sxx Disabled	Note 1	-	0.4	1	$\mu\text{s}$

Note: 1) Guaranteed by design (Not subject to test)




Fig.3 Timing Parameters




Fig.4 Offset Voltage,  $V_{out} - V_{in}$




Fig.5 Supply Current vs Temperature




Fig.6 Output Low Sink Current vs Temperature




Fig.7 Rise time




Fig.8 Fall time

### 9 APPLICATION INFORMATION

#### 9.1 Design Considerations

Figure 9 shows the IES5501 level shifting signals from 1.8V to 3.3V at 1MHz clock speed. The IES5501 has excellent application to extending loads and providing interfaces to connectors on high speed microprocessor cards, well in excess of the “fast mode” 400kHz I<sup>2</sup>C bus specification<sup>(1)</sup>. Rise times are determined simply by the side of the buffer with the slowest RC time constant.




Fig.9 1.8V to 3.3V Level Shifting at 1MHz

Figure 10 shows a typical application for the IES5501. The IC can level shift between different bus voltages, without the need for external components. Higher bus voltages and currents outside the range of the standard I<sup>2</sup>C bus specification can be catered for, providing a longer range capability and higher noise immunity.

The enable pin can be used to interface buses of different operating frequencies. When certain bus sections are enabled the system frequency may be limited by a bus section having a slave device specified only to 100 kHz. When that bus section is disabled, the slow slave is isolated and the remaining bus can be run at 400 kHz. The timing performance and current sinking capability will allow the IES5501 to run well in excess of the 400 kHz maximum limit of the I<sup>2</sup>C fast mode.

Figure 11 shows the IES5501 used in a radial (star) configuration on an AdvancedTCA<sup>(2)</sup> Shelf Management Controller board (ShMC). The IES5501 is highly suited to this and other backplane applications, providing excellent noise margins and I<sup>2</sup>C compliant switching levels.

(1) “UM10204: I<sup>2</sup>C-bus Specification and User Manual”, Rev 03, 19 June 2007, NXP B.V.

(2) Trademark of the PCI Industrial Computer Manufacturers Group (PICMG)

Peripheral cards (or Field Replaceable Units, FRU) and backplanes operating at a range of voltages can be interfaced together using a minimum of components. The IES5501 can be teamed with the IES5502 to achieve substantial noise margin gains across a system.

Multiplexers such as the PCA9544A are simple analog switches which provide no capacitive load isolation between connected branches. Figure 13 shows the IES5501 enhancing an I<sup>2</sup>C multiplexer application, by isolating the load capacitance of each branch. Figures 14 and 15 show alternate forms of bus multiplexing.

Similarly, the P82B715 I<sup>2</sup>C bus extender, which is commonly used for line driver applications, provides a “10x impedance transformation”<sup>(3)</sup> but does not isolate either side of the buffer. Figure 12 shows the IES5501 used to isolate the bus loading due to the P82B715. This greatly simplifies calculation of the pull-ups, increases the total system loading capability in extender applications, will meet the Fast Mode release requirement (when IES5501 and P82B715 V<sub>CC</sub>'s share a common supply), and ensures the 300 ns risetime requirement can easily be met even if the cable bus rise is relatively slow.

Buffers are intended to extend total system capacitance above 400pF so anticipate high capacitance on each side. When loading on one side is small, adding 47pF is suggested to avoid any waveform ripple, should it occur.

#### 9.2 Input to Output Offset Voltage Calculation

The offset voltage between the side acting as the output (S<sub>xx(out)</sub>) and the side acting as the input (S<sub>xx(in)</sub>) of the IES5501 can be calculated using the relationship:

$$V_{Sxx(out)} = V_{Sxx(in)} + 15mV + (V_{BUS}/R) \cdot 15[\Omega]$$

This calculation is valid for V<sub>Sxx(in)</sub> ≥ 200mV, as below this point the saturation voltage of the open collector output drive transistor will begin to affect the characteristic. Input and output voltages are shown in millivolts, V<sub>BUS</sub> (the supply voltage to the bus) is in volts, and R is in ohms.

An example calculation for V<sub>BUS</sub> = 3.3V, V<sub>SA1</sub> = 200mV, the resistance R pulling up S<sub>A2</sub> is 2k, then the voltage on S<sub>A2</sub> is typically:

$$\begin{aligned} V_{SA2} &= 200mV + 15mV + (3.3/2000) \cdot 15 \\ &= 240mV \end{aligned}$$

This can be compared with the offset characteristic shown in Figure 4.

(3) P82B715 I<sup>2</sup>C bus extender datasheet, 2 December 2003, Philips Electronics N.V.

### 9.3 Application circuits




Fig.10 IES5501 typical buffer application






Fig.11 AdvancedTCA style backplane application using IES5501 in a radial Shelf Manager configuration



5501-cct4

Fig.12 IES5501 isolating the standard I<sup>2</sup>C bus from a P82B715 used as a line driver



5501-cct3

Fig.13 IES5501 multiplexer isolation application




Fig.14 IES5501 bus multiplexer application driven from a simple logic device




Fig.15 IES5501 bus multiplexer application driven from an I2C I/O Expander



### 10 ORDERING INFORMATION

TYPE NUMBER	PACKAGE			
	NAME	DESCRIPTION	VERSION	ROHS
IES5501T	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1	Yes <del>(Pb)</del>
IES5501D	MSOP-8L	micro small outline package; 8 leads; body width 3.0 mm	SOT505-1	Yes <del>(Pb)</del>

Other package options are available - contact Hendon Semiconductors for details. For more information on packages, please refer to the document "Integrated Circuit Packaging and Soldering Information" on the Hendon Semiconductors web site.

### 11 ESD CAUTION

Electrostatic Discharge (ESD) sensitive device. ESD can cause permanent damage or degradation in the performance of this device. This device contains ESD protection structures aimed at minimising the impact of ESD. However, it is the users responsibility to ensure that proper ESD precautions are observed during the handling, placement and operation of this device.



### 12 DOCUMENT HISTORY

REVISION	DATE	DESCRIPTION
1.0	20070112	Philips to NXP; AN102 in Fig; Capacitor recommendation; Enable timing
1.1	20070528	Update email address
1.2	20071023	Pin Capacitance; Voffset; Company Name Change
1.3	20080513	Update backplane example to AdvancedTCA
1.4	20080613	Remove erroneous negative on EN pin current in Section 8

### 13 DEFINITIONS

<b>Data sheet status</b>	
Engineering sample information	This contains draft information describing an engineering sample provided to demonstrate possible function and feasibility. Engineering samples have no guarantee that they will perform as described in all details.
Objective specification	This data sheet contains target or goal specifications for product development. Engineering samples have no guarantee that they will function as described in all details.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later. Products to this data may not yet have been fully tested, and their performance fully documented.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	

### 14 COMPANY INFORMATION

HENDON SEMICONDUCTORS PTY. LTD.  
 ABN 17 080 879 616

Postal address:

Hendon Semiconductors  
 PO Box 2226  
 Port Adelaide SA 5015  
 AUSTRALIA

Street Address:

Hendon Semiconductors  
 1 Butler Drive  
 Hendon SA 5014  
 AUSTRALIA

Telephone: +61 8 8348 5200

Facsimile: +61 8 8243 1048

World Wide Web: [www.hendonsemiconductors.com](http://www.hendonsemiconductors.com)  
[www.bus-buffer.com](http://www.bus-buffer.com)

Email: [hendon.info@hendonsemiconductors.com](mailto:hendon.info@hendonsemiconductors.com)

**15 DISCLAIMER**

Hendon Semiconductors Pty. Ltd. ABN 17 080 879 616 (“Hendon”) reserves the right to make changes to both its products and product data without notice.

Hendon makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Hendon assume any liability arising out of the use or application of any Hendon product. Hendon specifically disclaims any and all liability, including without limitation incidental or consequential damages. It is the responsibility of the customer to ensure that in all respects the application in which Hendon goods are used is suited to the purpose of the end user.

Typical performance figures, where quoted may depend on the application and therefore must be validated by the customer in each particular application. It is the responsibility of customers to ensure that any designs using Hendon products comply with good practice, applicable standards and approvals. Hendon accepts no responsibility for incorrect or non-compliant use of its products, failure to meet appropriate standards and approvals in the application of Hendon products, or for the correct engineering choice of other connected components, layout and operation of Hendon products.

Any customer purchasing or using Hendon product(s) for an unintended or unauthorised application shall indemnify and hold Hendon and its officers, employees, related companies, affiliates and distributors harmless against all claims, costs, damages, expenses, and reasonable legal fees arising out of, directly or indirectly, any claim of loss, personal injury or death associated with such unintended or unauthorised use, even if such claim alleges that Hendon was negligent regarding the design or manufacture of the relevant product(s).

**Life Support Applications**

Products of Hendon Semiconductors (Hendon) are not designed for use in life support appliances, devices or systems, where malfunction can result in personal injury. Customers using or selling Hendon products for use in such applications do so at their own risk and agree to fully indemnify Hendon for any damages resulting from such improper use or sale.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Hendon Semiconductors:](#)

[IES5501T](#) [IES5501DR](#) [IES5501D](#) [IES5501TR](#)