Description

MB3773 generates the reset signal to protect an arbitrary system when the power-supply voltage momentarily is intercepted or decreased. It is IC for the power-supply voltage watch and “Power on reset” is generated at the normal return of the power supply. MB3773 sends the microprocessor the reset signal when decreasing more than the voltage, which the power supply of the system specified, and the computer data is protected from an accidental deletion.

In addition, the watch-dog timer for the operation diagnosis of the system is built into, and various microprocessor systems can provide the fail-safe function. If MB3773 does not receive the clock pulse from the processor for a specified period, MB3773 generates the reset signal.

Features

■ Precision voltage detection ($V_S = 4.2 \pm 2.5\%$)
■ Detection threshold voltage has hysteresis function
■ Low voltage output for reset signal ($V_{CC} = 0.8$ V Typ)
■ Precision reference voltage output ($V_R = 1.245 \pm 1.5\%$)
■ With built-in watch-dog timer of edge trigger input.
■ External parts are few.(1 piece in capacity)
■ The reset signal outputs the positive and negative both theories reason.
■ One type of package (SOP-8pin : 1 type)

Application

■ Industrial Equipment
■ Arcade Amusement etc.
## Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Description</td>
<td>1</td>
</tr>
<tr>
<td>Features</td>
<td>1</td>
</tr>
<tr>
<td>Application</td>
<td>1</td>
</tr>
<tr>
<td>Contents</td>
<td>2</td>
</tr>
<tr>
<td>1. Pin Assignment</td>
<td>3</td>
</tr>
<tr>
<td>2. Block Diagram</td>
<td>3</td>
</tr>
<tr>
<td>3. Functional Descriptions</td>
<td>4</td>
</tr>
<tr>
<td>4. Operation Sequence</td>
<td>6</td>
</tr>
<tr>
<td>5. Absolute Maximum Ratings</td>
<td>7</td>
</tr>
<tr>
<td>6. Recommended Operating Conditions</td>
<td>7</td>
</tr>
<tr>
<td>7. Electrical Characteristics</td>
<td>8</td>
</tr>
<tr>
<td>7.1 DC Characteristics</td>
<td>8</td>
</tr>
<tr>
<td>7.2 AC Characteristics</td>
<td>9</td>
</tr>
<tr>
<td>8. Typical Characteristic Curves</td>
<td>10</td>
</tr>
<tr>
<td>9. Application Circuit</td>
<td>13</td>
</tr>
<tr>
<td>10. Notes on Use</td>
<td>25</td>
</tr>
<tr>
<td>11. Ordering Information</td>
<td>25</td>
</tr>
<tr>
<td>12. RoHS Compliance Information of Lead (Pb)</td>
<td>25</td>
</tr>
<tr>
<td>13. Package Dimension</td>
<td>26</td>
</tr>
<tr>
<td>Document History</td>
<td>27</td>
</tr>
<tr>
<td>Sales, Solutions, and Legal Information</td>
<td>28</td>
</tr>
</tbody>
</table>
1. Pin Assignment

(TOP VIEW)

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CT</td>
</tr>
<tr>
<td>2</td>
<td>RESET</td>
</tr>
<tr>
<td>3</td>
<td>CK</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>VCC</td>
</tr>
<tr>
<td>6</td>
<td>VREF</td>
</tr>
<tr>
<td>7</td>
<td>Vs</td>
</tr>
<tr>
<td>8</td>
<td>RESET</td>
</tr>
</tbody>
</table>

(SOE008)

2. Block Diagram

- Reference Voltage Generator
- Reference AMP
- Watch-Dog Timer
- P.G
- COMP.S
- COMP.O
- Inhibit

- $V_C \approx 1.24\,V$
- $V_S \approx 1.24\,V$
- $\approx 40\,k\Omega$
- $\approx 100\,k\Omega$
- $\approx 1.2\,\mu A$
- $\approx 10\,\mu A$
- $\approx 10\,\mu A$
3. Functional Descriptions

Comp.S is comparator including hysteresis. It compares the reference voltage and the voltage of Vs, so that when the voltage of Vs terminal falls below approximately 1.23 V, reset signal outputs. Instantaneous breaks or drops in the power can be detected as abnormal conditions by the MB3773 within a 2 μs interval. However, because momentary breaks or drops of this duration do not cause problems in actual systems in some cases, a delayed trigger function can be created by connecting capacitors to the Vs terminal.

Comp.O is comparator for turning on/off the RESET/RESET outputs and compares the voltage of the C terminal and the threshold voltage. Because the RESET/RESET outputs have built-in pull-up circuit, there is no need to connect to external pull-up resistor when connected to a high impedance load such as CMOS logic IC. (It corresponds to 500 kΩ at Vcc = 5 V.) When the voltage of the CK terminal changes from the “high” level into the “Low” level, pulse generator is sent to the watch-dog timer by generating the pulse momentarily at the time of drop from the threshold level. When power-supply voltages fall more than detecting voltages, the watch-dog timer becomes an interdiction.

The Reference amplifier is op-amp to output the reference voltage. If the comparator is put up outside, two or more power-supply voltage monitor and overvoltage monitor can be done. If it uses a comparator of the open-collector output, and the output of the comparator is connected with the Vs terminal of MB3773 without the pull-up resistor, it is possible to voltage monitor with reset-hold time.
MB3773 Basic Operation

VCC – VCC

CT

RESET

RESET

RESET

GND

Logic Circuit

VCC

RESET

RESET

RESET

CK

CT

TR

TPR

TWD

TWR

Example:

CT = 0.1 μF

TR (ms) ≈ 100 (ms)

TWD (ms) ≈ 10 (ms)

TWR (ms) ≈ 2 (ms)
4. Operation Sequence

1. When Vcc rises to about 0.8 V, \( \text{RESET} \) goes “Low” and \( \text{RESET} \) goes “High”. The pull-up current of approximately 1 \( \mu \text{A} \) (Vcc = 0.8 V) is output from \( \text{RESET} \).

2. When Vcc rises to \( V_{SH} \) (\( \approx 4.3 \text{V} \)), the charge with \( \text{CT} \) starts.
   At this time, the output is being reset.

3. When \( \text{CT} \) begins charging, \( \text{RESET} \) goes “High” and \( \text{RESET} \) goes “Low”.
   After \( T_{PR} \) reset of the output is released.
   Reset hold time: \( T_{PR} \text{ (ms)} \approx 1000 \times C_{T} \text{ (\mu F)} \)
   After releasing reset, the discharge of \( \text{CT} \) starts, and watch-dog timer operation starts.
   \( T_{PR} \) is not influenced by the \( \text{CK} \) input.

4. \( \text{C} \) changes from the discharge into the charge if the clock (Negative edge) is input to the \( \text{CK} \) terminal while discharging \( \text{CT} \).

5. \( \text{C} \) changes from the charge into the discharge when the voltage of \( \text{CT} \) reaches a constant threshold (\( \approx 1.4 \text{V} \)).
   4 and 5 are repeated while a normal clock is input by the logic system.

6. When the clock is cut off, gets, and the voltage of \( \text{CT} \) falls on threshold (\( \approx 0.4 \text{V} \)) of reset on, \( \text{RESET} \) goes “Low” and \( \text{RESET} \) goes “High”.
   Discharge time of \( \text{CT} \) until reset is output: \( T_{WD} \) is watch-dog timer monitoring time.
   \[ T_{WD} \text{ (ms)} \approx 100 \times C_{T} \text{ (\mu F)} \]
   Because the charging time of \( \text{CT} \) is added at accurate time from stop of the clock and getting to the output of reset of the clock, \( T_{WD} \) becomes maximum \( T_{WD} + T_{WR} \) by minimum \( T_{WD} \).

7. Reset time in operating watch-dog timer: \( T_{WR} \) is charging time where the voltage of \( \text{CT} \) goes up to off threshold (\( \approx 1.4 \text{V} \)) for reset.
   \[ T_{WR} \text{ (ms)} \approx 20 \times C_{T} \text{ (\mu F)} \]
   Reset of the output is released after \( \text{CT} \) reaches an off threshold for reset, and \( \text{CT} \) starts the discharge, after that if the clock is normally input, operation repeats 4 and 5, when the clock is cut off, operation repeats 6 and 7.

8. When Vcc falls on \( V_{SL} \) (\( \approx 4.2 \text{V} \)), reset is output. \( \text{CT} \) is rapidly discharged of at the same time.

9. When Vcc goes up to \( V_{SH} \), the charge with \( \text{CT} \) is started.
   When Vcc is momentarily low, \( \text{CT} \) is discharged.
   After falling \( V_{SL} \) or less Vcc, the time to going up is the standard value of the Vcc input pulse width in \( V_{SH} \) or more.
   After the charge of \( \text{CT} \) is discharged, the charge is started if it is \( T_{PI} \) or more.

10. Reset of the output is released after \( T_{PR} \), after Vcc becomes \( V_{SH} \) or more, and the watch-dog timer starts. After that, when Vcc becomes \( V_{SL} \) or less, 8 to 10 is repeated.

11. While power supply is off, when Vcc becomes \( V_{SL} \) or less, reset is output.

12. The reset output is maintained until Vcc becomes 0.8 V when Vcc falls on 0 V.
5. Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Rating</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>V_{CC}</td>
<td>- 0.3</td>
<td>+ 18</td>
</tr>
<tr>
<td>Input voltage</td>
<td>V_{S}</td>
<td>- 0.3</td>
<td>V_{CC} + 0.3 ( ≤ +18)</td>
</tr>
<tr>
<td></td>
<td>V_{CK}</td>
<td>- 0.3</td>
<td>+ 18</td>
</tr>
<tr>
<td>RESET, RESET Supply voltage</td>
<td>V_{OH}</td>
<td>- 0.3</td>
<td>V_{CC} + 0.3 ( ≤ +18)</td>
</tr>
<tr>
<td>Power dissipation (Ta ≤ 85°C)</td>
<td>P_{D}</td>
<td>—</td>
<td>200</td>
</tr>
<tr>
<td>Storage temperature</td>
<td>T_{STG}</td>
<td>- 55</td>
<td>+ 125</td>
</tr>
</tbody>
</table>

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

6. Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>V_{CC}</td>
<td>+ 3.5</td>
<td>+ 16</td>
</tr>
<tr>
<td>RESET, RESET sink current</td>
<td>I_{OL}</td>
<td>0</td>
<td>20</td>
</tr>
<tr>
<td>VREF output current</td>
<td>I_{OUT}</td>
<td>- 200</td>
<td>+ 5</td>
</tr>
<tr>
<td>Watch clock setting time</td>
<td>t_{WD}</td>
<td>0.1</td>
<td>1000</td>
</tr>
<tr>
<td>CK Rising/falling time</td>
<td>t_{FC}, t_{RC}</td>
<td>—</td>
<td>100</td>
</tr>
<tr>
<td>Terminal capacitance</td>
<td>C_{T}</td>
<td>0.001</td>
<td>10</td>
</tr>
<tr>
<td>Operating ambient temperature</td>
<td>Ta</td>
<td>- 40</td>
<td>+ 85</td>
</tr>
</tbody>
</table>

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device’s electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their Cypress representatives beforehand.
## 7. Electrical Characteristics

### 7.1 DC Characteristics

(V<sub>CC</sub> = 5 V, Ta = +25°C)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Condition</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply current</td>
<td>I&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>Watch-dog timer operating</td>
<td>600</td>
<td>900 μA</td>
</tr>
<tr>
<td>Detection voltage</td>
<td>V&lt;sub&gt;SL&lt;/sub&gt;</td>
<td>V&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>4.10</td>
<td>4.20</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Ta = -40°C to +85°C</td>
<td>4.05</td>
<td>4.20</td>
</tr>
<tr>
<td></td>
<td>V&lt;sub&gt;SH&lt;/sub&gt;</td>
<td>V&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>4.20</td>
<td>4.30</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Ta = -40°C to +85°C</td>
<td>4.15</td>
<td>4.30</td>
</tr>
<tr>
<td>Hysteresis width</td>
<td>V&lt;sub&gt;HYS&lt;/sub&gt;</td>
<td>V&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>50</td>
<td>100</td>
</tr>
<tr>
<td>Reference voltage</td>
<td>V&lt;sub&gt;REF&lt;/sub&gt;</td>
<td></td>
<td>1.227</td>
<td>1.245</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Ta = -40°C to +85°C</td>
<td>1.215</td>
<td>1.245</td>
</tr>
<tr>
<td>Reference voltage change rate</td>
<td>ΔV&lt;sub&gt;REF1&lt;/sub&gt;</td>
<td>V&lt;sub&gt;CC&lt;/sub&gt; = 3.5 V to 16 V</td>
<td>—</td>
<td>3</td>
</tr>
<tr>
<td>Reference voltage output loading change rate</td>
<td>ΔV&lt;sub&gt;REF2&lt;/sub&gt;</td>
<td>I&lt;sub&gt;OUT&lt;/sub&gt; = -200 μA to +5 μA</td>
<td>-5</td>
<td>—</td>
</tr>
<tr>
<td>CK threshold voltage</td>
<td>V&lt;sub&gt;TH&lt;/sub&gt;</td>
<td>V&lt;sub&gt;CC&lt;/sub&gt; = 5.0 V to +85°C</td>
<td>0.8</td>
<td>1.25</td>
</tr>
<tr>
<td>CK input current</td>
<td>I&lt;sub&gt;H&lt;/sub&gt;</td>
<td>V&lt;sub&gt;CK&lt;/sub&gt; = 5.0 V</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>I&lt;sub&gt;L&lt;/sub&gt;</td>
<td>V&lt;sub&gt;CK&lt;/sub&gt; = 0.0 V</td>
<td>-1.0</td>
<td>-0.1</td>
</tr>
<tr>
<td>C&lt;sub&gt;T&lt;/sub&gt; discharge current</td>
<td>I&lt;sub&gt;CTD&lt;/sub&gt;</td>
<td>Watch-dog timer operating V&lt;sub&gt;CT&lt;/sub&gt; = 1.0 V</td>
<td>7</td>
<td>10</td>
</tr>
<tr>
<td>High level output voltage</td>
<td>V&lt;sub&gt;OH1&lt;/sub&gt;</td>
<td>V&lt;sub&gt;S&lt;/sub&gt; open, I&lt;sub&gt;RESET&lt;/sub&gt; = -5 μA</td>
<td>4.5</td>
<td>4.9</td>
</tr>
<tr>
<td></td>
<td>V&lt;sub&gt;OH2&lt;/sub&gt;</td>
<td>V&lt;sub&gt;S&lt;/sub&gt; = 0 V, I&lt;sub&gt;RESET&lt;/sub&gt; = -5 μA</td>
<td>4.5</td>
<td>4.9</td>
</tr>
<tr>
<td>Output saturation voltage</td>
<td>V&lt;sub&gt;OL1&lt;/sub&gt;</td>
<td>V&lt;sub&gt;S&lt;/sub&gt; = 0 V, I&lt;sub&gt;RESET&lt;/sub&gt; = 3 mA</td>
<td>—</td>
<td>0.2</td>
</tr>
<tr>
<td></td>
<td>V&lt;sub&gt;OL2&lt;/sub&gt;</td>
<td>V&lt;sub&gt;S&lt;/sub&gt; = 0 V, I&lt;sub&gt;RESET&lt;/sub&gt; = 10 mA</td>
<td>—</td>
<td>0.3</td>
</tr>
<tr>
<td></td>
<td>V&lt;sub&gt;OL3&lt;/sub&gt;</td>
<td>V&lt;sub&gt;S&lt;/sub&gt; open, I&lt;sub&gt;RESET&lt;/sub&gt; = 3 mA</td>
<td>—</td>
<td>0.2</td>
</tr>
<tr>
<td></td>
<td>V&lt;sub&gt;OL4&lt;/sub&gt;</td>
<td>V&lt;sub&gt;S&lt;/sub&gt; open, I&lt;sub&gt;RESET&lt;/sub&gt; = 10 mA</td>
<td>—</td>
<td>0.3</td>
</tr>
<tr>
<td>Output sink current</td>
<td>I&lt;sub&gt;OL1&lt;/sub&gt;</td>
<td>V&lt;sub&gt;S&lt;/sub&gt; = 0 V, V&lt;sub&gt;RESET&lt;/sub&gt; = 1.0 V</td>
<td>20</td>
<td>60</td>
</tr>
<tr>
<td></td>
<td>I&lt;sub&gt;OL2&lt;/sub&gt;</td>
<td>V&lt;sub&gt;S&lt;/sub&gt; open, V&lt;sub&gt;RESET&lt;/sub&gt; = 1.0 V</td>
<td>20</td>
<td>60</td>
</tr>
<tr>
<td>C&lt;sub&gt;T&lt;/sub&gt; charge current</td>
<td>I&lt;sub&gt;CTU&lt;/sub&gt;</td>
<td>Power on reset operating V&lt;sub&gt;CT&lt;/sub&gt; = 1.0 V</td>
<td>0.5</td>
<td>1.2</td>
</tr>
<tr>
<td>Min supply voltage for RESET</td>
<td>V&lt;sub&gt;CCL1&lt;/sub&gt;</td>
<td>V&lt;sub&gt;RESET&lt;/sub&gt; = 0.4 V, I&lt;sub&gt;RESET&lt;/sub&gt; = 0.2 mA</td>
<td>—</td>
<td>0.8</td>
</tr>
<tr>
<td>Min supply voltage for RESET</td>
<td>V&lt;sub&gt;CCL2&lt;/sub&gt;</td>
<td>V&lt;sub&gt;RESET&lt;/sub&gt; = V&lt;sub&gt;CC&lt;/sub&gt; - 0.1 V, R&lt;sub&gt;L&lt;/sub&gt; (between pin 2 and GND) = 1 MΩ</td>
<td>—</td>
<td>0.8</td>
</tr>
</tbody>
</table>
### 7.2 AC Characteristics

(V$_{CC}$ = 5 V, Ta = +25°C)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Condition</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$ input pulse width</td>
<td>$T_{PI}$</td>
<td>$V_{CC}$ = 5 V, $V_{CC}$ = 4 V</td>
<td>8.0</td>
<td>μs</td>
</tr>
<tr>
<td>CK input pulse width</td>
<td>$T_{CKW}$</td>
<td>CK or</td>
<td>3.0</td>
<td>μs</td>
</tr>
<tr>
<td>CK input frequency</td>
<td>$T_{CK}$</td>
<td></td>
<td>20</td>
<td>μs</td>
</tr>
<tr>
<td>Watch-dog timer watching time</td>
<td>$T_{WD}$</td>
<td>$C_T$ = 0.1 μF</td>
<td>5</td>
<td>ms</td>
</tr>
<tr>
<td>Watch-dog timer reset time</td>
<td>$T_{WR}$</td>
<td>$C_T$ = 0.1 μF</td>
<td>1</td>
<td>ms</td>
</tr>
<tr>
<td>Rising reset hold time</td>
<td>$T_{PR}$</td>
<td>$C_T = 0.1 \mu F, V_{CC}$</td>
<td>50</td>
<td>ms</td>
</tr>
<tr>
<td>Output propagation delay time from VCC</td>
<td>$T_{PD1}$</td>
<td>RESET, $R_L = 2.2$ kΩ, $C_L = 100$ pF</td>
<td>—</td>
<td>μs</td>
</tr>
<tr>
<td>Output propagation delay time from VCC</td>
<td>$T_{PD2}$</td>
<td>RESET, $R_L = 2.2$ kΩ, $C_L = 100$ pF</td>
<td>—</td>
<td>μs</td>
</tr>
<tr>
<td>Output rising time*</td>
<td>$t_{R}$</td>
<td>$R_L = 2.2$ kΩ, $C_L = 100$ pF</td>
<td>—</td>
<td>μs</td>
</tr>
<tr>
<td>Output falling time*</td>
<td>$t_{F}$</td>
<td>$R_L = 2.2$ kΩ, $C_L = 100$ pF</td>
<td>—</td>
<td>μs</td>
</tr>
</tbody>
</table>

* : Output rising/falling time are measured at 10 % to 90 % of voltage.
8. Typical Characteristic Curves

**Supply current vs. Supply voltage**

**Output voltage vs. Supply voltage** (RESET terminal)

**Detection voltage (VSH, VSL) vs. Operating ambient temperature** (RESET, RESET terminal)

**Output saturation voltage vs. Output sink current** (RESET terminal)

**Output saturation voltage vs. Output sink current** (RESET terminal)

---

(Continued)
(Continued)

**Reset time vs. Operating ambient temperature**

(At watch-dog timer)

- \( V_{CC} = 5 \text{ V} \)
- \( C_T = 0.1 \mu \text{F} \)

**Watch-dog timer watching time vs. Operating ambient temperature**

- \( V_{CC} = 5 \text{ V} \)
- \( C_T = 0.1 \mu \text{F} \)

**Watch-dog timer watching time vs. \( C_T \) terminal capacitance**

**Reset time vs. \( C_T \) terminal capacitance**

(at watch-dog timer)

- \( V_{CC} = 5 \text{ V} \)
- \( C_T = 0.1 \mu \text{F} \)

**Rising reset hold time vs. \( C_T \) terminal capacitance**

- \( V_{CC} = 5 \text{ V} \)
- \( C_T = 0.1 \mu \text{F} \)
9. Application Circuit

**EXAMPLE 1: Monitoring 5V Supply Voltage and Watch-dog Timer**

- Supply voltage is monitored using $V_S$.
- Detection voltage are $V_{SH}$ and $V_{SL}$.

**EXAMPLE 2: 5V Supply Voltage Monitoring (external fine-tuning type)**

- $V_S$ detection voltage can be adjusted externally.
- Based on selecting $R_1$ and $R_2$ values that are sufficiently lower than the resistance of the IC’s internal voltage divider, the detection voltage can be set according to the resistance ratio of $R_1$ and $R_2$ (Refer to the table below.)

<table>
<thead>
<tr>
<th>$R_1$ (kΩ)</th>
<th>$R_2$ (kΩ)</th>
<th>$V_{SL}$ (V)</th>
<th>$V_{SH}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>3.9</td>
<td>4.4</td>
<td>4.5</td>
</tr>
<tr>
<td>9.1</td>
<td>3.9</td>
<td>4.1</td>
<td>4.2</td>
</tr>
</tbody>
</table>
EXAMPLE 3: With Forced Reset (with reset hold)

(a)

Note: Grounding pin 7 at the time of SW ON sets \( \text{RESET} \) (pin 8) to Low and \( \text{RESET} \) (pin 2) to High.

(b)

Note: Feeding the signal to terminal RESIN and turning on \( \text{Tr} \) sets the \( \text{RESET} \) terminal to Low and the \( \text{RESET} \) terminal to High.
EXAMPLE 4: Monitoring Two Supply Voltages (with hysteresis, reset output and NMI)

VCC1 (5)

VCC2 (12)

MB3773

1  8
2  7
3  6
4  5

CT

Logic circuit

RESET
RESET
CK

NMI or port
GND

1.2 kΩ
R1

5.1 kΩ
R2

4.7 kΩ
R5

30 kΩ

180 kΩ

10 kΩ

R3

R4 // R5

Comp. 1

Comp. 2

Notes:

- The 5 V supply voltage is monitored by the MB3773.
- The 12 V supply voltage is monitored by the external circuit. Its output is connected to the NMI terminal and, when voltage drops, Comp. 2 interrupts the logic circuit.
- Use VCC1 ( = 5 V) to power the comparators (Comp. 1 and Comp. 2) in the external circuit shown above.
- The detection voltage of the VCC2 ( = 12 V) supply voltage is approximately 9.2 V/9.4 V and has a hysteresis width of approximately 0.2 V.

VCC2 detection voltage and hysteresis width can be found using the following formulas:

Detection voltage:

\[ V_{2H} = \frac{R_3 + (R_4 / R_5)}{R_4 // R_5} \times V_{REF} \]  
(Approximately 9.4 V in the above illustration)

\[ V_{2L} = \frac{R_3 + R_5}{R_5} \times V_{REF} \]  
(Approximately 9.2 V in the above illustration)

Hysteresis width:

\[ V_{HYS} = V_{2H} - V_{2L} \]
EXAMPLE 5: Monitoring Two Supply Voltages (with hysteresis and reset output)

Example: Comp. 1, Comp. 2
: MB4204, MB47393

Notes:
• When either 5 V or 12 V supply voltage decreases below its detection voltage \( V_{\text{SL}} \), the MB3773 RESET terminal is set to High and the MB3773 RESET terminal is set to Low.
• Use \( V_{\text{CC1}} (\approx 5 \text{ V}) \) to power the comparators (Comp. 1 and Comp. 2) in the external circuit shown above.
• The detection voltage of the \( V_{\text{CC2}} (\approx 12 \text{ V}) \) supply voltage is approximately 9.2 V/9.4 V and has a hysteresis width of approximately 0.2 V. For the formulas for finding hysteresis width and detection voltage, refer to section 4.
EXAMPLE 6: Monitoring Low voltage and Overvoltage Monitoring (with hysteresis)

MB3773

Notes:

- Comp. 1 and Comp. 2 are used to monitor for overvoltage while the MB3773 is used to monitor for low voltage. Detection voltages $V_{1L}/V_{1H}$ at the time of low voltage are approximately 4.2 V/4.3 V. Detection voltages $V_{2L}/V_{2H}$ at the time of overvoltage are approximately 6.0 V/6.1 V. For the formulas for finding hysteresis width and detection voltage, see EXAMPLE 4.
- Use $V_{CC}$ (= 5 V) to power the comparators (Comp. 1 and Comp. 2) in the external circuit shown above.
EXAMPLE 7: Monitoring Supply Voltage Using Delayed Trigger

Note: Adding voltage such as shown in the figure to V_{CC} increases the minimum input pulse width by 50 μs (C1 = 1000 pF).
EXAMPLE 8: Stopping Watch-dog Timer (Monitoring only supply voltage)

These are example application circuits in which the MB3773 monitors supply voltage alone without resetting the microprocessor even if the latter, used in standby mode, stops sending the clock pulse to the MB3773.

• The watch-dog timer is inhibited by clamping the CT terminal voltage to $V_{\text{REF}}$.

The supply voltage is constantly monitored even while the watch-dog timer is inhibited. For this reason, a reset signal is output at the occurrence of either instantaneous disruption or a sudden drop to low voltage. Note that in application examples (a) and (b), the hold signal is inactive when the watch-dog timer is inhibited at the time of resetting.

If the hold signal is active when the microprocessor is reset, the solution is to add a gate, as in examples (c) and (d).

(a) Using NPN transistor

(b) Using PNP transistor
(c) Using NPN transistor

(d) Using PNP transistor
EXAMPLE 9: Reducing Reset Hold Time

(a) T_{PR} reduction method

(b) Standard usage

Notes:
- \text{RESET} is the only output that can be used.
- Standard T_{PR}, T_{WD} and T_{WR} value can be found using the following formulas.
  - Formulas: 
    - \( T_{PR} \approx 100 \times CT \, (\mu F) \)
    - \( T_{WD} \approx 100 \times CT \, (\mu F) \)
    - \( T_{WR} \approx 16 \times CT \, (\mu F) \)
- The above formulas become standard values in determining T_{PR}, T_{WD} and T_{WR}.

Reset hold time is compared below between the reduction circuit and the standard circuit.

\[ CT = 0.1 \, \mu F \]

| \multicolumn{1}{c|}{T_{PR} reduction circuit} | Standard circuit |
|------------------------------------------|-----------------|
| \( T_{PR} \approx 10 \, ms \)            | \( 100 \, ms \)  |
| \( T_{WD} \approx 10 \, ms \)            | \( 10 \, ms \)   |
| \( T_{WR} \approx 1.6 \, ms \)          | \( 2.0 \, ms \)  |
EXAMPLE 10: Circuit for Monitoring Multiple Microprocessor

Notes:
- Connects from FF1 and FF2 outputs $\overline{Q}_1$ and $\overline{Q}_2$ to the NOR input.
- Depending on timing, these connections may not be necessary.
- Example: $R_1 = R_2 = 2.2 \ \text{k}\Omega$
  $C_T = 0.1 \ \mu\text{F}$

Figure 1

Figure 2
Description of Application Circuits

Using one MB3773, this application circuit monitors multiple microprocessor in one system. Signals from each microprocessor are sent to FF1, FF2 and FF3 clock inputs. Figure 2 shows these timings. Each flip-flop operates using signals sent from microprocessor as its clock pulse. When even one signal stops, the relevant receiving flip-flop stops operating. As a result, cyclical pulses are not generated at output Q3. Since the clock pulse stops arriving at the CK terminal of the MB3773, the MB3773 generates a reset signal. Note that output Q3 frequency f will be in the following range, where the clock frequencies of CK1, CK2 and CK3 are f1, f2 and f3 respectively.

\[
\frac{1}{f_0} \leq \frac{1}{f} \leq \frac{1}{f_1} + \frac{1}{f_2} + \frac{1}{f_3}
\]

where \( f_0 \) is the lowest frequency among \( f_1 \), \( f_2 \) and \( f_3 \).
EXAMPLE 11: Circuit for Limiting Upper Clock Input Frequency

Notes:
- This is an example application to limit upper frequency $f_H$ of clock pulses sent from the microprocessor. If the CK cycle sent from the microprocessor exceeds $f_H$, the circuit generates a reset signal. (The lower frequency has already been set using $C_T$.)
- When a clock pulse such as shown below is sent to terminal CK, a short $T_2$ prevents $C_2$ voltage from reaching the CK input threshold level ($\approx 1.25 \text{ V}$), and will cause a reset signal to be output. The $T_1$ value can be found using the following formula:

$$T_1 \approx 0.3 \frac{C_2 R_2}{V_{CC} = 5 \text{ V}, \ T_3 \geq 3.0 \mu s, \ T_2 \geq 20 \mu s}$$

Example: Setting $C$ and $R$ allow the upper $T_1$ value to be set (Refer to the table below).

<table>
<thead>
<tr>
<th>$C$</th>
<th>$R$</th>
<th>$T_1$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.01 \mu F</td>
<td>10 k\Omega</td>
<td>30 \mu s</td>
</tr>
<tr>
<td>0.1 \mu F</td>
<td>10 k\Omega</td>
<td>300 \mu s</td>
</tr>
</tbody>
</table>
10. Notes on Use

- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
  - For semiconductors, use antistatic or conductive containers.
  - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
  - The work table, tools and measuring instruments must be grounded.
  - The worker must put on a grounding device containing 250 kΩ to 1 MΩ resistors in series.
- Do not apply a negative voltage
  - Applying a negative voltage of −0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.

11. Ordering Information

<table>
<thead>
<tr>
<th>Part number</th>
<th>Package</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>MB3773PF-E1</td>
<td>8-pin plastic SOP (SOE008)</td>
<td>–</td>
</tr>
</tbody>
</table>

12. RoHS Compliance Information of Lead (Pb) Free version

The LSI products of Cypress with “E1” are compliant with RoHS Directive, and has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenyl ethers (PBDE).

The product that conforms to this standard is added “E1” at the end of the part number.
13. Package Dimension

Package Code: SOE008

NOTES
1. ALL DIMENSIONS ARE IN MILLIMETER.
   - DIMENSIONING D INCLUDE MOLD FLASH, DIMENSIONING E1 DOES NOT INCLUDE
     INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSIONS
     SHALL NOT EXCEED 0.025 mm PER SIDE. D AND E1 DIMENSION ARE DETERMINED
     AT DATUM H.
   - THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM.
     DIMENSIONING D AND E1 ARE DETERMINED AT THE OUTERMOST
     EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH,
     THE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING
     ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
   - DATUMS A & B TO BE DETERMINED AT DATUM H.
6. "N" IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS FOR THE SPECIFIED
   PACKAGE LENGTH.
   - THE DIMENSION APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm
     TO 0.25 mm FROM THE LEAD TIP.
   - DIMENSION "b" DOES NOT INCLUDE THE DAMBAR PROTRUSION. ALLOWABLE
     DAMBAR PROTRUSION SHALL BE 0.10 mm TOTAL IN EXCESS OF THE "b" DIMENSION
     AT MAXIMUM MATERIAL CONDITION.
     THE DAMBAR MAY NOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.
   - THIS CHAMFER FEATURE IS OPTIONAL. IF IT IS NOT PRESENT, THEN A PIN 1
     IDENTIFIER MUST BE LOCATED WITHIN THE INDEX AREA INDICATED
   - "A1" IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO
     THE LOWEST POINT ON THE PACKAGE BODY EXCLUDING THE LID AND OR
     THERMAL ENHANCEMENT ON CAVITY DOWN PACKAGE CONFIGURATIONS.
11. JEDEC SPECIFICATION NO. REF : N/A

002-15857 Rev. **
Document History

Spansion Publication Number: DS04-27401-8Ea

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Orig. of Change</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>–</td>
<td>TAOA</td>
<td>05/11/2006</td>
<td>Migrated to Cypress and assigned document number 002-08513. No change to document contents or format.</td>
</tr>
<tr>
<td>**A</td>
<td>5199075</td>
<td>TAOA</td>
<td>04/04/2016</td>
<td>Updated to Cypress format.</td>
</tr>
<tr>
<td>**B</td>
<td>5592858</td>
<td>HIXT</td>
<td>01/23/2017</td>
<td>Updated Pin Assignment: Change the package name from FPT-8P-M01 to SOE008</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Updated Ordering Information: Change the package name from FPT-8P-M01 to SOE008</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Updated Package Dimension: Updated to Cypress format</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Deleted &quot;Marking Format (Lead Free version)&quot;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Deleted &quot;Labeling Sample (Lead free version)&quot;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Deleted &quot;MB3773PF- Q[Q] E1 Recommended Conditions of Moisture Sensitivity Level&quot;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Deleted the part number, &quot;MB3773PF- Q[Q] Q&quot; from Ordering Information</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Deleted the words in the Remarks, &quot;Lead Free version&quot;, from Ordering Information</td>
</tr>
<tr>
<td>**C</td>
<td>5788613</td>
<td>MASG</td>
<td>06/28/2017</td>
<td>Adapted Cypress new logo.</td>
</tr>
</tbody>
</table>
Cypress Semiconductor:
MB3773PF-G-BND-JNE1  MB3773PF-G-BND-JN-ERE1  MB3773PF-G-BND-JN-EFE1  MB3773PH-G-JNE1
MB3773PF-GT-BND-ERE1  MB3773PF-GT-BNDE1