


# CoolGaN™ Transistor Dual 650V G5

140 mΩ / 650 V GaN half-bridge


## Features

- Two 140 mΩ GaN switches in half-bridge configuration
- Ultra fast switching
- No reverse-recovery charge
- Capable of reverse conduction
- Low gate charge, low output charge
- Kelvin source connection
- Thermally enhanced 6 x 8 mm QFN-32 package
- Qualified according to JEDEC Standard



## Description

IGI65D1414A3MS combines a half-bridge power stage consisting of two 140 mΩ (typ.  $R_{dson}$ ) / 650 V enhancement-mode CoolGaN™ HEMTs in a small 6 x 8 mm QFN-32 package. In the low-to-medium power area (example application in [Figure 1](#)), it is thus ideally suited to support the design of high-density AC/DC chargers and adapters, utilizing the superior switching behavior of CoolGaN™ HEMTs. Infineon's CoolGaN™ and related power switches provide a very robust gate structure. When driven by a continuous gate current of a few mA in the "on" state, a minimum on-resistance  $R_{dson}$  is always guaranteed.



**Figure 1** Typical application circuit (hybrid flyback converter)

Due to the GaN-specific low threshold voltage and the fast switching transients, a negative gate drive voltage is required in certain applications to both enable fast turn-off and avoid cross-conduction effects. This can be achieved by the well-known RC interface between driver and switch. A few external SMD resistors and capacitors enable easy adaptation to different power topologies.

### Applications

- Charger and adapters
- Low-power motor drive
- LED lighting

### Power Topologies

- Active clamp flyback or hybrid flyback converters
- LLC resonant converters
- Single or interleaved synchronous buck or boost converter
- Single-phase or multiphase two-level inverters

### Product Versions


**Table 1**      **CoolGaN™ integrated power stage half bridge products overview**

Part Number / Ordering code	OPN	Package	Typ. R <sub>dson</sub> high- / low-side	Marking
IGI65D1414A3MS	IGI65D1414A3MS XUMA1	PG-VIQFN-32-1 6 x 8 mm	140 mΩ / 140 mΩ	65D1414A

## Table of contents

<b>Table of contents .....</b>	<b>3</b>
<b>1 Pin configuration and description .....</b>	<b>4</b>
<b>2 Representative block diagram .....</b>	<b>5</b>
<b>3 Characteristics .....</b>	<b>6</b>
3.1 Absolute maximum ratings .....	6
3.2 Thermal characteristics .....	7
3.3 Electrical characteristics .....	7
<b>4 Driving CoolGaN™ HEMTs .....</b>	<b>10</b>
<b>5 Typical characteristics .....</b>	<b>13</b>
<b>6 Package information .....</b>	<b>17</b>
<b>7 Layout guidelines .....</b>	<b>18</b>
<b>8 Appendix .....</b>	<b>20</b>
<b>Revision history .....</b>	<b>21</b>

## 1 Pin configuration and description




**Figure 2** Pin configuration and exposed pads for PG-VIQFN-32-1 6 x 8 mm package, top view (not to scale)

**Table 2** Pin description

Pin No.	Symbol	Description
1 – 7, 12, 28	SL	Source connection low-side switch
8	KSL	Kelvin source connection low-side switch
9	GL	Gate connection low-side switch
13 – 17	DH	Drain connection high-side switch
18 – 22, 27	SW	Half-bridge output (switching node)
25	KSH	Kelvin source connection high-side switch
26	GH	Gate connection high-side switch
10, 11, 29 – 32	NC	Not connected, can be connected to SL pad for more thermal cooling
23, 24	NC	Not connected, can be connected to SW pad for more thermal cooling

## 2 Representative block diagram

A simplified functional block diagram of the CoolGaN™ Power Stage is given in [Figure 3](#). Two discrete CoolGaN™ switch are connected in half bridge configuration and co-packed in QFN 6x8 package. Kelvin source connection is available for both high-side and low-side gate drive, which enables superior commutation ruggedness.



**Figure 3** Block diagram IGI65D1414A3MS

## 3 Characteristics

### 3.1 Absolute maximum ratings

The absolute maximum ratings are listed in [Table 3](#). Stresses beyond these values may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 3 Absolute maximum ratings**

Parameter	Symbol	Values			Unit	Note or Test Conditions
		Min.	Typ.	Max.		
Voltage between output pins DH, SW and SL	V <sub>DHSW</sub>	—	—	650	V	V <sub>GHSW</sub> = 0 V, V <sub>GLSL</sub> = 0 V
	V <sub>SWSL</sub>	—	—	650	V	
Drain-to-source voltage pulsed <sup>1</sup>	V <sub>DS,pulse</sub>	—	—	750	V	T <sub>J</sub> = 25°C, V <sub>GS</sub> ≤ 0 V, cumulated stress time ≤ 1h
		—	—	650	V	T <sub>J</sub> = 125°C, V <sub>GS</sub> ≤ 0 V, cumulated stress time ≤ 1h
Continuous drain current <sup>2</sup>	I <sub>D</sub>	—	—	13.7	A	T <sub>Case</sub> = 25°C
		—	—	6.5	A	T <sub>Case</sub> = 125°C
Pulsed drain current <sup>34</sup>	I <sub>D,pulse</sub>	—	—	23	A	T <sub>J</sub> = 25°C; I <sub>G</sub> = 10 mA
		—	—	14	A	T <sub>J</sub> = 125°C; I <sub>G</sub> = 10 mA
Gate current, continuous	I <sub>G, avg</sub>	—	—	7.7	mA	T <sub>J</sub> = -55 °C to 150 °C (see <a href="#">Figure 5</a> )
Gate current, pulsed	I <sub>G, pulse</sub>	—	—	770	mA	T <sub>J</sub> = -55 °C to 150 °C T <sub>pulse</sub> = 50 ns, f = 100kHz open drain (see <a href="#">Figure 5</a> )
Junction temperature	T <sub>J</sub>	- 55	—	150	°C	
Storage temperature	T <sub>S</sub>	- 55	—	150	°C	Max shelf life depends on storage conditions
Soldering temperature	T <sub>solder</sub>	—	—	260	°C	reflow/wave soldering <sup>5</sup>
ESD capability	V <sub>ESD_HBM</sub>	—	—	2	kV	Human Body Model <sup>6</sup>
	V <sub>ESD_CDM</sub>	—	—	1.0	kV	Charged Device Model <sup>7</sup>

<sup>1</sup> Acc to JEDEC-JEP180

<sup>2</sup> Limited by T<sub>jmax</sub>. Maximum Duty Cycle D=0.5 in the First-Quadrant Operation. Frequency > 1kHz

<sup>3</sup> Limits derived from product characterization and limited by T<sub>jmax</sub>, parameter not measured during production

<sup>4</sup> Parameter is influenced by reliability requirements. Please contact the local Infineon Sales Office to get an assessment of your application

<sup>5</sup> Acc. to JESD22A111

<sup>6</sup> Acc. to ANSI/ESDA/JEDEC JS-001

<sup>7</sup> Acc. to ANSI/ESDA/JEDEC JS-002

## 3.2 Thermal characteristics

**Table 4 Thermal characteristics**

Parameter	Symbol	Values			Unit	Note or Test Conditions
		Min.	Typ.	Max.		
Thermal resistance junction-case	$R_{thJC}$	—	—	2.3	°C/W	
Thermal resistance junction-ambient	$R_{thJA}$	—	45	—	°C/W	Device mounted on four-layer PCB with 600 mm <sup>2</sup> total cooling area

## 3.3 Electrical characteristics

at  $T_J = 25^\circ\text{C}$ , unless specified otherwise

**Table 5 Output characteristics GaN switches**

Parameter	Symbol	Values			Unit	Note or Test Conditions
		Min.	Typ.	Max.		
$R_{dson}$ high-side	$R_{dshs}$	—	140	170	mΩ	$I_G = 10\text{ mA}$ , $I_D = 3.1\text{ A}$ , $T_J = 25^\circ\text{C}$
		—	300	—	mΩ	$I_G = 10\text{ mA}$ , $I_D = 3.1\text{ A}$ , $T_J = 150^\circ\text{C}$
$R_{dson}$ low-side	$R_{dsls}$	—	140	170	mΩ	$I_G = 10\text{ mA}$ , $I_D = 3.1\text{ A}$ , $T_J = 25^\circ\text{C}$
		—	300	—	mΩ	$I_G = 10\text{ mA}$ , $I_D = 3.1\text{ A}$ , $T_J = 150^\circ\text{C}$
Drain-source leakage current	$I_{DSShs}$ , $I_{DSSls}$	—	0.39	39	μA	$V_{DS} = 600\text{ V}$ , $V_{GS} = 0\text{ V}$ , $T_J = 25^\circ\text{C}$
		—	7.8	—	μA	$V_{DS} = 600\text{ V}$ , $V_{GS} = 0\text{ V}$ , $T_J = 150^\circ\text{C}$
Total gate charge (per switch) <sup>1</sup>	$Q_G$	—	1.8	—	nC	$V_{GS} = 0\text{ to }3\text{ V}$ , $V_{DS} = 400\text{ V}$ , $I_D = 3.1\text{ A}$

**Table 6 Static characteristics GaN switches**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Gate threshold voltage	$V_{GS(th)}$	0.9 —	1.2 1.0	1.6 —	V	$I_{DS} = 1 \text{ mA}$ , $V_{DS} = 10 \text{ V}$ , $T_j = 25 \text{ °C}$ $I_{DS} = 1 \text{ mA}$ , $V_{DS} = 10 \text{ V}$ , $T_j = 150 \text{ °C}$
Gate-source reverse clamping voltage	$V_{GS, clamp}$	—	—	-8	V	$I_{GSS}^1 = -1 \text{ mA}$ , $T_j = 25 \text{ °C}$
Gate resistance	$R_{G,int}$	—	0.92	—	$\Omega$	LCR impedance measurement

**Table 7 Dynamic characteristics GaN switches**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Input capacitance	$C_{iss}$	—	155	—	pF	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 400 \text{ V}$ ; $f = 1 \text{ MHz}$
Output capacitance	$C_{oss}$	—	22	—	pF	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 400 \text{ V}$ ; $f = 1 \text{ MHz}$
Reverse transfer capacitance	$C_{rss}$	—	0.31	—	pF	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 400 \text{ V}$ ; $f = 1 \text{ MHz}$
Effective output capacitance, energy related <sup>2</sup>	$C_{o(er)}$	—	26	—	pF	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 0 \text{ to } 400 \text{ V}$
Effective output capacitance, time related <sup>3</sup>	$C_{o(tr)}$	—	35	—	pF	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 0 \text{ to } 400 \text{ V}$
Output charge	$Q_{oss}$	—	14	—	nC	$V_{DS} = 0 \text{ to } 400 \text{ V}$

<sup>1</sup> Gate-Source leakage current

<sup>2</sup>  $C_{o(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 400 V

<sup>3</sup>  $C_{o(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 400 V




Table 8 Reverse conduction characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Source-Drain reverse voltage	$V_{SD}$	—	2.2	2.5	V	$V_{GS} = 0V$ , $I_{SD} = 3.1\text{ A}$
Pulsed current, reverse	$I_{S,pulse}$	—	—	23	A	$I_G = 10\text{ mA}$
Reverse recovery charge	$Q_{rr}^1$	—	0	—	nC	$I_{SD} = 3.1\text{ A}$ , $V_{DS} = 400V$
Reverse recovery time	$t_{rr}$	—	0	—	ns	
Peak reverse recovery current	$I_{rrm}$	—	0	—	A	


<sup>1</sup> Excluding  $Q_{oss}$

## 4 Driving CoolGaN™ HEMTs

Although Gallium Nitride High Electron Mobility Transistors (GaN HEMTs) with ohmic connection to a pGaN gate are robust enhancement-mode (“normally-off”) devices, they differ significantly from MOSFETs. The gate module is not isolated from the channel, but behaves like a diode with a forward voltage  $V_F$  of 3 to 4 V. Equivalent circuit and typical gate input characteristic are given in **Figure 4**. In the steady “on” state a continuous gate current is required to achieve stable operating conditions. The switch is “normally-off”, but the threshold voltage  $V_{th}$  is rather low ( $\sim +1$  V). This is why in many applications a negative gate voltage  $-V_N$ , typically in the range of several Volts, is required to safely keep the switch “off” (**Figure 4b**).



**Figure 4** Equivalent circuit (a) and gate input characteristics (b) of typical normally-off GaN HEMT



**Figure 5** Gate current switching waveform


Obviously the transistor in **Figure 4** cannot be driven like a conventional MOSFET due to the need for a steady-state “on” current  $I_{ss}$  and a negative “off” voltage  $-V_N$ . While an  $I_{ss}$  of a few mA is sufficient, fast switching transients require gate charging currents  $I_{on}$  and  $I_{off}$  in the 1 A range. Typical gate current switching waveform is shown in **Figure 5**, where gate charging currents  $I_{on}$  and  $I_{off}$  are denoted as  $I_{G,pulse}$ , and gate holding current  $I_{ss}$  is denoted as  $I_G$ . To avoid a dedicated driver with 2 separate “on” paths and bipolar supply voltage, the solution depicted in **Figure 6** is usually chosen, combining a standard gate driver with a passive RC circuit to achieve the intended behavior. The high-current paths containing the small gate resistors  $R_{tr}$  and  $R_{off}$ , respectively, are connected to the gate via a coupling

capacitance  $C_C$ .  $C_C$  is chosen to have no significant effect on the dynamic gate currents  $I_{on}$  and  $I_{off}$ . In parallel to the high-current charging path the much larger resistor  $R_{ss}$  forms a direct gate connection to continuously deliver the small steady-state gate current  $I_{ss}$ . In addition,  $C_C$  can be used to generate a negative gate voltage. Obviously, in the “on”-state  $C_C$  is charged to the difference of driver supply  $V_{DD}$  and diode voltage  $V_F$ . When switching off, this charge is redistributed between  $C_C$  and  $C_{GS}$  and causes an initial negative  $V_{GS}$  of value:

$$V_N = \frac{C_C \cdot (V_{DD} - V_F) - Q_G}{C_C + C_{GS}} \quad (2)$$

with  $Q_G$  denoting the total gate charge  $Q_{GS} + Q_{GD}$ .  $V_N$  can thus be controlled by proper choice of  $V_{DD}$  and  $C_C$ . During the „off“ state the negative  $V_{GS}$  decreases, as  $C_C$  is discharged via  $R_{ss}$ . The associated time constant cannot be chosen independently, but is related to the steady-state current and is typically in the 1  $\mu s$  range. The negative gate voltage at the end of the “off” phase ( $V_{Nf}$  in **Figure 6b**) thus depends on the “off” duration. It lowers the effective driver voltage for the following switching-on event, resulting in a slight dependence of switching dynamics on frequency and duty cycle. However, in most applications the impact of this effect is negligible.

Another situation requires attention, too. If there is by any reason a longer period with both switches of a half-bridge in “off”-state (e.g. during system start-up, burst mode operation etc.), both capacitors  $C_C$  will be discharged. That means, for the first switching pulse after such an extended non-switching period no negative voltage is available. To avoid instabilities due to spurious turn-on effects in such a situation,  $C_C$  should be chosen to guarantee sufficient negative gate voltage during device turn-off.



**Figure 6** Equivalent circuit of GaN switch with RC gate drive (a) and gate-to-source voltage  $V_{GS}$  (b)

In the topology of **Figure 6** often a single resistor  $R_{tr}$  can be used for setting the maximum transient charging and discharging current. If this is not acceptable by any reason, an additional resistor  $R_{off}$  with series diode in parallel with  $R_{tr}$  can be used to realize independent gate impedances for the “on” and “off” transient, respectively.

All relevant driving parameters are easily programmable by choosing  $V_{DD}$ ,  $R_{ss}$ ,  $R_{tr}$ ,  $R_{off}$  and  $C_C$  according to the relations

$$V_N = \frac{C_C \cdot (V_{DD} - V_F) - Q_G}{C_C + C_{GS}} \quad (3)$$

$$I_{ss} = \frac{V_{DD} - V_F}{R_{ss}}, \quad I_{on,max} \sim \frac{V_{DD} - V_{Nf}}{R_{tr}}, \quad I_{off,max} \sim \frac{(V_{th} + V_N) \cdot (R_{off} + R_{tr})}{R_{off} \cdot R_{tr}}$$

The main guidelines for dimensioning gate drive parameters are as follows:


- $V_N$  must always be positive; a target value of 2 V in soft-switching and 4 V to 5 V in hard-switching systems is recommended

- A target value of  $I_{SS}$  is around few mA, a higher  $I_{SS}$  current normally comes with a higher drain-source saturation current.  $R_{SS}$  has to be chosen according to the desired output characteristics.
- $R_{tr}$  sets the transient speed for a hard switching “on” event. For soft switching systems  $R_{tr}$  is anyway uncritical.
- If a separate  $R_{off}$  is used, it should guarantee sufficient damping of oscillations in the gate loop.


For more information regarding how to drive GaN HEMT refer to [Gate drive configurations for GaN power transistors](#).

## 5 Typical characteristics


The following graphs refer to a single GaN switch.




**Figure 7** Typical output characteristics




**Figure 8** Typical drain-source on-resistance




**Figure 9** Typical gate characteristics forward and reverse




**Figure 10** Output characteristic  $I_{ds}$  ( $V_{ds}$ ) in normal and reverse operation (parameter  $V_{gs}$ )



**Figure 11 Safe Operating Area (SOA)**



**Figure 12 Terminal capacitances and output charge (single switch)**



**Figure 13** Typical output energy (single switch)



## 6 Package information




Figure 14 QFN-32 6x8 package outline and footprint

## 7 Layout guidelines

Figure 15 shows the complete circuitry required. The suggested arrangement of the components around the chipset on the PCB is depicted in Figure 16.




Figure 15 CoolGaN™ Transistor Dual driving circuitry with external passive components




Figure 16 Reference PCB layout

Top and bottom layer of the PCB are shown above. The following layout recommendations should be considered:

1. On the exposed pads' landing area, place vias with 0.3mm hole size with <0.7mm space (center to center).
2. Use solder mask expansion of 0.05 ~ 0.075mm for the chipset footprint pins and pads.
3. Place and align the GND trace (PGND node for power return) beneath the DC bus trace on the top layer to minimize the inductance loop in the power path.
4. For the low voltage controller reference (DGND) on the PGND trace select a location free of any switching current to avoid switching-induced noise in DGND (do not connect the DGND trace to any trace which connects the bypass cap to GaN power loop).

## 8 Appendix

- I. PCB footprint and Altium file for the reference PCB design can be found in the [CoolGaN™ Half-bridge IPS](#) webpage (evaluation board registration is needed to access the design files)
- II. Related Links
  - IFX CoolGaN™ webpage: [www.infineon.com/why-coolgan](http://www.infineon.com/why-coolgan)
  - IFX CoolGaN™ reliability white paper: [www.infineon.com/gan-reliability](http://www.infineon.com/gan-reliability)
  - IFX CoolGaN™ applications information:
    - [www.infineon.com/gan-in-server-telecom](http://www.infineon.com/gan-in-server-telecom)
    - [www.infineon.com/gan-in-wirelesscharging](http://www.infineon.com/gan-in-wirelesscharging)
    - [www.infineon.com/gan-in-adapter-charger](http://www.infineon.com/gan-in-adapter-charger)

## Revision history

Document version	Date of release	Description of changes
V1.0	2025-01-31	First final datasheet release

#### **Other Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

#### **We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: [erratum@infineon.com](mailto:erratum@infineon.com)

#### **Published by**

**Infineon Technologies AG**

**81726 München, Germany**

**© 2025 Infineon Technologies AG**

**All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems reintended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.