

USB 2.0 Hi-Speed 4-Port Hub Controller

Highlights

- 4-Port USB 2.0 Hi-Speed Hub Controller ideal for Thunderbolt applications
 - 2 mode options available:
 - 1x4 mode (Host Swapping) 1 upstream port, 4 downstream ports
 - 2x3 mode (Host Sharing) 2 upstream ports*, 3 downstream ports.
 - *Only 1 upstream port active at a time
- USB-IF Battery Charger revision 1.2 support on up & downstream ports (DCP, CDP, SDP)
- Battery charging support for Apple[®] devices
- FlexConnect: Downstream port 1 able to swap with upstream port, allowing host capable devices to control other devices on the hub
- USB to I²C bridge endpoint support
- · USB Link Power Management (LPM) support
- · Vendor Specific Messaging (VSM) support
- Enhanced OEM configuration options available through OTP or SMBus Device Port
- 36-pin (6x6mm) SQFN, RoHS compliant package
- · Footprint compatible with USB2514B

Target Applications

- · Thunderbolt docks and monitors
- · LCD monitors and TVs
- · Multi-function USB peripherals
- · PC mother boards
- · Embedded systems

Additional Features

- MultiTRAK[™]
 - Dedicated Transaction Translator per port
- PortSwap
 - Configurable differential intra-pair signal swapping
- PHYBoost[™]
 - Programmable USB transceiver drive strength for recovering signal integrity
- VariSense[™]
 - Programmable USB receiver sensitivity
- · Low power operation
- Full Power Management with individual or ganged power control of each downstream port
- Built-in Self-Powered or Bus-Powered internal default settings provide flexibility in the quantity of USB expansion ports utilized without redesign
- · Supports "Quad Page" configuration OTP flash
 - Four consecutive 200 byte configuration pages
- Fully integrated USB termination and Pull-up/Pulldown resistors
- On-chip Power On Reset (POR)
- · Internal 3.3V and 1.2V voltage regulators
- On Board 24MHz Crystal Driver, Resonator, or External 24MHz clock input
- Environmental
 - Commercial temperature range support (0°C to 70°C)
 - Industrial temperature range support (-40°C to 85°C)

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

| 1.0 Introduction | 4 |
|---|----|
| 2.0 Acronyms and Definitions 3.0 Pin Descriptions | 6 |
| 3.0 Pin Descriptions | 7 |
| 4.0 Power Connections | 14 |
| 5.0 Modes of Operation | |
| 5.0 Modes of Operation | 19 |
| 7.0 Device Interfaces | 23 |
| 8.0 Functional Descriptions | 25 |
| 9.0 Operational Characteristics | 29 |
| 9.0 Operational Characteristics | 35 |
| Appendix A. Data sheet Revision History | 37 |
| Appendix A. Data sheet Revision History The Microchip Web Site | 38 |
| Customer Change Notification Service | |
| Customer Support | 38 |
| Product Identification System | |

1.0 INTRODUCTION

The USB2534D is a low-power, OEM configurable, MTT (Multi-Transaction Translator) USB 2.0 hub controller with 4 downstream ports and advanced features for embedded USB applications. The USB2534D is fully compliant with the USB 2.0 Specification, USB 2.0 Link Power Management Addendum and will attach to an upstream port as a Full-Speed hub or as a Full-/Hi-Speed hub. The 4-port hub supports Low-Speed, Full-Speed, and Hi-Speed (if operating as a Hi-Speed hub) downstream devices on all of the enabled downstream ports.

The USB2534D has been specifically optimized for embedded systems where high performance, and minimal BOM costs are critical design requirements. Standby mode power has been minimized and reference clock inputs can be aligned to the customer's specific application. Additionally, all required resistors on the USB ports are integrated into the hub, including all series termination and pull-up/pull-down resistors on the D+ and D- pins.

The USB2534D supports both upstream battery charger detection and downstream battery charging. The USB2534D integrated battery charger detection circuitry supports the USB-IF Battery Charging (BC1.2) detection method and most Apple devices. These circuits are used to detect the attachment and type of a USB charger and provide an interrupt output to indicate charger information is available to be read from the device's status registers via the serial interface. The USB2534D provides the battery charging handshake and supports the following USB-IF BC1.2 charging profiles:

- DCP: Dedicated Charging Port (Power brick with no data)
- · CDP: Charging Downstream Port (1.5A with data)
- · SDP: Standard Downstream Port (0.5A with data)
- · Custom profiles loaded via SMBus or OTP

The USB2534D provides an additional USB endpoint dedicated for use as a USB to I²C interface, allowing external circuits or devices to be monitored, controlled, or configured via the USB interface. Additionally, the USB2534D includes many powerful and unique features such as:

FlexConnect, providing flexible connectivity options. For FlexConnect applications, the USB2534D implements dual mode functionality. In 1x4 mode, the hub operates in a traditional 5-port hub with a configuration of 1 upstream port and 4 downstream ports with no FlexConnect capability. 2x3 mode (Host sharing) enables the hub to support 2 possible upstream host ports sharing access to the 3 remaining downstream ports. Only 1 upstream port can be active at a time. The active host port is selected with the **FLEX_IN** pin. The 2x3 mode is most commonly seen in Thunderbolt applications.


FlexConnect can be enabled in two ways, via register control bits or a physical input control pin.

Note 1-1 SMBus control is possible with USB2534D devices, but not recommended. Please contact your local technical sales support to discuss further.

MultiTRAK[™] **Technology**, which utilizes a dedicated Transaction Translator (TT) per port to maintain consistent full-speed data throughput regardless of the number of active downstream connections. MultiTRAKTM outperforms conventional USB 2.0 hubs with a single TT in USB full-speed data transfers.

PortSwap, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB.

PHYBoost, which provides programmable levels of Hi-Speed USB signal drive strength in the downstream port transceivers. PHYBoost attempts to restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration.




VariSense, which controls the USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.

The USB2534D is available in commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature range versions.

1.1 Block Diagram

Figure 1-1 details the internal block diagram of the USB2534D.

FIGURE 1-1: SYSTEM BLOCK DIAGRAM



2.0 ACRONYMS AND DEFINITIONS

2.1 Acronyms

EOP: End of PacketEP: EndpointFS: Full-Speed

GPIO: General Purpose I/O (that is input/output to/from the device)

HS: Hi-Speed

HSOS: High Speed Over Sampling I²C: Inter-Integrated Circuit

LS: Low-Speed

OTP: One Time ProgrammablePCB: Printed Circuit BoardPCS: Physical Coding Sublayer

PHY: Physical Layer


SMBus: System Management Bus **UUID:** Universally Unique IDentification

2.2 Reference Documents

- 1. UNICODE UTF-16LE For String Descriptors USB Engineering Change Notice, December 29th, 2004, http://www.usb.org
- 2. Universal Serial Bus Specification, Revision 2.0, April 27th, 2000, http://www.usb.org
- 3. Battery Charging Specification, Revision 1.2, Dec. 07, 2010, http://www.usb.org
- 4. *I*²*C-Bus Specification*, Version 1.1, http://www.nxp.com
- 5. System Management Bus Specification, Version 1.0, http://smbus.org/specs

3.0 PIN DESCRIPTIONS

FIGURE 3-1: 36-SQFN PIN ASSIGNMENTS



3.1 Pin Descriptions

This section provides a detailed description of each pin. The signals are arranged in functional groups according to their associated interface.

The "_N" symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. For example, RESET_N indicates that the reset signal is active low. When "_N" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

Note: The buffer type for each signal is indicated in the BUFFER TYPE column of Table 3-1. A description of the buffer types is provided in Section 3.3.

TABLE 3-1: PIN DESCRIPTIONS

| IADLL 0-1. | ABLE 3-1: PIN DESCRIPTIONS | | | |
|------------|---------------------------------------|----------------|----------------|--|
| Num Pins | Name | Symbol | Buffer Type | Description |
| | | USB/F | ISIC INTER | FACES |
| 1 | Upstream USB D+ (Flex Port 0) | FLEX_USBUP_DP | AIO | Upstream USB Port 0 D+ data signal. Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals. |
| 1 | Upstream USB D- (Flex Port 0) | FLEX_USBUP_DM | AIO | Upstream USB Port 0 D- data signal. Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals. |
| 1 | Downstream USB D+ (Swap Port 1) | SWAP_USBDN1_DP | AIO | Downstream USB Port 1 D+ data signal. Note: The downstream Port 1 signals can be optionally swapped with the upstream Port 0 signals. |
| 1 | Downstream USB D- (Swap Port 1) | SWAP_USBDN1_DM | AIO | Downstream USB Port 1 D- data signal. Note: The downstream Port 1 signals can be optionally swapped with the upstream Port 0 signals. |
| 1 | Downstream USB D+ (Port 2) | USBDN2_DP | AIO | Downstream USB Port 2 D+ data signal. |
| 1 | Downstream USB D- (Port 2) | USBDN2_DM | AIO | Downstream USB Port 2 D- data signal. |
| 1 | Downstream USB D+ (Port 3) | USBDN3_DP | AIO | Downstream USB Port 3 D+ data signal. |
| 1 | Downstream USB D- (Port 3) | USBDN3_DM | AIO | Downstream USB Port 3 D- data signal. |
| 1 | Downstream USB D+ (Port 4) | USBDN4_DP | AIO | Downstream USB Port 4 D+ data signal. |
| 1 | Downstream USB D- (Port 4) | USBDN4_DM | AIO | Downstream USB Port 4 D- data signal. |

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

| IABLE 3-1: | | PHONS (CONTIL | Buffer | | | |
|------------|--|---------------|------------|---|--|--|
| Num Pins | Name | Symbol | Туре | Description | | |
| | I ² C/SMBUS INTERFACE | | | | | |
| | I ² C Serial Clock Input | SCL | I_SMB | I ² C serial clock input Note: If unused, this pin should be pulled- | | |
| 1 | OMP OL I | ONADOLIC | LOND | down to ground via a 100k Ω resistor. | | |
| | SMBus Clock | SMBCLK | I_SMB | SMBus serial clock input | | |
| | | | | Note: If unused, this pin should be pulled-down to ground via a 100kΩ resistor. | | |
| | I ² C Serial Data | SDA | IS/OD8 | I ² C bidirectional serial data | | |
| 1 | SMBus Serial Data | SMBDATA | IS/OD8 | SMBus bidirectional serial data | | |
| | | | MISC. | | | |
| 1 | Port 1 Over- Current Sense Input | OCS1_N | IS (PU) | This active-low signal is input from an external current monitor to indicate an over-current condition on USB Port 1. | | |
| 1 | Port 2 Over- Current Sense Input | OCS2_N | IS (PU) | This active-low signal is input from an external current monitor to indicate an over-current condition on USB Port 2. | | |
| | UART Receive | UART_RX | IS | Internal UART receive input | | |
| 1 | Input | | | Note: This is a 3.3V signal. For RS232 operation, an external 12V translator is required. | | |
| | Port 3 Over- Current Sense Input | OCS3_N | IS (PU) | This active-low signal is input from an external current monitor to indicate an over-current condition on USB Port 3. | | |
| | UART Transmit | UART_TX | O8 | Internal UART transmit output | | |
| 1 | Output | | | Note: This is a 3.3V signal. For RS232 operation, an external 12V driver is required. | | |
| · | Port 4 Over- Current Sense Input | OCS4_N | IS (PU) | This active-low signal is input from an external current monitor to indicate an over-current condition on USB Port 4. | | |
| | System Reset Input | RESET_N | I_RST | This active-low signal allows external hardware to reset the device. | | |
| 1 | | | | Note: The active-low pulse must be at least 5us wide. Refer to Section 8.3.2, "External Chip Reset (RESET_N)," on page 28 for additional information. | | |
| | Crystal Input | XTAL1 | ICLK | External 24 MHz crystal input | | |
| 1 | Reference Clock Input | REFCLK | ICLK | Reference clock input. The device may be alternatively driven by a single-ended clock oscillator. When this method is used, XTAL2 should be left unconnected. | | |
| 1 | Crystal Output | XTAL2 | OCLK | External 24 MHz crystal output | | |
| 1 | External USB Transceiver Bias Resistor | RBIAS | Al | A 12.0k Ω (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings. | | |

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

| IABLE 3-1: | | | | |
|------------|--|----------|----------------|---|
| Num Pins | Name | Symbol | Buffer Type | Description |
| 1 | Flex In | FLEX_IN | IS | Controls the state of FlexConnect: 0 = Port 0 is the upstream facing port (Port 1 is a downstream facing port) 1 = Port 1 is the upstream facing port (Port 0 becomes downstream facing port 1) Note: In 2x3 Mode downstream Port 1 / Port 0 |
| | | | | will be disabled and shall never operate as a downstream facing port within the application. |
| | Detect | VBUS_DET | IS | Detects state of upstream bus power. |
| | Upstream VBUS Power | | | When designing a detachable hub, this pin must be connected to the VBUS power pin of the upstream USB port through a resistor divider (50k Ω by 100k Ω) to provide 3.3V. |
| 1 | | | | For self-powered applications with a permanently attached host, this pin must be connected to either 3.3V or 5.0V through a resistor divider to provide 3.3V. |
| | | | | In embedded applications, VBUS_DET may be controlled (toggled) when the host desires to renegotiate a connection without requiring a full reset of the device. |
| | Mode Selection Configuration | MODE_SEL | IS | Selects hub operation mode. |
| 1 | Strap | | | 0 = 1x4 Mode: Hub operates in a 1 upstream, 4 downstream port configuration. 1 = 2x3 Mode: Hub operates in a 2 upstream, 3 downstream port configuration. |
| | | | | See Note 3-1 for more information on configuration straps. |
| 1 | Test Pin | TEST | IS | For proper operation, this pin should be pulled-down to ground via a $100k\Omega$ resistor. |
| | Port 1 Power Output | PRTPWR1 | O8 | Enables power to a downstream USB device attached to Port 1. |
| | | | | 0 = Power disabled on downstream Port 1 1 = Power enabled on downstream Port 1 |
| | Port 1 Control | PRTCTL1 | OD8/IS (PU) | When configured as PRTCTL1, this pin functions as both the Port 1 power enable output (PRTPWR1) and the Port 1 over-current sense input (OCS1_N). Refer to the PRTPWR1 and OCS1_N descriptions for additional information. |
| 1 | Port 1 Battery Charging Configuration Strap | BC EN1 | IS | This strap is used to indicate support of the battery charging protocol on Port 1. Enabling battery charging support allows a device on the port to draw currents per the USB battery charging specification. |
| | | | | 0 = Battery charging is not supported on Port 1 1 = Battery charging is supported on Port 1 |
| | | | | See Note 3-1 for more information on configuration straps. |

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

| Num Pins | Name | Symbol | Buffer Type | Description |
|----------|--|---------|----------------|--|
| | Port 2 Power Output | PRTPWR2 | O8 | Enables power to a downstream USB device attached to Port 2. |
| | | | | 0 = Power disabled on downstream Port 2 1 = Power enabled on downstream Port 2 |
| | Port 2 Control | PRTCTL2 | OD8/IS (PU) | When configured as PRTCTL2, this pin functions as both the Port 2 power enable output (PRTPWR2) and the Port 2 over-current sense input (OCS2_N). Refer to the PRTPWR2 and OCS2_N descriptions for additional information. |
| 1 | Port 2 Battery Charging Configuration Strap | BC_EN2 | IS | This strap is used to indicate support of the battery charging protocol on Port 2. Enabling battery charging support allows a device on the port to draw currents per the USB battery charging specification. |
| | | | | 0 = Battery charging is not supported on Port 2 1 = Battery charging is supported on Port 2 |
| | | | | See Note 3-1 for more information on configuration straps. |
| | Port 3 Power Output | PRTPWR3 | O8 | Enables power to a downstream USB device attached to Port 3. |
| | | | | 0 = Power disabled on downstream Port 3 1 = Power enabled on downstream Port 3 |
| | Port 3 Control | PRTCTL3 | OD8/IS (PU) | When configured as PRTCTL3, this pin functions as both the Port 3 power enable output (PRTPWR3) and the Port 3 over-current sense input (OCS3_N). Refer to the PRTPWR3 and OCS3_N descriptions for additional information. |
| 1 | Port 3 Battery Charging Configuration Strap | BC EN3 | IS | This strap is used to indicate support of the battery charging protocol on Port 3. Enabling battery charging support allows a device on the port to draw currents per the USB battery charging specification. |
| | | | | 0 = Battery charging is not supported on Port 3 1 = Battery charging is supported on Port 3 |
| | | | | See Note 3-1 for more information on configuration straps. |
| | Port 4 Power Output | PRTPWR4 | O8 | Enables power to a downstream USB device attached to Port 4. |
| | | | | 0 = Power disabled on downstream Port 4 1 = Power enabled on downstream Port 4 |
| | Port 4 Control | PRTCTL4 | OD8/IS (PU) | When configured as PRTCTL4, this pin functions as both the Port 4 power enable output (PRTPWR4) and the Port 4 over-current sense input (OCS4_N). Refer to the PRTPWR4 and OCS4_N descriptions for additional information. |
| 1 | Port 4 Battery Charging Configuration Strap | BC_EN4 | IS | This strap is used to indicate support of the battery charging protocol on Port 4. Enabling battery charging support allows a device on the port to draw currents per the USB battery charging specification. |
| | | | | 0 = Battery charging is not supported on Port 4 1 = Battery charging is supported on Port 4 |
| | | | | See Note 3-1 for more information on configuration straps. |

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

| Num Pins | Name | Symbol | Buffer Type | Description |
|--|------------------------------|---------|----------------|--|
| 2 | No Connect | NC | - | These pins must be left floating for normal device operation. |
| | | | POWER | |
| 3 | +3.3V Analog Power Supply | VDDA33 | Р | +3.3V analog power supply. Refer to Section 4.0, "Power Connections," on page 14 for power connection information. |
| 2 | +3.3V Power Supply | VDD33 | Р | +3.3V power supply. These pins must be connected to VDDA33. Refer to Section 4.0, "Power Connections," on page 14 for power connection information. |
| 1 | +1.2V Core Power Supply | VDDCR12 | Р | +1.2V core power supply. A 1.0 μ F (<1 Ω ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the device. Refer to Section 4.0, "Power Connections," on page 14 for power connection information. |
| Exposed Pad on package bottom (Figure 3-1) | Ground | VSS | Р | Common ground. This exposed pad must be connected to the ground plane with a via array. |

Note 3-1 Configuration strap values are latched on Power-On Reset (POR) and the rising edge of RESET_N (external chip reset). Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. Refer to Section 6.3, "Device Configuration Straps," on page 21 for additional information.

3.2 Pin Assignments

TABLE 3-2: 36-SQFN PACKAGE PIN ASSIGNMENTS

| Pin Num | Pin Name | Pin Num | Pin Name |
|---------|-----------------------------------|---------|--------------------------------|
| 1 | SWAP_USBDN1_DM | 19 | UART_RX/OCS3_N |
| 2 | SWAP_USBDN1_DP | 20 | PRTPWR4/PRTCTL4/ <u>BC_EN4</u> |
| 3 | USBDN2_DM | 21 | UART_TX/OCS4_N |
| 4 | USBDN2_DP | 22 | SDA/SMBDATA |
| 5 | NC | 23 | VDD33 |
| 6 | USBDN3_DM | 24 | SCL/SMBCLK |
| 7 | USBDN3_DP | 25 | TEST |
| 8 | USBDN4_DM | 26 | RESET_N |
| 9 | USBDN4_DP | 27 | VBUS_DET |
| 10 | VDDA33 | 28 | MODE_SEL |
| 11 | FLEX_IN | 29 | VDDA33 |
| 12 | PRTPWR1/PRTCTL1/BC_EN1 | 30 | FLEX_USBUP_DM |
| 13 | OCS1_N | 31 | FLEX_USBUP_DP |
| 14 | VDDCR12 | 32 | XTAL2 |
| 15 | VDD33 | 33 | XTAL1/REFCLK |
| 16 | PRTPWR2/PRTCTL2/BC_EN2 (Note 3-2) | 34 | NC |
| 17 | OCS2_N | 35 | RBIAS |
| 18 | PRTPWR3/PRTCTL3/BC_EN3 | 36 | VDDA33 |

Note 3-2 Second option for FLEX_IN pin assignment, enabled though configuration

3.3 Buffer Type Descriptions

TABLE 3-3: BUFFER TYPES

| Buffer Type | Description |
|-------------|--|
| IS | Schmitt-triggered input |
| I_RST | Reset Input |
| I_SMB | I ² C/SMBus Clock Input |
| O8 | Output with 8 mA sink and 8 mA source |
| OD8 | Open-drain output with 8 mA sink |
| OD12 | Open-drain output with 12 mA sink |
| PU | 50 μA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled. |
| | Note: Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added. |
| PD | 50 μA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled. |
| | Note: Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added. |
| AIO | Analog bi-directional |
| ICLK | Crystal oscillator input pin |
| OCLK | Crystal oscillator output pin |
| Р | Power pin |

4.0 POWER CONNECTIONS


4.1 Integrated Power Regulators

The integrated 3.3V and 1.2V power regulators allow the device to be supplied via a single 3.3V external power supply. The regulators are controlled by RESET_N. When RESET_N is brought high, the 3.3V regulator will turn on. When RESET_N is brought low the 3.3V regulator will turn off.

4.2 Power Connection Diagram

Figure 4-1 illustrates the power connections for the USB2534D.

FIGURE 4-1: POWER CONNECTIONS



5.0 MODES OF OPERATION

The device provides two main modes of operation: Standby Mode and Hub Mode. The operating mode of the device is selected by setting values on primary inputs according to the table below.

TABLE 5-1: CONTROLLING MODES OF OPERATION

| RESET_N Input | Resulting Mode | Summary |
|------------------|-------------------|---|
| 0 | Standby | Lowest Power Mode : No functions are active other than monitoring the RESET_N input. All port interfaces are high impedance. All regulators are powered off. |
| 1 | Hub | Full Feature Mode : Device operates as a configurable USB hub with battery charger detection. Power consumption is based on the number of active ports, their speed, and amount of data transferred. |

Note: Refer to Section 8.3.2, "External Chip Reset (RESET_N)," on page 28 for additional information on RESET_N.

The flowchart in Figure 5-1 shows the modes of operation. It also shows how the device traverses through the Hub mode stages (shown in bold.) The flow of control is dictated by control register bits shown in italics as well as other events such as availability of a reference clock. The remaining sections in this chapter provide more detail on each stage and mode of operation.




FIGURE 5-1: HUB OPERATIONAL MODE FLOWCHART

5.1 Boot Sequence

5.1.1 STANDBY MODE

If the external hardware reset is asserted, the hub will be in Standby Mode. This mode provides a very low power state for maximum power efficiency when no signaling is required. This is the lowest power state. In Standby Mode all internal regulators are powered off, the PLL is not running, and core logic is powered down in order to minimize power consumption. Because core logic is powered off, no configuration settings are retained in this mode and must be re-initialized after RESET_N is negated high.

5.1.2 HARDWARE INITIALIZATION STAGE (HW INIT)

The first stage is the initialization stage and occurs on the negation of RESET_N. In this stage the 1.2V regulator is enabled and stabilizes, internal logic is reset, and the PLL locks if a valid REFCLK is supplied. Configuration registers are initialized to their default state and strap input values are latched. The device will complete initialization and automatically enter the next stage. Because the digital logic within the device is not yet stable, no communication with the device using the SMBus is possible. Configuration registers are initialized to their default state.

If there is a REFCLK present, the next state is SW_INIT.

5.1.3 SOFTWARE INITIALIZATION STAGE (SW_INIT)

Once the hardware is initialized, the firmware can begin to execute from the internal ROM. The firmware checks for the presence of an external I²C/SMBus. It does this by asserting two pull down resistors on the data and clock lines of the bus. The pull downs are typically 50Kohm. If there are 10Kohm pull-ups present, the device becomes aware of the presence of an external SMBus/I²C bus. If a bus is detected, the firmware transitions to the SOC_CFG state.

5.1.4 SOC CONFIGURATION STAGE (SOC CFG)

In this stage, the SOC may modify any of the default configuration settings specified in the integrated ROM such as USB device descriptors, or port electrical settings, and control features such as upstream battery charging detection.

There is no time limit. In this stage the firmware will wait indefinitely for the SMBus/I²C configuration. When the SOC has completed configuring the device, it must write to register 0xFF to end the configuration.

Note: This state will only be entered upon the first POR.

5.1.5 CONFIGURATION STAGE (CONFIG)

Once the SOC has indicated that it is done with configuration, then all the configuration data is combined. The default data, the SOC configuration data, the OTP data are all combined in the firmware and device is programmed.

After the device is fully configured, it will go idle and then into suspend if there is no VBUS or Hub.Connect present. Once VBUS is present, and upstream battery charging is enabled, the device will transition to the Battery Charger Detection Stage (CHGDET). If VBUS is present, and upstream battery charging is not enabled, the device will transitions to the Connect (Hub.Connect) stage.

5.1.6 BATTERY CHARGER DETECTION STAGE (CHGDET)

After configuration, if enabled, the device enters the Battery Charger Detection Stage. If the battery charger detection feature was disabled during the CONFIG stage, the device will immediately transition to the Hub Connect (Hub.Connect) stage. If the battery charger detection feature remains enabled, the battery charger detection sequence is started automatically.

If the charger detection remains enabled, the device will transition to the Hub.Connect stage if using the hardware detection mechanism.

5.1.7 HUB CONNECT STAGE (HUB.CONNECT)

Once the CHGDET stage is completed, the device enters the Hub.Connect stage.

5.1.8 NORMAL MODE

Lastly the SOC enters the Normal Mode of operation. In this stage, full USB operation is supported under control of the USB Host on the upstream port. The device will remain in the normal mode until the operating mode is changed by the system.

USB2534D

If RESET_N is asserted low, then Standby Mode is entered. The device may then be placed into any of the designated Hub stages. Asserting the soft disconnect on the upstream port will cause the Hub to return to the Hub.Connect stage until the soft disconnect is negated.

To save power, communication over the SMBus is not supported while in USB Suspend. The system can prevent the device from going to sleep by asserting the ClkSusp control bit of the Configure Portable Hub Register anytime before entering USB Suspend. While the device is kept awake during USB Suspend, it will provide the SMBus functionality at the expense of not meeting USB requirements for average suspend current consumption.

6.0 DEVICE CONFIGURATION

The device supports a large number of features (some mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. The hub can be configured either internally or externally depending on the implemented interface.

Microchip provides a comprehensive software programming tool, MPLAB Connect, for configuring the USB2534D functions, registers and OTP memory. All configuration is to be performed via the MPLAB Connect programming tool. For additional information on the MPLAB Connect programming tool, contact your local Microchip sales representative.

6.1 Configuration Method Selection

The SDA and SDL pins are used to determine the hub configuration method, as shown in Table 6-1. The software reads the SDA and SDL pins and configures the system appropriately.

TABLE 6-1: HUB CONFIGURATION SELECTION

| SDA | SCL | Description |
|-----|-----|--|
| Х | Х | Configuration is based strap options and internal OTP settings. This configuration sets the device Self powered operation. |
| 1 | 1 | Firmware must wait for configuration from an SMBus Host. Configuration is controlled by SMBus Host and OTP settings. Strap options are disabled. |

Note: Refer to Section 7.0, "Device Interfaces," on page 23 for detailed information on each device configuration interface.

6.2 Customer Accessible Functions

The following USB or SMBus accessible functions are available to the customer via the MPLAB Connect Programming Tool.

Note: For additional programming details, refer to the MPLAB Connect Programming Tool User Manual.

6.2.1 USB ACCESSIBLE FUNCTIONS

6.2.1.1 VSM commands over USB

By default, Vendor Specific Messaging (VSM) commands to the hub are enabled. The supported commands are:

- · Enable Embedded Controller
- · Disable Embedded Controller
- · Enable Special Resume
- · Disable Special Resume
- · Reset Hub

6.2.1.2 I²C Host Access over USB

Access to I^2C devices is performed as a pass-through operation from the USB Host. The device firmware has no knowledge of the operation of the attached I^2C device. The supported commands are:

- Enable I²C pass through mode
- Disable I²C pass through mode
- I²C write
- I²C read
- Send I²C start
- Send I²C stop

6.2.1.3 OTP Access over USB

The OTP ROM in the device is accessible via the USB bus. All OTP parameters can modified via the USB Host. The OTP operates in Single Ended mode. The supported commands are:

- · Enable OTP reset
- · Set OTP operating mode
- · Set OTP read mode
- Program OTP
- · Get OTP status
- · Program OTP control parameters

6.2.1.4 Battery Charging Access over USB

The Battery charging behavior of the device can be dynamically changed by the USB Host when something other than the preprogrammed or OTP programmed behavior is desired. The supported commands are:

- · Enable/Disable battery charging
- · Upstream battery charging mode control
- · Downstream battery charging mode control
- · Battery charging timing parameters
- · Download custom battery charging algorithm

6.2.1.5 Other Embedded Controller functions over USB

The following miscellaneous functions may be configured via USB:

- Enable/Disable Embedded controller enumeration
- · Program Configuration parameters.
- · Program descriptor fields:
 - Language ID
 - Manufacturer string
 - Product string
 - idVendor
 - idProduct
 - bcdDevice

6.2.2 SMBUS ACCESSIBLE FUNCTIONS

6.2.2.1 OTP Access over SMBus

The device's OTP ROM is accessible over SMBus. All OTP parameters can modified via the SMbus Host. The OTP can be programmed to operate in Single-Ended, Differential, Redundant, or Differential Redundant mode, depending on the level of reliability required. The supported commands are:

- · Enable OTP reset
- · Set OTP operating mode
- · Set OTP read mode
- Program OTP
- · Get OTP Status
- · Program OTP control parameters

6.2.2.2 Configuration Access over SMBus

The following functions are available over SMBus prior to the hub attaching to the USB host:

- · Program Configuration parameters
- · Program descriptor fields:
 - Language ID
 - Manufacturer string
 - Product string

- idVendor
- idProduct
- bcdDevice
- · Program Control Register

6.2.2.3 Register Access over SMBus

After the attach command, a subset of registers are available, including:

UUID

6.3 Device Configuration Straps

Configuration straps are multi-function pins that are driven as outputs during normal operation. During a Power-On Reset (POR) or an External Chip Reset (RESET_N), these outputs are tri-stated. The high or low state of the signal is latched following de-assertion of the reset and is used to determine the default configuration of a particular feature. Configuration straps are latched as a result of a Power-On Reset (POR) or a External Chip Reset (RESET_N). Configuration strap signals are noted in Section 3.0, "Pin Descriptions," on page 7 and are identified by an underlined symbol name. The following sub-sections detail the various configuration straps.

Configuration straps include internal resistors in order to prevent the signal from floating when unconnected. If a particular configuration strap is connected to a load, an external pull-up or pull-down should be used to augment the internal resistor to ensure that it reaches the required voltage level prior to latching. The internal resistor can also be overridden by the addition of an external resistor.

Note:

- The system designer must ensure that configuration straps meet the timing requirements specified in Section 9.6.2, "Reset and Configuration Strap Timing," on page 32 and Section 9.6.1, "Power-On Configuration Strap Valid Timing," on page 32. If configuration straps are not at the correct voltage level prior to being latched, the device may capture incorrect strap values.
- Configuration straps must never be driven as inputs. If required, configuration straps can be augmented, or overridden with external resistors.

6.3.1 MODE SELECTION (MODE SEL)

The <u>MODE_SEL</u> configuration strap is sampled at RESET_N negation to determine the device's mode of operation, 1x4 Mode or 2x3 Mode, as follows:

TABLE 6-2: MODE SEL CONFIGURATION DEFINITIONS

| MODE_SEL | Definition |
|----------|---|
| 0 | 1x4 Mode: Hub operates in a 1 upstream, 4 downstream port configuration. |
| 1 | 2x3 Mode: Hub operates in a 2 upstream, 3 downstream port configuration. |

6.3.1.1 1x4 Mode

In this mode, the hub can operate as a standard 4-port hub device by adding a weak pull-down to the FLEX_IN pin. Alternatively, when using the FLEX_IN pin, the hub operates with two possible upstream ports and four downstream ports. The FLEX_IN pin controls which port is the upstream port (Port 0 or Port 1).

TABLE 6-3: 1X4 MODE CONFIGURATION

| FLEX_IN STATE | Port 0 | Port 1 | Ports 2-4 |
|---------------|--|--------------------------|---|
| 0 | Upstream Port | Standard Downstream Port | Standard Downstream Ports Port 2 remapped to Logical Port 1 Port 3 remapped to Logical Port 2 Port 4 remapped to Logical Port 3 |
| 1 | Downstream Port Note: When flexed, OCS will not operate on this downstream port. | Upstream Port | Standard Downstream Ports Port 2 remapped to Logical Port 1 Port 3 remapped to Logical Port 2 Port 4 remapped to Logical Port 3 |

6.3.1.2 2x3 Mode

In this mode, the hub operates as with 2 possible upstream ports and 3 downstream ports. The FLEX_IN pin controls which port is the upstream port (Port 0 or Port1):

TABLE 6-4: 2X3 MODE CONFIGURATION

| FLEX_IN STATE | Port 0 | Port 1 | Ports 2-4 |
|---------------|---------------------------|---------------------------|---|
| 0 | Upstream Port | Not used, Port 1 disabled | Standard Downstream Ports Port 2 remapped to Logical Port 1 Port 3 remapped to Logical Port 2 Port 4 remapped to Logical Port 3 |
| 1 | Not used, Port 0 disabled | Upstream Port | Standard Downstream Ports Port 2 remapped to Logical Port 1 Port 3 remapped to Logical Port 2 Port 4 remapped to Logical Port 3 |

6.3.2 DOWNSTREAM BATTERY CHARGING ENABLE (BC EN[4:1])

The battery charging enable configuration straps are used to enable battery charging on the corresponding downstream port. For example, if <u>BC_EN1</u> is driven high during the configuration strap latching time, downstream port 1 will indicate support of battery charging. Refer to Section 8.1.2, "Downstream Battery Charging," on page 26 for additional information on battery charging.

7.0 DEVICE INTERFACES

The USB2534D provides multiple interfaces for configuration and external memory access. This chapter details the various device interfaces and their usage.

Note: For information on device configuration, refer to Section 6.0, "Device Configuration," on page 19.

7.1 I²C Host Interface

The I²C host interface implements a subset of the I²C Host Specification (Please refer to the *Philips Semiconductor Standard I²C-Bus Specification* for details on I²C bus protocols). The device's I²C host interface is designed to attach to a single "dedicated" I²C EEPROM for loading configuration data and conforms to the Standard-Mode I²C Specification (100 kbit/s transfer rate and 7-bit addressing) for protocol and electrical compatibility. The device acts as the host and generates the serial clock SCL, controls the bus access (determines which device acts as the transmitter and which device acts as the receiver), and generates the START and STOP conditions.

Note:


- Extensions to the I²C Specification are not supported.
- All device configuration must be performed via the MPLAB Connect Programming Tool. For additional information on the MPLAB Connect programming tool, contact your local sales representative.

7.1.1 I²C MESSAGE FORMAT

7.1.1.1 Sequential Access Writes

The I^2C interface supports sequential writing of the device's register address space. This mode is useful for configuring contiguous blocks of registers. Figure 7-1 shows the format of the sequential write operation. Where color is visible in the figure, blue indicates signaling from the I^2C host, and gray indicates signaling from the device.

FIGURE 7-1: I²C SEQUENTIAL ACCESS WRITE FORMAT



In this operation, following the 7-bit device address, the 8-bit register address is written indicating the start address for sequential write operation. Every subsequent access is a data write to a data register, where the register address increments after each access and an ACK from the device occurs. Sequential write access is terminated by a Stop condition.


7.1.1.2 Sequential Access Reads

The I²C interface supports direct reading of the device registers. In order to read one or more register addresses, the starting address must be set by using a write sequence followed by a read. The read register interface supports auto-increment mode. The host must send a NACK instead of an ACK when the last byte has been transferred.

In this operation, following the 7-bit device address, the 8-bit register address is written indicating the start address for the subsequent sequential read operation. In the read sequence, every data access is a data read from a data register where the register address increments after each access. The write sequence can end with optional Stop (P). If so, the read sequence must begin with a Start (S). Otherwise, the read sequence must start with a Repeated Start (Sr).

Figure 7-2 shows the format of the read operation. Where color is visible in the figure, blue and gold indicate signaling from the I²C host, and gray indicates signaling from the device.

FIGURE 7-2: I²C SEQUENTIAL ACCESS READ FORMAT



7.1.2 PULL-UP RESISTORS FOR I²C

The circuit board designer is required to place external pull-up resistors (10 k Ω recommended) on the SDA & SCL signals (per SMBus 1.0 Specification) to Vcc in order to assure proper operation.

7.2 SMBus Device Interface

The USB2534D includes an integrated SMBus device interface, which can be used to access internal device run time registers or program the internal OTP memory. SMBus detection is accomplished by detection of pull-up resistors (10 K Ω recommended) on both the SMBDATA and SMBCLK signals. To disable the SMBus, a pull-down resistor of 10 K Ω must be applied to SMBDATA. The SMBus interface can be used to configure the device as detailed in Section 6.1, "Configuration Method Selection," on page 19.

Note: All device configuration must be performed via the MPLAB Connect Programming Tool. For additional information on the MPLAB Connect programming tool, contact your local Microchip sales representative.

8.0 FUNCTIONAL DESCRIPTIONS

This chapter provides additional functional descriptions of key device features.

8.1 Battery Charger Detection & Charging

The USB2534D supports both upstream battery charger detection and downstream battery charging. The integrated battery charger detection circuitry supports the USB-IF Battery Charging (BC1.2) detection method and most Apple devices. These circuits are used to detect the attachment and type of a USB charger and provide an interrupt output to indicate charger information is available to be read from the device's status registers via the serial interface. The USB2534D provides the battery charging handshake and supports the following USB-IF BC1.2 charging profiles:

- DCP: Dedicated Charging Port (Power brick with no data)
- · CDP: Charging Downstream Port (1.5A with data)
- SDP: Standard Downstream Port (0.5A with data)
- · Custom profiles loaded via SMBus or OTP

The following sub-sections detail the upstream battery charger detection and downstream battery charging features.

8.1.1 UPSTREAM BATTERY CHARGER DETECTION

Battery charger detection is available on the upstream facing port. The detection sequence is intended to identify chargers which conform to the Chinese battery charger specification, chargers which conform to the USB-IF Battery Charger Specification 1.2, and most Apple devices.

In order to detect the charger, the device applies and monitors voltages on the upstream DP and DM pins. If a voltage within the specified range is detected, the device will be updated to reflect the proper status.

The device includes the circuitry required to implement battery charging detection using the Battery Charging Specification. When enabled, the device will automatically perform charger detection upon entering the Hub.ChgDet stage in Hub Mode. The device includes a state machine to provide the detection of the USB chargers listed in the table below.

TABLE 8-1: CHARGERS COMPATIBLE WITH UPSTREAM DETECTION

| USB Attach TypeE | DP/DM Profile | Charger Type |
|--|-------------------------------|------------------------------|
| DCP (Dedicated Charging Port) | Shorted < 200ohm | 001 |
| CDP (Charging Downstream Port) | VDP reflected to VDM | 010 (EnhancedChrgDet = 1) |
| SDP (Standard Downstream Port) USB Host or downstream hub port | 15Kohm pull-down on DP and DM | 011 |
| Apple Low Current Charger | Apple | 100 |
| Apple High Current Charger | Apple | 101 |
| Apple Super High Current Charger | DP=2.7V DM=2.0V | 110 |
| Apple Charger Low Current Charger (500mA) | DP=2.0V DM=2.0V | 100 |
| Apple Charger High Current Charger (1000mA) | DP=2.0V DM=2.7V | 101 |


If a custom charger detection algorithm is desired, the SMBus registers can also be used to control the charger detection block to implement a custom charger detection algorithm. In order to avoid negative interactions with automatic battery charger detection or normal hub operation, the user should only attempt Custom battery charger detection during the Hub.Config stage or Hub.Connect stage. No logic is implemented to disable custom detection at other times - it is up to the user software to observe this restriction.

There is a possibility that the system is not running the reference clock when battery charger detection is required (for example if the battery is dead or missing). During the Hub.WaitRefClk stage the battery charger detection sequence can be configured to be followed regardless of the activity of REFCLK by relying on the operation of the internal oscillator.

8.1.2 DOWNSTREAM BATTERY CHARGING

The device can be configured by an OEM to have any of the downstream ports to support battery charging. The Hub's role in battery charging is to provide an acknowledge to a device's query as to if the hub system supports USB battery charging. The hub silicon does not provide any current or power FETs or any additional circuitry to actually charge the device. Those components must be provided as externally by the OEM.

FIGURE 8-1: BATTERY CHARGING EXTERNAL POWER SUPPLY



If the OEM provides an external supply capable of supplying current per the battery charging specification, the hub can be configured to indicate the presence of such a supply to the device. This indication, via the PRTPWR[1:4] output pins, is on a per/port basis. For example, the OEM can configure two ports to support battery charging through high current power FET's and leave the other two ports as standard USB ports.

8.1.2.1 Downstream Battery Charging Modes

In the terminology of the USB Battery Charging Specification, if a port is configured to support battery charging, the downstream port is a considered a CDP (Charging Downstream Port) if connected to a USB host, or a DCP (Dedicated Charging Port) if not connected to a USB host. If the port is not configured to support battery charging, the port is considered an SDP (Standard Downstream Port). All charging ports have electrical characteristics different from standard non-charging ports.

A downstream port will behave as a CDP, DCP, or SDP depending on the port's configuration and mode of operation. The port will not switch between a CDP/DCP or SDP at any time after initial power-up and configuration. A downstream port can be in one of three modes shown in the table below.

TABLE 8-2: DOWNSTREAM PORT TYPES

| USB Attach Type | DP/DM Profile |
|--|--|
| DCP (Dedicated Charging Port) | Apple charging mode or China Mode (Shorted < 200ohm) or MCHP custom mode |
| CDP (Charging Downstream Port) | VDP reflected to VDM |
| SDP (Standard Downstream Port) USB Host or downstream hub port | 15Kohm pull-down on DP and DM |

8.1.2.2 Downstream Battery Charging Configuration

Configuration of ports to support battery charging is performed via the <u>BC_EN</u> configuration straps, USB configuration, SMBus configuration, or OTP. The Battery Charging Enable Register provides per port battery charging configuration. Starting from bit 1, this register enables battery charging for each down stream port when asserted. Bit 1 represents port 1 and so on. Each port with battery charging enabled asserts the corresponding PRTPWR register bit.

8.1.2.3 Downstream Over-Current Management

It is the devices responsibility to manage over-current conditions. Over-Current Sense (OCS) is handled according to the USB specification. For battery charging ports, PRTPWR is driven high (asserted) after hardware initialization. If an OCS event occurs, the PRTPWR is negated. PRTPWR will be negated for all ports in a ganged configuration. Only the respective PRTPWR will be negated in the individual configuration.

If there is an over-current event in DCP mode, the port is turned off for one second and is then re-enabled. If the OCS event persists, the cycle is repeated for a total or three times. If after three attempts, the OCS still persists, the cycle is still repeated, but with a retry interval of ten seconds. This retry persists for indefinitely. The indefinite retry prevents a defective device from permanently disabling the port.

In CDP or SDP mode, the port power and over-current events are controlled by the USB host. The OCS event does not have to be registered. When and if the hub is connected to a host, the host will initialize the hub and enable its port power. If the over current still exists, it will be notified at that point.

8.2 FlexConnect

This feature allows the upstream port to be swapped with downstream physical port 1. Only physical downstream port 1 can be swapped using FlexConnect.

When in 2x3 mode and the hub is in a flexed state, physical port 1 will be disabled to ensure that while in the flexed state, physical port 0 does not operate as a downstream facing port.

When in 1x4 mode and the hub is in the flexed state, all downstream ports will continue to operate as downstream facing ports including physical port 0, with the following exception. For physical port 0, OCS will not be operational and therefore an overcurrent cannot be detected on this port.


8.2.1 PIN CONTROL

Pin 11 is configured by default as the FLEX IN control signal. When using FLEX IN, the following shall be noted.

- PRTPWR1 is unused
- OCS 1 is unused
- VBUS_DET will continue to operate as VBUS_DET when flexed

Figure 8-2 details a typical connection to the FLEX_IN pin. For Thunderbolt additional technical details and system design guidance, refer to the USB2534D Application Note "Integrating USB2534D into Thunderbolt™ Docking Applications."

FIGURE 8-2: TYPICAL FLEXCONNECT DEVICE CONNECTIONS



8.3 Resets

The device has the following chip level reset sources:

- · Power-On Reset (POR)
- · External Chip Reset (RESET N)
- USB Bus Reset

8.3.1 POWER-ON RESET (POR)

A power-on reset occurs whenever power is initially supplied to the device, or if power is removed and reapplied to the device. A timer within the device will assert the internal reset per the specifications listed in Section 9.6.1, "Power-On Configuration Strap Valid Timing," on page 32.

8.3.2 EXTERNAL CHIP RESET (RESET N)

A valid hardware reset is defined as assertion of RESET_N, after all power supplies are within operating range, per the specifications in Section 9.6.2, "Reset and Configuration Strap Timing," on page 32. While reset is asserted, the device (and its associated external circuitry) enters Standby Mode and consumes minimal current.

Assertion of RESET_N causes the following:

- 1. The PHY is disabled and the differential pairs will be in a high-impedance state.
- 2. All transactions immediately terminate; no states are saved.
- 3. All internal registers return to the default state.
- 4. The external crystal oscillator is halted.
- 5. The PLL is halted.

Note: All power supplies must have reached the operating levels mandated in Section 9.2, "Operating Conditions**," on page 29, prior to (or coincident with) the assertion of RESET_N.

8.3.3 USB BUS RESET

In response to the upstream port signaling a reset to the device, the device performs the following:

Note: The device does not propagate the upstream USB reset to downstream devices.

- 1. Sets default address to 0.
- 2. Sets configuration to: Unconfigured.
- 3. Moves device from suspended to active (if suspended).
- 4. Complies with Section 11.10 of the USB 2.0 Specification for behavior after completion of the reset sequence.

The host then configures the device in accordance with the USB Specification.

8.4 Link Power Management (LPM)

The device supports the L0 (On), L1 (Sleep), and L2 (Suspend) link power management states per the USB 2.0 Link Power Management Addendum. These supported LPM states offer low transitional latencies in the tens of microseconds versus the much longer latencies of the traditional USB suspend/resume in the tens of milliseconds. The supported LPM states are detailed in Table 8-3. For additional information, refer to the USB 2.0 Link Power Management Addendum.

TABLE 8-3: LPM STATE DEFINITIONS

| State | Description | Entry/Exit Time to L0 |
|-------|--------------------|--------------------------------|
| L2 | Suspend | Entry: ~3 ms Exit: ~2 ms |
| L1 | Sleep | Entry: ~65 us Exit: ~100 us |
| L0 | Fully Enabled (On) | - |

Note:

State change timing is approximate and is measured by change in power consumption.

System clocks are stopped only in suspend mode or when power is removed from the device.

9.0 OPERATIONAL CHARACTERISTICS

9.1 Absolute Maximum Ratings*

| +3.3 V Supply Voltage (VDD33, VDDA33) (Note 9-1) | 0 V to +3.6 V |
|--|--------------------------------|
| Positive voltage on input signal pins, with respect to ground (Note 9-2) | 3.6 V |
| Negative voltage on input signal pins, with respect to ground | 0.5 V |
| Positive voltage on XTAL1/REFCLK, with respect to ground | 3.6 V |
| Positive voltage on USB DP/DM signals, with respect to ground (Note 9-3) | 5.5 V |
| Storage Temperature | 55°C to +150°C |
| Lead Temperature Range | Refer to JEDEC Spec. J-STD-020 |
| HBM ESD Performance | JEDEC Class 3A |

- When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested to use a clamp circuit.
- Note 9-2 This rating does not apply to the following signals: All USB DM/DP pins, XTAL1/REFCLK, XTAL2.
- Note 9-3 This rating applies only when VDD33 is powered.


*Stresses exceeding those listed in this section could cause permanent damage to the device. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at any condition exceeding those indicated in Section 9.2, "Operating Conditions**", Section 9.5, "DC Specifications", or any other applicable section of this specification is not implied. Note, device signals are NOT 5 volt tolerant unless specified otherwise.

9.2 Operating Conditions**

Note 9-4 The power supply rise time requirements vary dependent on the usage of the external reset (RESET_N). If RESET_N is asserted at power-on, the power supply rise time must be 10mS or less ($t_{RT(max)} = 10mS$). If RESET_N is not used at power-on (tied high), the power supply rise time must be 1mS or less ($t_{RT(max)} = 1mS$). Figure 9-1 illustrates the supply rise time requirements.

Note 9-5 0°C to +70°C for commercial version, -40°C to +85°C for industrial version.

FIGURE 9-1: SUPPLY RISE TIME MODEL



^{**}Proper operation of the device is ensured only within the ranges specified in this section.

9.3 Power Consumption

This section details the power consumption of the device as measured during various modes of operation. Power dissipation is determined by temperature, supply voltage, and external source/sink requirements.

9.3.1 OPERATIONAL / UNCONFIGURED

TABLE 9-1: OPERATIONAL/UNCONFIGURED POWER CONSUMPTION

| | Typical (mA) | Maximum (mA) |
|------------------------|--------------|--------------|
| | VDD33 | VDD33 |
| HS Host / 1 HS Device | 65 | 75 |
| HS Host / 2 HS Devices | 95 | 110 |
| HS Host / 3 HS Devices | 125 | 145 |
| HS Host / 4 HS Devices | 155 | 175 |
| HS Host / 1 FS Device | 45 | 50 |
| HS Host / 2 FS Devices | 50 | 60 |
| HS Host / 3 FS Devices | 55 | 70 |
| HS Host / 4 FS Devices | 65 | 80 |
| Unconfigured | 30 | - |

Note: This data was taken in 1x4 Mode.

9.3.2 SUSPEND / STANDBY

TABLE 9-2: SUSPEND/STANDBY POWER CONSUMPTION

| Mode | Symbol | Typical @ 25°C | Commercial MAX | Industrial MAX | Unit |
|---------|--------------------|----------------|----------------|----------------|------|
| Suspend | I _{VDD33} | 320 | 1250 | 1750 | uA |
| Standby | I _{VDD33} | 75 | 130 | 140 | uA |

Note: Typical values measured with VDD33 = 3.3V. Maximum values measured with VDD33 = 3.6V.

9.4 Package Thermal Specifications

Thermal parameters are measured or estimated for devices with the ground soldered to thermal vias in a multilayer 2S2P PCB per JESD51. Thermal resistance is measured from the die to the ambient air. The values provided are based on the package body, die size, maximum power consumption, 85°C ambient temperature, and 125°C junction temperature of the die.

TABLE 9-3: PACKAGE THERMAL RESISTANCE PARAMETERS

| Symbol | °C/W | Velocity (Meter/s) |
|-------------------|------|--------------------|
| | 35 | 0 |
| Θ_{JA} | 30 | 1 |
| | 27 | 2.5 |
| ΘЈВ | 20 | - |
| $\Theta_{\sf JC}$ | 3.4 | - |
| Ψ_{JT} | 0.3 | 0 |
| Ψ_{JB} | 19 | 0 |

Use the following formulas to calculate the junction temperature:

$$T_J = P \times \Theta_{JA} + T_A$$

$$T_J = P \times \Psi_{JT} + T_T$$

$$T_J = P \times \Theta_{JC} + T_C$$

TABLE 9-4: PACKAGE THERMALS LEGEND

| Symbol | Description |
|----------------|---|
| T _J | Die junction temperature |
| P | Power dissipated |
| Θ_{JA} | Thermal resistance junction to ambient |
| Θ JC | Thermal resistance junction to to case |
| Ψ_{JT} | Junction to top of package characterization parameter |
| T _A | Ambient temperature |
| T _C | Package case temperature |
| T _T | Top of package temperature |

9.5 DC Specifications

TABLE 9-5: DC ELECTRICAL CHARACTERISTICS

| Parameter | Symbol | MIN | TYP | MAX | Units | Notes |
|---------------------------------------|-----------------|-------------|-----|------|-------|-------------------------|
| IS Type Input Buffer | | | | | | |
| Low Input Level | V_{IL} | -0.3 | | 0.8 | V | |
| High Input Level | V _{IH} | 2.0 | | 3.6 | V | |
| | | | | | | |
| I_RST Type Input Buffer | | | | | | |
| Low Input Level | V_{IL} | -0.3 | | 0.4 | V | |
| High Input Level | V _{IH} | 1.25 | | 3.6 | V | |
| I_SMB Type Input Buffer | | | | | | |
| Low Input Level | V_{IL} | -0.3 | | 0.35 | V | |
| High Input Level | V _{IH} | 1.25 | | 3.6 | V | |
| O8 Type Buffers | | | | | | |
| Low Output Level | V _{OL} | | | 0.4 | V | I _{OL} = 8 mA |
| High Output Level | V _{OH} | VDD33 - 0.4 | | | V | I _{OH} = -8 mA |
| OD8 Type Buffer | | | | | | |
| Low Output Level | V _{OL} | | | 0.4 | V | I _{OL} = 8 mA |
| OD12 Type Buffer | | | | | | |
| Low Output Level | V _{OL} | | | 0.4 | V | I _{OL} = 12 mA |
| ICLK Type Buffer (XTAL1/REFCLK Input) | | | | | | |
| Low Input Level | V _{IL} | -0.3 | | 0.35 | V | |
| High Input Level | V _{IH} | 0.8 | | 3.6 | V | |

9.6 AC Specifications

This section details the various AC timing specifications of the device.

9.6.1 POWER-ON CONFIGURATION STRAP VALID TIMING

Figure 9-2 illustrates the configuration strap timing requirements, in relation to power-on, for applications where RESET_N is not used at power-on. The operational level (V_{opp}) for the external power supply is detailed in Section 9.2, "Operating Conditions**," on page 29.

Note: For RESET_N configuration strap timing requirements, refer to Section 9.6.2, "Reset and Configuration Strap Timing," on page 32.

FIGURE 9-2: POWER-ON CONFIGURATION STRAP VALID TIMING




TABLE 9-6: POWER-ON CONFIGURATION STRAP VALID TIMING

| Symbol | Description | MIN | TYP | MAX | Units |
|------------------|---|-----|-----|-----|-------|
| t _{csh} | Configuration strap hold after external power supply at operational level | 1 | | | ms |

9.6.2 RESET AND CONFIGURATION STRAP TIMING

Figure 9-3 illustrates the RESET_N timing requirements and its relation to the configuration strap signals. Assertion of RESET_N is not a requirement. However, if used, it must be asserted for the minimum period specified.

Refer to Section 8.3, "Resets," on page 27 for additional information on resets. Refer to Section 6.3, "Device Configuration Straps," on page 21 for additional information on configuration straps.

FIGURE 9-3: RESET AND CONFIGURATION STRAP TIMING




TABLE 9-7: RESET_N CONFIGURATION STRAP TIMING

| Symbol | Description | MIN | TYP | MAX | Units |
|--------------------|--|-----|-----|-----|-------|
| t _{rstia} | RESET_N input assertion time | 5 | | | us |
| t _{csh} | Configuration strap hold after RESET_N deassertion | 1 | | | ms |

9.6.3 POWER-ON OR RESET TO SMBUS CLIENT READY TIMING

Figure 9-4 illustrates the SMBus Slave interface readiness in relation to power-on or deassertion of RESET_N. In order to ensure reliable SMBus client operation, the SMBus host must allow the bus to remain idle until t_{SMBUS_RDY} timing has been met. The operational levels (V_{opp}) for the external power supplies are detailed in Section 9.2, "Operating Conditions**".

FIGURE 9-4: POWER-ON OR RESET TO SMBUS CLIENT READY TIMING




TABLE 9-8: POWER-ON OR RESET TO SMBUS CLIENT READY TIMING

| Symbol | Description | MIN | TYP | MAX | Units |
|------------------------|--|-----|-----|-----|-------|
| t _{SMBUS_RDY} | Power-on or RESET_N deassertion to SMBus ready | | | 250 | ms |

9.6.4 USB ATTACH COMMAND TO SMBUS CLIENT READY TIMING

Figure 9-5 illustrates the SMBus Client interface readiness in relation to ACK of the Slave interface to the "USB Attach with SMBus Runtime Access" (AA56h) from the SMBus Host. In order to ensure reliable SMBus client operation, the SMBus master must allow the bus to remain idle after issuing the "USB Attach with SMBus Runtime Access" until $t_{AT-TACH-RDY}$ timing has been met.

Note: When accessing SMBus during runtime, it is critical to force some clocks to stay on. If this step is not taken, the SMBus client interface will not be accessible while the hub is placed into a Suspend state by the host.

FIGURE 9-5: USB ATTACH COMMAND TO SMBUS SLAVE READY TIMING




TABLE 9-9: POWER-ON OR RESET TO SMBUS SLAVE READY TIMING

| Symbol | Description | MIN | TYP | MAX | Units |
|-------------------------|--|-----|-----|-----|-------|
| t _{ATTACH_RDY} | USB Attach command to SMBus ready (Note 9-1) | 30 | | 65 | ms |

Note 9-1 The amount of OTP configuration memory utilized impacts the observed timing. The minimum timing correlates to a device without any OTP configuration memory programming. The maximum time was derived from devices with all available OTP memory programmed.

9.6.5 USB TIMING

All device USB signals conform to the voltage, power, and timing characteristics/specifications as set forth in the *Universal Serial Bus Specification*. Please refer to the *Universal Serial Bus Specification*, Revision 2.0, available at http://www.usb.org.

9.6.6 SMBUS TIMING

All device SMBus signals conform to the voltage, power, and timing characteristics/specifications as set forth in the *System Management Bus Specification*. Please refer to the *System Management Bus Specification*, Version 1.0, available at http://smbus.org/specs.

9.6.7 I²C TIMING

All device I^2C signals conform to the 100KHz Standard Mode (Sm) voltage, power, and timing characteristics/specifications as set forth in the I^2C -Bus Specification. Please refer to the I^2C -Bus Specification, available at http://www.nxp.com.

9.7 Clock Specifications

The device can accept either a 24 MHz crystal or a 24 MHz single-ended clock oscillator input. If the single-ended clock oscillator method is implemented, XTAL1 should be left unconnected and REFCLK should be driven with a clock that adheres to the specifications outlined in Section 9.7.2, "External Reference Clock (REFCLK)".

9.7.1 OSCILLATOR/CRYSTAL

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTAL1I/XTAL2). See Table 9-10 for the recommended crystal specifications.

TABLE 9-10: CRYSTAL SPECIFICATIONS

| Parameter | Symbol | MIN | NOM | MAX | Units | Notes |
|-------------------------------------|------------------|----------|-------------|----------|-------|-------|
| Crystal Cut | AT, typ | | | | | |
| Crystal Oscillation Mode | Fundamental Mode | | | | | |
| Crystal Calibration Mode Parallel F | | | Resonant Mo | | | |
| Frequency | F_{fund} | - | 24.000 | - | MHz | |
| Total Allowable PPM Budget | | - | - | +/-350 | PPM | |
| Operating Temperature Range | | Note 9-2 | - | Note 9-3 | °C | |

Note 9-2 0°C for commercial version, -40°C for industrial version.

Note 9-3 +70°C for commercial version, +85°C for industrial version.

9.7.2 EXTERNAL REFERENCE CLOCK (REFCLK)

The following input clock specifications are suggested:


• 24 MHz ± 350 PPM

Note: The external clock is recommended to conform to the signalling levels designated in the JEDEC specification on 1.2V CMOS Logic. XTAL2 should be treated as a no connect when an external clock is supplied.

10.0 PACKAGE INFORMATION

10.1 Top Marking

FIGURE 10-1: TOP MARKING



Legend:

Temperature range designator (Blank = 0° C to +70°C, $i = -40^{\circ}$ C to +85°C)

R Product revision nnn Internal code

e3 Pb-free JEDEC[®] designator for Matte Tin (Sn)
YY Year code (last two digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information

10.2 Package Drawing & Dimensions

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

FIGURE 10-2: 36-SQFN PACKAGE DRAWING



APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

| REVISION LEVEL & DATE | SECTION/FIGURE/ENTRY | CORRECTION |
|---------------------------|--|--|
| DS00005422C (12-17-24) | Section 9.6.4, USB Attach Command to SMBus Client Ready Timing | Replaced AA55h with AA56h in the first paragraph. |
| DS00005422B (10-25-24) | Highlights | First bullet changed from: • 4-Port USB 2.0 Hub Controller for Thunderbolt applications |
| | | to: • 4-Port USB 2.0 Hi-Speed Hub Controller ideal for Thunderbolt applications - 2 mode options available: - 1x4 mode (Host Swapping) - 1 upstream port, 4 downstream ports - 2x3 mode (Host Sharing) - 2 upstream ports*, 3 downstream ports. *Only 1 upstream port active at a time |
| | Section 1.0, "Introduction" | The FlexConnect paragraph has been revised: "FlexConnect, providing flexible connectivity options. For FlexConnect applications, the USB2534D implements dual mode functionality. In 1x4 mode, the hub operates in a traditional 5-port hub with a configuration of 1 upstream port and 4 downstream ports with no FlexConnect capability. 2x3 mode (Host sharing) enables the hub to support 2 possible upstream host ports sharing access to the 3 remaining downstream ports. Only 1 upstream port can be active at a time. The active host port is selected with the FLEX_IN pin. The 2x3 mode is most commonly seen in Thunderbolt applications." |
| DS00005422A (05-21-24) | Initial Release | |

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:


- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support


Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.





Microchip Information

Trademarks

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks.

ISBN: 979-8-3371-0345-7

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code
 protection features of Microchip product is strictly prohibited and may violate the Digital Millennium
 Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code.
 Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.