

5 GHz 1:2 LVPECL Fanout Buffer/Translator with Internal Input Termination

Features

- Precision 1:2, 800 mV LVPECL Fanout Buffer
- Guaranteed AC Performance over Temperature and Voltage:
 - >5 GHz f_{MAX} (Clock)
 - <110 ps Rise/Fall Time
 - <260 ps Propagation Delay
 - <15 ps Max Skew
- Low Jitter Design:
 - 60 fs_{RMS} Phase Jitter
- Accepts an Input Signal as Low as 100 mV
- Unique Input Termination and VT Pin Accepts DC- and AC-Coupled Differential Inputs (LVPECL, LVDS and CML)
- 800 mV (100k) LVPECL Output Swing
- 2.5V $\pm 5\%$ or 3.3V $\pm 10\%$ Power Supply Operation
- Industrial Temperature Range: -40°C to $+85^{\circ}\text{C}$
- Available in a 16-Lead 3 mm x 3 mm QFN Package

Applications

- All SONET and GigE Clock Distribution
- Fibre Channel Clock and Data Distribution
- Backplane Distribution
- High-End, Low Skew, Multiprocessor Synchronous Clock Distribution


General Description

The SY58012U is a 2.5V/3.3V precision, high-speed, fully differential 1:2 LVPECL fanout buffer. Optimized to provide two identical output copies with less than 15 ps of skew, the SY58012U can process clock signals as fast as 5 GHz or 5 Gbps data.

The differential input includes Microchip's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC-coupled or DC-coupled) as small as 100 mV without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an on-board output reference voltage (V_{REF-AC}) is provided to bias the VT pin. The outputs are 100k LVPECL compatible, with extremely fast rise/fall times guaranteed to be less than 110 ps.


The SY58012U operates from a 2.5V $\pm 5\%$ supply or 3.3V $\pm 10\%$ supply and is guaranteed over the full industrial temperature range (-40°C to $+85^{\circ}\text{C}$). For applications that require faster rise/fall times, or greater bandwidth, consider the SY58013U 1:2 fanout buffer with 400 mV output swing, or the SY58011U 1:2 CML (400 mV) fanout buffer. The SY58012U is part of Microchip's high-speed, Precision Edge[®] product line.

Package Type



SY58012U

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Power Supply Voltage (V_{CC})	–0.5V to +4.0V
Input Voltage (V_{IN})	–0.5V to V_{CC}
LVPECL Output Current (I_{OUT})	
Continuous	50 mA
Surge	100 mA
Termination Current (I_{VT})	
Source or Sink on VT Pin	±100 mA
Input Current	
Source or Sink Current on IN, /IN	±50 mA
Reference Current (V_{REF-AC})	
V_{REF-AC} Current	±1.5 mA

Operating Ratings ††

Supply Voltage Range (V_{CC})	+2.375V to +3.63V
-----------------------------------	-------------------

† **Notice:** Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

†† **Notice:** The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

DC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise stated, (Note 1)

Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
Power Supply Voltage Range	V_{CC}	2.375	—	3.63	V	—
Power Supply Current	I_{CC}	—	55	80	mA	No load, max. V_{CC}
Input High Voltage (IN, /IN)	V_{IH}	$V_{CC} - 1.6$	—	V_{CC}	V	Note 2
Input Low Voltage (IN, /IN)	V_{IL}	0	—	$V_{IH} - 0.1$	V	—
Input Voltage Swing (IN, /IN)	V_{IN}	0.1	—	1.7	V	See Figure 4-1
Differential Input Voltage Swing	V_{DIFF_IN}	0.2	—	—	V	See Figure 4-2
IN to VT Resistance	R_{IN}	40	50	60	Ω	—
Voltage from Input to VT	V_{T_IN}	—	—	1.28	V	—
Output Reference Voltage	V_{REF-AC}	$V_{CC} - 1.3$	$V_{CC} - 1.2$	$V_{CC} - 1.1$	V	—

Note 1: The circuit is designed to meet the DC specifications shown in the table above after thermal equilibration has been established.

2: $V_{IH(MIN)}$ not lower than 1.2V.

LVPECL OUTPUT DC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $V_{CC} = 2.5V \pm 5\%$ or $3.3V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$, $R_L = 50\Omega$ to $V_{CC} - 2V$, unless otherwise stated. (Note 1)

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output High Voltage Q0, /Q01, Q1, /Q1	V_{OH}	$V_{CC} - 1.145$	—	$V_{CC} - 0.895$	V	—
Output Low Voltage Q0, /Q01, Q1, /Q1	V_{OL}	$V_{CC} - 1.945$	—	$V_{CC} - 1.695$	V	—
Output Differential Swing Q0, /Q01, Q1, /Q1	V_{OUT}	550	800	—	mV	See Figure 4-1
Differential Output Voltage Swing Q0, /Q01, Q1, /Q1	V_{DIFF_OUT}	1100	1600	—	mV	See Figure 4-2

Note 1: The circuit is designed to meet the DC specifications shown in the table above after thermal equilibration has been established.

AC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $V_{CC} = 2.5V \pm 5\%$ or $3.3V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$, $R_L = 50\Omega$ to $V_{CC} - 2V$, unless otherwise stated. (Note 1)

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Maximum Frequency	f_{MAX}	—	5	—	Gbps	NRZ (Data)
		5	—	—	GHz	$V_{OUT} \geq 400$ mV (Clock)
Propagation Delay	t_{PD}	110	170	260	ps	$V_{IN} \geq 100$ mV
Channel-to-Channel Skew	t_{CHAN}	—	15	—	ps	Note 2
Part-to-Part Skew	t_{SKEW}	—	—	100	ps	Note 3
Additive Phase Jitter	t_{JITTER}	—	37	—	fs	622 MHz Integration Range: 12 kHz to 20 MHz
		—	97	—		156.25 MHz Integration Range: 12 kHz to 20 MHz
		—	167	—		100 MHz Integration Range: 12 kHz to 20 MHz
Output Rise/Fall Time	t_r/t_f	35	80	110	ps	20% to 80% at full swing

Note 1: High-frequency AC parameters are guaranteed by design and characterization.

- 2:** Input-to-input skew is the difference in time from and input-to-output in comparison to any other input-to-output.
- 3:** Part-to-Part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.

TEMPERATURE SPECIFICATIONS

Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Operating Ambient Temperature Range	T_A	-40	—	+85	°C	—
Lead Temperature	T_J	—	—	+260	°C	Soldering, 20 sec.
Storage Temperature Range	T_A	-65	—	+150	°C	
Package Thermal Resistance (Note 1)						
Thermal Resistance, 3x3 QFN-16Ld	θ_{JA}	—	60	—	°C/W	Still-Air
		—	54	—		500 lfpm
	ψ_{JB}	—	33	—	°C/W	Junction-to-Board

Note 1: Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential; on the PCB. θ_{JA} and ψ_{JB} values are determined for a 4-layer board in still-air number, unless otherwise stated.

2.0 TYPICAL OPERATING CHARACTERISTICS

Note: V = 3.3V, GND = 0V, V_{IN} = 400 mV, T_A = +25°C, unless otherwise stated.




FIGURE 2-1: Frequency vs. Amplitude.




FIGURE 2-4: Propagation Delay vs. Temperature.




FIGURE 2-2: Channel-to-Channel Skew vs. Temperature.




FIGURE 2-5: 200 MHz Output.




FIGURE 2-3: Propagation Delay vs. Input Voltage Swing.




FIGURE 2-6: 2.5 GHz Output.




FIGURE 2-7: 5 GHz Output.




FIGURE 2-8: 5 Gbps Output.

3.0 PHASE NOISE PLOTS

V_{CC} = 3.3V, T_A = +25°C.




FIGURE 3-1: 100 MHz Phase Jitter, Device.




FIGURE 3-2: 100 MHz Phase Jitter, Source.




FIGURE 3-3: 156.25 MHz Phase Jitter, Device.




FIGURE 3-4: 156.25 MHz Phase Jitter, Source.




FIGURE 3-5: 622 MHz Phase Jitter, Device.




FIGURE 3-6: 622 MHz Phase Jitter, Source.

4.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 4-1](#).

TABLE 4-1: PIN FUNCTION TABLE

Pin Number	Pin Name	Pin Function
1, 4	IN, /IN	Differential Input: This input pair is the signal to be buffered. Each pin of this pair internally terminates with 50Ω to the VT pin. Note that this input will default to an indeterminate state if left open. See the Input Interface Applications section.
2	VT	Input Termination Center-Tap: Each input terminates to this pin. The VT pin provides a center-tap for each input (IN, /IN) to a termination network for maximum interface flexibility. See the Input Interface Applications section.
3	VREF-AC	Reference Output Voltage: This output biases to $V_{CC} - 1.2V$. It is used when AC-coupling the inputs (IN, /IN). Connect VREF-AC directly to the VT pin. Bypass with 0.01 μF low ESR capacitor to VCC. Maximum current source or sink is 0.5 mA. See the Input Interface Applications section.
5, 8, 13, 16	VCC	Positive Power Supply: Bypass with 0.1 μF//0.01 μF low ESR capacitors. 0.01 μF capacitor should be as close to VCC pin as possible.
12, 11, 9, 10	Q0, /Q0 Q1, /Q1	LVPECL Differential Output Pairs: Differential buffered output copy of the input signal. The output swing is typically 800 mV. Unused output pairs may be left floating with no impact on jitter. See the LVPECL Output Applications section.
6, 7, 14, 15	GND, Exposed Pad	Ground. Exposed pad must be connected to a ground plane that is the same potential as the ground pin.

SY58012U

Single-Ended and Differential Swings




FIGURE 4-1: Single-Ended Voltage Swing.





FIGURE 4-2: Differential Voltage Swing.

Timing Diagram



Input Stage




FIGURE 4-3: Simplified Differential Input Stage.

5.0 INPUT INTERFACE APPLICATIONS




FIGURE 5-1: LVPECL Input Interface.




FIGURE 5-2: AC-Coupled LVPECL Interface.




FIGURE 5-3: LVDS Input Interface.




FIGURE 5-4: DC-Coupled CML Input Interface (Option: May Connect VT to VCC).




FIGURE 5-5: AC-Coupled CML Input Interface.

6.0 LVPECL OUTPUT APPLICATIONS

LVPECL output have very low output impedance (open emitter), and small signal swing which results in low EMI. LVPECL is ideal for driving 50Ω and 100Ω controlled impedance transmission lines. There are several techniques in terminating the LVPECL output, as shown in [Figure 6-1](#) through [Figure 6-3](#).




FIGURE 6-1: Parallel Termination: Thevenin Equivalent.

Note 1: For +2.5V systems: $R1 = 250\Omega$, $R2 = 62.5\Omega$.

2: For +3.3V systems: $R1 = 130\Omega$, $R2 = 82\Omega$.




FIGURE 6-2: Three-Resistor "Y-Termination".

Note 1: Power-saving alternative to Thevenin termination.

2: Place termination resistors as close to destination inputs as possible.

3: R_b resistor sets the DC bias voltage, equal to V_T .

For +2.5V systems $R_b = 19\Omega$.

For +3.3V systems $R_b = 46\Omega$ to 50Ω .

4: $C1$ is an optional bypass capacitor intended to compensate for any t_r/t_f mismatches.




FIGURE 6-3: Terminating Unused I/O.

- Note 1:** Unused output (/Q) must be terminated to balance the output.
- 2:** For +2.5V systems: R1 = 250Ω, R2 = 62.5Ω, R3 = 1.25 kΩ, R4 = 1.2 kΩ.
For +3.3V systems: R1 = 130Ω, R2 = 82Ω, R3 = 1 kΩ, R4 = 1.6 kΩ.
- 3:** C1 is an optional bypass capacitor intended to compensate for any t_r/t_f mismatches.
- 4:** Unused output pairs (Q and /Q) may be left floating.


7.0 PACKAGING INFORMATION

7.1 Package Marking Information

16-Lead QFN*



Example



Legend:

XX...X	Product code or customer-specific information
Y	Year code (last digit of calendar year)
YY	Year code (last 2 digits of calendar year)
WW	Week code (week of January 1 is week '01')
NNN	Alphanumeric traceability code
(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
•, ▲, ▼	Pin one index is identified by a dot, delta up, or delta down (triangle mark).

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.


Underbar (_) and/or Overbar (¯) symbol may not be to scale.

16-Lead QFN 3 mm x 3 mm Package Outline and Recommended Land Pattern


TITLE

16 LEAD QFN 3x3mm PACKAGE OUTLINE & RECOMMENDED LAND PATTERN


DRAWING #	QFN33-16LD-PL-1	UNIT	MM
-----------	-----------------	------	----



TOP VIEW
NOTE: 1, 2, 3



BOTTOM VIEW
NOTE: 1, 2, 3



SIDE VIEW
NOTE: 1, 2, 3

NOTE:


1. MAX PACKAGE WARPAGE IS 0.05 MM
2. MAX ALLOWABLE BURR IS 0.076 MM IN ALL DIRECTIONS
3. PIN #1 IS ON TOP WILL BE LASER MARKED
4. RED CIRCLE IN LAND PATTERN INDICATE THERMAL VIA. SIZE SHOULD BE 0.30-0.35 MM IN DIAMETER AND SHOULD BE CONNECTED TO GND FOR MAX THERMAL PERFORMANCE
5. GREEN RECTANGLES (SHADED AREA) indicate SOLDER STENCIL OPENING ON EXPOSED PAD AREA. SIZE SHOULD BE 0.60x0.60 MM IN SIZE, 0.20 MM SPACING.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>.



POD-Land Pattern drawing # QFN33-16LD-PL-1

RECOMMENDED LAND PATTERN

NOTE: 4, 5



STACKED-UP



Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>.

APPENDIX A: REVISION HISTORY

Revision A (March 2020)

- Converted Micrel document SY58012U to Microchip data sheet template DS20006319A.
- Minor text changes throughout.

Revision B (July 2020)

- Value for Channel-to-Channel Skew corrected to 15 ps in [AC Electrical Characteristics](#) table.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<u>PART NO.</u>				
Device	X Supply Voltage	X Package	X Temperature Range	XX Tape and Reel
Device:	SY58012:	5 GHz 1:2 LVPECL 1:2 Fanout Buffer/ Translator with Internal Input Termination		
Supply Voltage:	U	= 2.5V/3.3V		
Package:	M	= 3 mm x 3 mm QFN-16 (NiPdAu Lead-Free)		
Temperature Range:	G	= -40°C to 85°C		
Special Processing:	<blank> TR	= 100/Tube = 1,000/Reel		

Examples:

- a) SY58012UMG: SY58012, 2.5V/3.3V Supply Voltage, 3 mm x 3 mm 16-Lead QFN, -40°C to +85°C Temperature Range, 100/Tube
- b) SY58012UMG-TR: SY58012, 2.5V/3.3V Supply Voltage, 3 mm x 3 mm 16-Lead QFN, -40°C to +85°C Temperature Range, 1,000/Reel

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQR, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6412-9

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

