

SHA104 CryptoAuthentication™ Summary Data Sheet

SHA104



www.microchip.com Product Pages: [SHA104](#)

Introduction

The SHA104 is a member of the Microchip Technology Inc. CryptoAuthentication™ product family used in accessory or disposable applications. The device provides 128 bits of symmetric security targeted for disposable and ecosystem control applications, is intended to be used as a companion device and is microcontroller/microprocessor agnostic. The device can be used in systems where either the host can assist in the authentication through the use of a challenge-response pair or, for more security, can be used with a host side security device to perform a CheckMAC operation. The SHA104 can be used in conjunction with the SHA105 or other Microchip CryptoAuthentication host side devices.

Features

- Cryptographic Authentication Device with Secure Hardware-Based Key Storage:
 - Protected storage for symmetric key
- Hardware Support for MAC Generation
- Internal High-Quality NIST SP 800-90A/B/C Random Number Generator (RNG). (NIST Certified)
- Extensive Security Measures Against Attacks
- Strong Physical Protection Mechanisms Against Invasive Attacks
- Field-Programmable EEPROM
 - Single symmetric secret key
 - 384-byte user memory
 - 40-year data retention at +55°C
- Monotonic Counter with Max Count Value of 10,000
 - Counter can be attached to key for limited use
- Unique 72-Bit Serial Number
- Interface Options:
 - 125 kbps Pulse Width Modulated (PWM) Single-Wire Serial Interface
 - 400 KHz fast-mode I²C interface
- Voltage Supply Range: 1.65V to 5.5V
- 130 nA Nominal Sleep Current
- Human Body Model (HBM) ESD: I²C Devices >4 kV; SWI Devices >7 kV
- Packaging Options:
 - 8-Pad UDFN (2 mm x 3 mm), 8-Lead SOIC
 - 3-Lead Contact (2.5 mm x 6.5 mm)

Use Cases


- Disposables and accessory authentication
- Ecosystem control
- Anti-cloning

Pin Configuration and Pinouts

Table 1. Pin Configuration

Package = 8-PAD SOIC or 8-Lead UDFN				Package = 3-Lead Contact		
Pin #	Function	I ² C	SWI-PWM	Pin #	Function	SWI-PWM
1-3,7	No Connect	NC	NC	1	Serial I/O	SI/O
4	Ground	GND	GND	2	Ground	GND
5	Serial I/O	SDA	SI/O	3	Supply	VCC
6	Serial Clock	SCL	NC	—	—	—
8	Supply	VCC	VCC	—	—	—

Figure 1. Pinouts⁽¹⁾



Note:

1. Connecting the exposed backside paddle of the UDFN package to GND is recommended.

Table of Contents

Introduction.....	1
Features.....	1
Use Cases.....	2
Pin Configuration and Pinouts.....	2
1. Overview.....	4
1.1. Use Cases.....	4
1.2. Device Features.....	4
2. Security Information.....	6
2.1. Cryptographic Standards.....	6
2.1.1. SHA-256.....	6
2.2. Security Features.....	6
2.2.1. Physical Security.....	6
2.2.2. Random Number Generator (RNG).....	6
3. Electrical Characteristics.....	7
3.1. Absolute Maximum Ratings.....	7
3.2. Reliability.....	7
3.3. DC Parameters.....	7
3.3.1. DC Parameters: All I/O Interfaces.....	7
3.3.2. DC Parameters: Single-Wire Interface.....	8
3.3.3. DC Parameters: Single-Wire Interface – Parasitic Power Mode.....	9
4. SHA104 Trust Platform Variants and Provisioning Services.....	10
5. Package Marking Information.....	12
6. Package Drawings.....	13
6.1. 8-Pad UDFN.....	13
6.2. 8-Lead SOIC.....	16
6.3. 3-Lead Contact.....	19
7. Product Identification System.....	21
8. Revision History SHA104.....	22
Microchip Information.....	23
Trademarks.....	23
Legal Notice.....	23
Microchip Devices Code Protection Feature.....	23

1. Overview

1.1 Use Cases

SHA104 is a member of the Microchip CryptoAuthentication family of high-security cryptographic devices that combine world class hardware-based key storage with hardware cryptographic accelerators to implement authentication.

SHA104 has a command set that allows for its usage in multiple symmetric key applications. The primary uses include the following:

- **Accessory/Disposable Authentication**

Allows for authentication of accessory and/or disposable system components. For disposable components, the use may be restricted through the use of a monotonic counter.

- **Challenge/Response authentication** – Requires a SHA104 on the accessory/disposable side only. SHA104 will be provisioned with a symmetric key, host firmware will embed one or several challenge/response pair(s).
- **Shared Key authentication** – Requires integrating a SHA104 on the accessory/disposable and an SHA105 on the host side – both Secure Element will be provisioned with the same symmetric key.
- **Diversified Key authentication** – Requires integrating a SHA104 on the accessory/disposable and a SHA105 on the host side. SHA104 will be provisioned with a unique symmetric key derived from a root symmetric key and the SHA104 unique serial number. SHA105 will be provisioned with the root symmetric key.

- **Ecosystem Control and Anti-Counterfeiting**

Validates that a system or component is authentic and came from the OEM shown on the nameplate.

In typical applications, the SHA104 will be used on the accessory/disposable side of an application and the SHA105 will be used on the host side of that application. SHA104 can be ordered as either an I²C or SWI I/O option. If an SWI device is implemented in a given application, it can optionally be used in parasitic power mode.



Tip: If it is desirable to not have a PCB or to have a minimal number of signals connected to the accessory/disposable side, then the [SHA106](#) should be considered for the application. This device has an integrated capacitor that allows for a true 2-wire implementation.

1.2 Device Features

SHA104 includes an EEPROM array that can be used for storage of one secret key, miscellaneous read/write data, consumption logging and security configurations. Write access to the various data zone slots and configuration subzones of memory can be restricted.

The SHA104 comes in one of two possible serial interfaces. The I²C version of the device supports a standard I²C interface at speeds of up to 400 KHz. The interface is compatible with standard-mode and fast-mode I²C interface specifications. The device also supports a Microchip proprietary PWM Single-Wire Interface (SWI), which can reduce the number of GPIOs required on the system processor and/or reduce the number of pins on connectors. When in SWI mode, the SHA104 can be operated in parasitic power mode, reducing the pin count to just 2 pins.

Each SHA104 unit ships with a unique 72-bit serial number. Also, SHA104 features a wide array of defense mechanisms specifically designed to prevent physical attacks on the device itself or logical

attacks on the data transmitted between the device and the system. Hardware restrictions on the ways in which a key is used or generated provide further defense against certain styles of attack.

An enhanced mode of self-test can be enabled by setting the SelfTest bit in the Configuration Zone. In this mode, the tests are required to run prior to the execution of the commands that require cryptographic algorithms.

The SHA104 device has a monotonic counter that can be used by the host system for a purpose of its choosing. The maximum value of the counter is limited to a maximum of 10,000 uses. A lower value can be programmed into the device during provisioning if so desired. If so desired, the counter can be attached to the symmetric key in Slot 3 to limit the use of this key. The monotonic counter will be automatically updated when the MAC command is run if the key in Slot 3 is configured for limited use.

2. Security Information

2.1 Cryptographic Standards

SHA104 follows various industry standards for the computation of cryptographic results. These reference documents are described in the following sections. See the Microchip website for further documentation on NIST CAVP certification of these cryptographic functions.

2.1.1 SHA-256

The SHA104 computes the SHA-256 digest based on the algorithm documented here:

<http://nvlpubs.nist.gov/nistpubs/FIPS/NIST.FIPS.180-4.pdf>

2.2 Security Features

2.2.1 Physical Security

The SHA104 incorporates a number of physical security features designed to protect the EEPROM contents from unauthorized exposure.

2.2.2 Random Number Generator (RNG)

The SHA104 device includes a high-quality cryptographic RNG implemented according to the NIST standards SP800-90A/B/C.

3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Operating Temperature	-40°C to +105°C
Storage Temperature	-65°C to +150°C
Maximum Operating Voltage	6.0V
DC Output Low Current	20 mA
Voltage on any Pin	-0.5V to ($V_{CC} + 0.5V$)
ESD Ratings:	
Human Body Model (HBM) ESD I ² C Devices	>4 kV
Human Body Model (HBM) ESD SWI Devices	>7 kV
Charge Device Model (CDM) ESD	>2 kV

Note: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3.2 Reliability

The SHA104 is fabricated with Microchip’s high-reliability CMOS EEPROM manufacturing technology.

Table 3-1. EEPROM Reliability

Parameter	Min	Typ.	Max.	Units
Data Retention at +55°C	>40	—	—	Years
Read Endurance	Unlimited			Read Cycles

Note:

1. The number of times that an EEPROM cell would be written is expected to be minimal for most use cases. Maximum EEPROM write cycles are expected to occur when the monotonic counter is used, which can be incremented up to 10,000 times. Similar devices in this technology have a write endurance of >100k.

3.3 DC Parameters

3.3.1 DC Parameters: All I/O Interfaces

Table 3-2. DC Parameters on All I/O Interfaces with V_{CC} Power Applied

Unless otherwise indicated, these values are applicable over the specified operating range from $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$, $V_{CC} = +1.65\text{V}$ to $+5.5\text{V}$.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Ambient Operating Temperature	T_A	-40	—	+105	°C	—
V_{CC} Ramp Rate ⁽⁴⁾	V_{RISE}	—	—	0.1	V/ μs	—
Output Low Voltage	V_{OL}	—	—	0.4	V	When the device is in Active mode, $V_{CC} = 1.65\text{V}$ to 3.6V for output-low current = 4.0 mA
		—	—	0.4	V	$V_{CC} > 3.6\text{V} = 10.0\text{ mA}^{(4)}$
Input Low Threshold	V_{IL1}	-0.5	—	$0.3 \cdot V_{CC}$	V	Device is active and CMOSEnable = 1

Table 3-2. DC Parameters on All I/O Interfaces with V_{CC} Power Applied (continued)

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Input High Threshold	V_{IH1}	$0.7 \cdot V_{CC}$	—	$V_{CC} + 0.5$	V	Device is active and CMOSEnable = 1
Input Low Threshold ^(1,2)	V_{ILO}	-0.5	—	0.5	V	Device is active and CMOSEnable = 0
Input High Threshold ^(1,2)	V_{IH0}	1.2	—	$V_{CC} + 0.5$	V	Device is active and CMOSEnable = 0
Input Low Threshold in Sleep mode ⁽⁵⁾	V_{ILS}	-0.5	—	0.5	V	Device is in Sleep mode CMOSen = 0
Input High Threshold in Sleep mode ⁽⁵⁾	V_{IHS}	1.35	—	$V_{CC} + 0.5$	V	Device is in Sleep mode CMOSen = 0
Input Leakage (I ² C Signals)	I_{IN}	-200	—	200	nA	$V_{IN} = V_{CC}$ or GND
Sleep Current ⁽³⁾	I_{SLEEP}	—	130	325 ⁽⁴⁾	nA	When the device is in Sleep mode, $V_{CC} \leq 3.6V$, I/O at either GND or V_{CC} $T_A \leq +55^\circ C$
		—	130	500	nA	$V_{CC} \leq 3.6V$, I/O at either GND or V_{CC} Full temperature Range
		—	130	1000	nA	When the device is in Sleep mode Over full V_{CC} and temperature range
Current Consumption in I/O Mode	$I_{I/O}$	—	60	250	μA	Waiting for I/O
Theta JA	θ_{JA}	—	99.1	—	$^\circ C/W$	8-lead SOIC
		—	89.5	—	$^\circ C/W$	8-pad UDFN
		—	91.5	—	$^\circ C/W$	3-lead Contact ⁽⁶⁾

Notes:

1. CMOSen = 0 must only be used when V_{CC} is between 2.0V and 5.5V and the host is running on a lower supply voltage than the client. In this mode, the input buffers are referenced to an internal supply and V_{IL} and V_{IH} levels are independent of the external V_{CC} supply over this range. For voltages lower than 2.0V, CMOSen must always be set to '1'.
2. CMOSen = 0 must not be used when SWI Parasitic Power mode is used.
3. The lowest system current will be achieved if the inputs are driven to V_{CC} or allowed to be pulled up to V_{CC} by the pull-up resistors on the signal lines.
4. This condition is characterized but not production tested.
5. When coming out of Sleep mode when CMOSen=0, the initial input thresholds are V_{ILS}/V_{IHS} . When the device is awake, the thresholds will transition to V_{ILO}/V_{IH0} .
6. For the 3-lead contact package, the Theta-JA applies when the device is soldered down to a board. Typically, this package is not mounted this way.

3.3.2 DC Parameters: Single-Wire Interface**Table 3-3.** DC Parameters on Single-Wire Interface⁽¹⁾

Unless otherwise indicated, these values are applicable over the specified operating range from $T_A = -40^\circ C$ to $+105^\circ C$, $V_{CC} = +1.65V$ to $+5.5V$.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Power Supply Voltage	V_{CC}	1.65V	—	5.5V	V	—

Table 3-3. DC Parameters on Single-Wire Interface⁽¹⁾ (continued)

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Output Low Voltage	V_{OL}	—	—	0.4	V	When the device is in Active mode, $V_{CC} = 1.65V$ to $3.6V$ for output-low current = 8.0 mA
		—	—	0.4	V	$V_{CC} > 3.6V$ 16.0 mA ⁽³⁾
Input High Leakage	I_{IH}	—	1.0	2.0	μA	$V_{IN} = V_{CC}$
Input Low Leakage	I_{IL}	-200	—	200	nA	$V_{IN} = GND$
Bus Capacitance	C_{BUS}	—	—	500	pF	—

Notes:

1. All specifications not shown can be found in the All I/O Interfaces [Table 3-2](#).
2. The Single-Wire voltage must never be greater than V_{CC} .
3. This condition is characterized but not production tested.
4. Operation over the C_{BUS} range is ensured by design and is not production tested.

3.3.3 DC Parameters: Single-Wire Interface – Parasitic Power Mode**Table 3-4.** DC Parameters on Parasitic Single-Wire Interface

Unless otherwise indicated, these values are applicable over the specified operating range from $T_A = -40^{\circ}C$ to $+105^{\circ}C$, CMOSen = '1'

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Max. I/O Voltage ⁽²⁾	V_{PUP}	2.5	—	5.5	V	—
Output Low Voltage	V_{OL}	—	—	0.4	V	When the device is in Active mode, $V_{PUP} = 2.5V$ to $3.6V$ for output-low current = 8.0 mA
Input Low Leakage ⁽⁴⁾	I_{IL}	-200	—	200	nA	$V_{IN} = GND$, $V_{CC_DVC} \geq 1.65V$
Input Low Threshold	V_{IL1}	-0.5	—	$0.3 * V_{PUP}$	V	—
Input High Threshold	V_{IH1}	$0.7 * V_{PUP}$	—	$V_{PUP} + 0.5$	V	—
Bus Capacitance	C_{BUS}	—	—	500	pF	—

Notes:

1. All specifications not shown can be found in the All I/O Interfaces [Table 3-2](#).
2. Single-Wire voltage (V_{PUP}) must never be greater than the maximum V_{PUP} operating voltage.
3. For the lowest system current, the SI/O signal must be driven to V_{PUP} by the host or allowed to be pulled up by the pull-up resistors.
4. Input High leakage cannot be measured in parasitic power mode because the device and decoupling capacitor are charged via the SI/O signal. Low leakage is valid provided device was charged to be within the operational range.
5. Operation over the C_{BUS} range is ensured by design and is not production tested.

4. SHA104 Trust Platform Variants and Provisioning Services

Microchip offers secure provisioning services for the SHA104 through the [Trust Platform](#). It leverages the [Trust Platform Design Suite](#) set of tools (TPDS) and currently offers three provisioning flows:

- Trust&GO: Pre-configured and pre-provisioned Secure Elements for fix-function Use Cases
- TrustFLEX: Pre-configured and provisioned Secure Element with customer-unique credentials
- TrustCUSTOM: Fully customizable Secure Element including configuration and provisioning with customer-unique credentials

The [Trust&GO](#) flow provides pre-configured and pre-provisioned secure elements. These products are defined to meet common use case applications for customers that do not require unique credentials. These devices are provided as is and can be ordered directly from Microchip as easily as any standard product.

The [TrustFLEX](#) flow leverages the TrustFLEX configurator to input unique customer credentials into a pre-defined configuration and generate a Secure Exchange Package. This package is, then, deployed via the Microchip Secure Provisioning System to enable device ordering. Then, only the customer designated in the Secure Exchange Package can order these devices.

The [TrustCUSTOM](#) flow leverages the TrustCUSTOM configurator and provides the ability to fully configure the SHA104 device to meet the security requirements for a given application. At the end of the process, a Secure Exchange Package that is deployed to the Microchip Secure Provisioning System is generated. Then, only the customer designated in the Secure Exchange Package can order these devices.



Important: Microchip's test sites, that provide secure provisioning services, are equipped with Hardware Security Modules (HSMs) to ensure the security of customer data throughout the provisioning process.

SHA104 Trust Platform Products

Trust Platform products are currently in development for the SHA104. Both TrustFLEX and TrustCUSTOM versions will be available.

Table 4-1. SHA104 Trust Platform Ordering Codes⁽¹⁾

Trust Platform Type	Production Ordering Code	Package Type	Temperature Range
TrustFLEX⁽²⁾	SHA104-TFLXAUTHU	8-pad UDFN	Standard Industrial. -40°C to +105°C
	SHA104-TFLXAUTHS	8-pin SOIC	Standard Industrial. -40°C to +105°C
TrustCUSTOM⁽³⁾	SHA104-TCSMU	8-pad UDFN	Standard Industrial. -40°C to +105°C
	SHA104-TCSMS	8-pin SOIC	Standard Industrial. -40°C to +105°C

Notes:

1. This table is a representative sample of Trust Platform Devices. Please refer to each Trust Platform Type for a more complete list.
2. For a complete list of ordering codes including sample devices, see the respective data sheets.
3. TrustCUSTOM sample devices correspond to the standard generic SHA104 devices. SHA104-TCSMU/SHA104-TCSMS is equivalent to SHA104-MAHDA/SHA104-SSHDA, respectively.



Attention: For SWI TrustFLEX or TrustCUSTOM variants in a 3-lead contact package, contact Microchip sales to determine availability.

5. Package Marking Information


As part of Microchip's overall security features, the part marking for all crypto devices is intentionally vague. The marking on the top of the package does not provide any information as to the actual device type or the manufacturer of the device. The alphanumeric code on the package provides manufacturing information and will vary with assembly lot. It is recommended that the packaging mark not be used as part of any incoming inspection procedure.

6. Package Drawings

6.1 8-Pad UDFN

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-21355-Q4B Rev C Sheet 1 of 2

**8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN]
Atmel Legacy Global Package Code YNZ**

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Terminals	N		8		
Pitch	e		0.50 BSC		
Overall Height	A		0.50	0.55	0.60
Standoff	A1		0.00	0.02	0.05
Terminal Thickness	A3		0.152 REF		
Overall Length	D		2.00 BSC		
Exposed Pad Length	D2		1.40	1.50	1.60
Overall Width	E		3.00 BSC		
Exposed Pad Width	E2		1.20	1.30	1.40
Terminal Width	b		0.18	0.25	0.30
Terminal Length	L		0.25	0.35	0.45
Terminal-to-Exposed-Pad	K		0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21355-Q4B Rev C Sheet 2 of 2

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.40
Contact Pad Spacing	C		2.90	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.85
Contact Pad to Center Pad (X8)	G1	0.33		
Contact Pad to Contact Pad (X6)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	


Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23355-Q4B Rev C

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	1.27 BSC		
Overall Height	A	–	–	1.75
Molded Package Thickness	A2	1.25	–	–
Standoff §	A1	0.10	–	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	–	0.50
Foot Length	L	0.40	–	1.27
Footprint	L1	1.04 REF		
Lead Thickness	c	0.17	–	0.25
Lead Width	b	0.31	–	0.51
Lead Bend Radius	R	0.07	–	–
Lead Bend Radius	R1	0.07	–	–
Foot Angle	θ	0°	–	8°
Mold Draft Angle	θ1	5°	–	15°
Lead Angle	θ2	0°	–	–


Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
- Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-OA Rev K Sheet 2 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>

**RECOMMENDED LAND PATTERN**

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-OA Rev K

6.3 3-Lead Contact

3-Lead Contact Package (LAB) - 6.54x2.5 mm Body [Contact] Atmel Legacy Global Package Code RHB


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-21303 Rev A Sheet 1 of 2

3-Lead Contact Package (LAB) - 6.54x2.5 mm Body [Contact]
Atmel Legacy Global Package Code RHB

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	3		
Pitch	e	2.00 BSC		
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Overall Length	D	6.50 BSC		
Overall Width	E	2.50 BSC		
Terminal Width	b	1.60	1.70	1.80
Terminal Length	L	2.10	2.20	2.30
Terminal-to-Terminal Spacing	K	0.30 REF		
Package Edge to Terminal Edge	f	0.30	0.40	0.50
Package Edge to Terminal Edge	g	0.05	0.15	0.25

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21303 Rev A Sheet 2 of 2

7. Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	-XX	X	XX	-X
Device	Package	Temp Range	I/O Type	Tape and Reel

Device:	SHA104: Cryptographic Co-processor with Secure Hardware-based Key Storage			
Package Options	SS	8-Lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)		
	MA	8-Pad 2 x 3 x 0.6 mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat NoLead Package (UDFN)		
	RB	3RB, 3-Lead 2.5 x 6.5 mm Body, 2.0 mm pitch, CONTACT Package (Sawn).		
Temperature Option	V	Extended Industrial Temperature Range. -40°C to 105°C		
I/O Type	CZ	Single Wire Interface		
	DA	I ² C Interface		
Tape and Reel Options	B	Tube		
	T	Tape and Reel (Size varies by package type)		

Examples:

- SHA104-SSVCZ-T: 8-Lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC), Single-Wire, Tape and Reel, 3,300 per Reel
- SHA104-SSVDA-T: 8-Lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC), I²C, Tape and Reel, 3,300 per Reel
- SHA104-MAVCZ-T: 8-Pad 2 x 3 x 0.6 mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat NoLead Package (UDFN), Single-Wire, Tape and Reel, 5,000 per Reel
- SHA104-MAVDA-T: 8-Pad 2 x 3 x 0.6 mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat NoLead Package (UDFN), IC, Tape and Reel, 5,000 per Reel
- SHA104-RBVCZ-T: Single-Wire, Tape and Reel, 5,000 per Reel, 3-Lead Contact Package
- SHA104-RBVCZ-B: Single-Wire, Tube, 56 per Tube, 3-Lead Contact Package

Notes:

1. Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
2. Small form-factor packaging options may be available. Please check www.microchip.com/packaging for small-form factor package availability, or contact your local Sales Office.

8. Revision History SHA104

Revision B (April 2025)

NOTICE

No changes were made to the actual silicon. Changes are only to the data sheet.

- [Features](#)
 - Corrected UDFN package dimension
 - Added (NIST Certified) to random number generator bullet.
- [DC Parameters: All I/O Interfaces](#):
 - Added input thresholds when in Sleep Mode (V_{ILS} , V_{IHS})
 - Updated Theta-JA values for SOIC, UDFN and 3-lead contact packages
- [Product Identification System](#): Product Identification now separate section and not part of Back Matter
- [Microchip Information](#): Back Matter simplified per Microchip's new standard

Revision A (March 2023)

- Initial data sheet release

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-0730-1

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.