

Low Jitter Crystal Oscillator

Features

- Output Frequency 2.5 MHz to 850 MHz
- PCIe Gen 1/2/3/4/5/6 Compliant
- Phase Noise as Low as 150 fs at
F0 = 156.25 MHz, Integration Bandwidth
12 kHz–20 MHz, LVPECL Output
- Ultra Low Spurs (–113 dBc Typical)
- ± 50 ppm Overvoltage and Temperature
- Supports CMOS, LVPECL, LVDS, and HCSL
Outputs
- Supply Voltage (V_{IN}) +2.375V to +3.63V
- Output Enable Option; Can Be Ordered on Pin 1
or Pin 2
- Industry-Standard and Space-Saving
5.0 mm $\times$ 3.2 mm 6-lead package (MX55) and
5.0 mm $\times$ 7.0 mm (MX57)
- –40°C to +85°C Operating Temperature Range
- Pb-Free and RoHS Compliant
- Short Production Lead Time

Applications

- Ethernet 100/400/800G
- Optical Communications
- PCIe Gen 1/2/3/4/5/6* Compliant
- Fibre Channel/SAS
- CPRI/OBSAI, XAUI and Backplane SERDES

* Common Clock Configuration

General Description


The MX55/MX57 product line is an ultra-low jitter family of industry standard crystal oscillators (XO) designed to maximize performance in networking, storage, server, and telecommunications equipment.

The MX55 employs a space-saving 3.2 mm $\times$ 5 mm package, while the MX57 is in a 5 mm $\times$ 7 mm package. These devices meet ± 50 ppm total stability across –40°C to +85°C operating temperature range, using proven high reliability assembly methods that improve long term reliability and minimize aging drift compared to traditional XO assembly processes.


With programmable output format and OE options, these XOs can be configured to be footprint compatible with any standard 6-pin XO available today. Standard options and frequencies are also available.

Please visit <http://clockworks.microchip.com/timing> to select a combination of options to customize your product, print a specific data sheet, and order samples.

Block Diagram



Package Types



MX55/57

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Input Voltage, (V_{IN})	−0.3V to V_{DD} +0.3V
Supply Voltage	−0.3V to + 4.0V
ESD Protection (HBM)	2 kV
ESD Protection (MM)	200V
ESD Protection (CDM)	1.5 kV

† **Notice:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: ELECTRICAL CHARACTERISTICS

Electrical Characteristics: V_{DD} = 2.375V to 3.63V, T_A = −40°C to +85°C.						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Supply Voltage (Note 1)	V_{DD}	2.375	—	3.63	V	—
Supply Current	I_{DD}	—	85	95	mA	Output enabled LVCMOS (no load).
		—	105	120		LVPECL
		—	80	90		LVDS
		—	85	95		HCSL
		—	68	—		Output disabled (Tri-state)
Frequency Stability	Δf	—	—	±50	ppm	Inclusive of initial accuracy, temperature drift, aging, shock and vibration.
Start-up Time	t_{SU}	—	—	20	ms	From 90% V_{DD} to valid clock output, $T = +25^\circ\text{C}$
PCle Refclk Jitter	$t_{jphPCle6-CC}$	—	6	12	f_{SRMS}	Refclk Jitter in Clock Generator Mode
Input Logic Levels	V_{IH}	2	—	$V_{DD}+0.3$	V	Input logic-high
	V_{IL}	−0.3	—	0.8		Input logic-low
Enable Active High Option (Note 2)	—	—	50	—	k Ω	Pull-up resistor on Pin 1 or 2
Enable Active Low Option (Note 3)	—	—	50	—	k Ω	Pull-down resistor on Pin 1 or 2
LVCMOS						
Frequency	f_0	2.5	—	250	MHz	—
Integrated Phase Noise (Random)	ϕ_j	—	131	—	f_{SRMS}	12 kHz to 5 MHz @ 25 MHz
		—	77	—		1.875 MHz to 5 MHz @ 25 MHz
Output High Voltage	V_{OH}	$V_{DD}-0.8$	—	—	V	$R_L = 50\Omega$ termination from Q to $V_{DD}-2$
Output Low Voltage	V_{OL}	—	—	0.6	V	
Output Rise/Fall Time	T_r/T_f	100	—	500	ps	—
Duty Cycle	SYM	45	—	55	%	—
LVPECL						
Frequency	f_0	2.5	—	850	MHz	—
Integrated Phase Noise (Random)	ϕ_j	—	130	—	f_{SRMS}	12 kHz to 20 MHz @ 200 MHz
		—	96	—		1.875 MHz to 20 MHz @ 200 MHz

TABLE 1-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $V_{DD} = 2.375V$ to $3.63V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$.						
Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Output High Voltage	V_{OH}	$V_{DD}-1.35$	$V_{DD}-1.01$	$V_{DD}-0.8$	V	$R_L = 50\Omega$ termination at Q and $\bar{Q}$, both to $V_{DD}-2$
Output Low Voltage	V_{OL}	$V_{DD}-2.0$	$V_{DD}-1.78$	$V_{DD}-1.6$	mV	
Output Differential Voltage	V_{OD}	0.65	0.77	0.95	mV	—
Output Rise/Fall Time	T_r/T_f	85	—	350	ps	—
Duty Cycle	SYM	45	—	55	%	—
LVDS						
Frequency	f_0	2.5	—	850	MHz	—
Integrated Phase Noise (Random)	ϕ_j	—	140	—	f_{SRMS}	12 kHz to 20 MHz @ 200 MHz
		—	94	—		1.875 MHz to 20 MHz @ 200 MHz
Output High Voltage	V_{OH}	1.248	1.375	1.602	V	$R_L = 100\Omega$ termination from Q to $\bar{Q}$
Output Low Voltage	V_{OL}	0.898	1.025	1.252	V	
Output Differential Voltage	V_{OD}	247	350	454	mV	—
Common Mode Output Voltage	V_{CM}	1.125	1.2	1.375	V	—
Output Rise/Fall Time	T_r/T_f	100	—	400	ps	—
Duty Cycle	SYM	45	—	55	%	—
HCSL						
Frequency	f_0	2.5	—	850	MHz	—
Integrated Phase Noise (Random)	ϕ_j	—	166	—	f_{SRMS}	12 kHz to 20 MHz @ 100 MHz
		—	97	—		1.875 MHz to 20 MHz @ 100 MHz
Output High Voltage	V_{OH}	660	700	850	V	$R_L = 50\Omega$ termination at Q and $\bar{Q}$ to GND
Output Low Voltage	V_{OL}	-150	0	27	mV	
Output Differential Voltage	V_{OD}	—	200	250	mV	20% to 80%
		—	250	300	—	—
Common Mode Output Voltage	V_{CM}	48	—	52	mV	Differential
Output Rise/Fall Time	T_r/T_f	150	300	450	ps	—
Duty Cycle	SYM	48	—	52	%	—

Note 1: VDD Pin should be filtered with a 0.1 μF capacitor.

2: Output is enabled if pad floated (not connected) or pulled high; output tri-stated if pulled low.

3: Output is enabled if pad floated (not connected) or pulled low; output tri-stated if pulled high.

TEMPERATURE SPECIFICATIONS (Note 1)

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Operating Temperature Range	T_A	-40	—	85	°C	Ordering Option I
Junction Operating Temperature	T_J	—	—	125	°C	—
Storage Temperature Range	T_S	-65	—	150	°C	—
Soldering Temperature	—	—	—	260	°C	10 sec. max.
Package Thermal Resistance						
Thermal Resistance from Junction to Ambient	θ_{JA}		—	53	°C/W	5 mm x 7 mm
			—	58		5 mm x 3.2 mm

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A , T_J , θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +125°C rating. Sustained junction temperatures above +125°C can impact the device reliability.

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 2-1](#) and [Table 2-2](#).

TABLE 2-1: PIN FUNCTION TABLE (ENABLE PIN 1 OPTION)

Pin Number	Pin Name	Pin Type	Description
1	OE	I	Output Enable. Active-High and Active-Low Options.
2	DNC	NC	Do not connect, Leave Floating.
3	GND	Power	Power Supply Ground.
4	Q	O	Clock Output + or Output for CMOS.
5	$\overline{Q}$	O	Clock Output – or Do Not Connect for CMOS.
6	VDD	Power	Power Supply.

TABLE 2-2: PIN FUNCTION TABLE (ENABLE PIN 2 OPTION)

Pin Number	Pin Name	Pin Type	Description
1	DNC	NC	Do not connect, Leave Floating.
2	OE	I	Output Enable. Active-High and Active-Low Options.
3	GND	Power	Power Supply Ground.
4	Q	O	Clock Output + or Output for CMOS.
5	$\overline{Q}$	O	Clock Output – or Do Not Connect for CMOS.
6	VDD	Power	Power Supply.

3.0 PERFORMANCE CHARACTERISTICS

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 3-1: LVPECL Output 156.25 MHz 12 kHz - 20 MHz 153 fs.




FIGURE 3-2: LVCMOS Output 25 MHz 12 kHz - 5 MHz 131 fs.




FIGURE 3-3: LVPECL Output 200 MHz 1.875 MHz - 20 MHz 96 fs.




FIGURE 3-4: LVPECL Output 200 MHz 12 kHz - 20 MHz 130 fs.




FIGURE 3-5: LVDS Output 200 MHz 1.875 MHz - 20 MHz 94 fs.




FIGURE 3-6: LVDS Output 200 MHz 12 kHz - 20 MHz 140 fs.




FIGURE 3-7: HCSL Output 100 MHz 1.875 MHz - 20 MHz 97 fs.




FIGURE 3-8: HCSL Output 100 MHz 12 kHz - 20 MHz 166 fs.

4.0 OUTPUT WAVEFORM




FIGURE 4-1: Output Waveform: LVPECL, LVDS, HCSL, LVCMOS.

TABLE 4-1: OUTPUT VOLTAGE SWING

Output Logic Protocol	Output Swing (mV Peak-Peak, Typical)
LVC MOS	V_{OH}, V_{OL}
LVPECL	770 mV
LVDS	350 mV
HCSL	700 mV

5.0 SOLDER REFLOW PROFILE




FIGURE 5-1: Solder Reflow Profile.

TABLE 5-1: SOLDER REFLOW

Refer to JSTD-020C	
Ramp-Up Rate (200°C to Peak Temp.)	3°C/sec. max.
Preheat Time 150°C to 200°C	60 to 180 sec.
Time Maintained above 217°C	60 to 150 sec.
Peak Temperature	255°C to 260°C
Time within 5°C of Actual Peak	20 to 40 sec.
Ramp-Down Rate	6°C/sec. max.
Time 25°C to Peak Temperature	8 minutes max.

6.0 ENVIRONMENTAL SPECIFICATIONS

TABLE 6-1: ENVIRONMENTAL SPECIFICATIONS

Parameter	Specification
Thermal Shock	MIL-STD-883, Method 1011, Condition A
Moisture Resistance	MIL-STD-883, Method 1004
Mechanical Shock	MIL-STD-883, Method 2022, Condition C
Mechanical Vibration	MIL-STD-883, Method 2007, Condition B
Resistance to Soldering Heat	J-STD-020C, Table 5-2 Pb-free Devices (Except 2 Cycles Max)
Hazardous Substance	Pb-Free/RoHS/Green Compliant
Solderability	JESD22-B102-D Method 2 (Preconditioning E)
Terminal Strength	MIL-STD-883, Method 2004, Test Condition D
Gross Leak	MIL-STD-883, Method 1014, Condition C
Fine Leak	MIL-STD-883, Method 1014, Condition A2, R1 = 2×10^{-8} ATM CC/S
Solvent Resistance	MIL-STD-202, Method 215

7.0 PACKAGING INFORMATION

7.1 Package Marking Information

6-Pin LGA* 5 mm x 7 mm	Example
XXXXXXX WNNN XXXXXXXX	MX575AB 1958 F100M000
6-Pin LGA* 3.2 mm x 5 mm	Example
XXXXXX WNNN XXXXXX	MX555A 1817 BF1000

Legend: XX...X Product code, customer-specific information, or frequency in MHz without printed decimal point

Y	Year code (last digit of calendar year)
YY	Year code (last 2 digits of calendar year)
WW	Week code (week of January 1 is week '01')
NNN	Alphanumeric traceability code
(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.


•, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle mark).

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.
Underbar (_) and/or Overbar (¯) symbol may not be to scale.

6-Lead Low 5.0 mm x 3.2 mm LGA Package Outline and Recommended Land Pattern

6-Lead Low Profile Land Grid Array (ANA) - 5.0x3.2 mm Body [LLGA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-1068A Sheet 1 of 2

6-Lead Low Profile Land Grid Array (ANA) - 5.0x3.2 mm Body [LLGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	6		
Pitch	e	1.27 BSC		
Overall Height	A	1.26	1.33	1.40
Substrate Thickness	A1	0.19	0.23	0.27
Mold Cap Height	A2	1.07	1.10	1.13
Overall Length	D	5.00 BSC		
Overall Width	E	3.20 BSC		
Terminal Pitch	E1	2.10 BSC		
Terminal Width	b	0.85	0.90	0.95
Terminal Length	L	0.85	0.90	0.95
Terminal Pullback	L1	0.05	0.10	0.15

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1068A Sheet 2 of 2

6-Lead Low Profile Land Grid Array (ANA) - 5.0x3.2 mm Body [LLGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		2.35	
Contact Pad Width (X6)	X			0.75
Contact Pad Length (X6)	Y			1.25
Spacing Between Pads (X4)	G1	0.52		
Spacing Between Pads (X3)	G2	1.10		


- Notes:
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3068A

6-Lead Low 7 mm x 5 mm LGA Package Outline and Recommended Land Pattern

6-Lead Low Profile Land Grid Array [APA] - 7x5 mm Body (LLGA)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-1071A Sheet 1 of 2

6-Lead Low Profile Land Grid Array [APA] - 7x5 mm Body (LLGA)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	6		
Pitch	e	2.54 BSC		
Overall Height	A	1.26	1.33	1.40
Substrate Thickness	A1	0.19	0.23	0.27
Mold Cap Thickness	A2	1.07	1.10	1.13
Overall Length	D	7.00 BSC		
Pitch	E1	3.70 BSC		
Overall Width	E	5.00 BSC		
Terminal Width	b	1.35	1.40	1.45
Terminal Length	L	1.05	1.10	1.15
Pullback	L1	0.05	0.10	0.15

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1071A Sheet 2 of 2

6-Lead Low Profile Land Grid Array [APA] - 7x5 mm Body (LLGA)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E		2.54 BSC	
Contact Pad Spacing	C		3.93	
Contact Pad Width (X6)	X			1.60
Contact Pad Length (X6)	Y			1.53
Contact to Contact (X4)	G1	0.94		
Contact to Contact (X3)	G2	2.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-3071A

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2018)

- Initial creation of MX55/57 Microchip data sheet DS20005972A.

Revision B (January 2023)

- Updated [Applications](#) to include PCIe Gen 5 and Gen 6.
- Updated [Features](#) section to include PCIe compliance statement.

Revision C (July 2024)

- Updated [Applications](#) to include PCIe Gen 5 and Gen 6.
- Updated [Features](#) section to include PCIe compliance statement.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.	XX	X	X	XXXMXXX	XX
Device	Crystal Frequency	Enable Pin Option	Output Logic Type	Output Frequency	Shipping
Device: MX55: Low Jitter Crystal Oscillator in 6-Pin 5 mm × 3.2 mm MX57: Low Jitter Crystal Oscillator in 6-Pin 7 mm × 5 mm Crystal Frequency: 5A (Example Only) = Option selected by ClockWorks Configurator for Manufacturing Enable Pin Option: B = Pin 1 N = Pin 2 Output Logic Type: (For Enable Pin 1) A = PECL (Active High) B = LVDS (Active High) C = CMOS (Active High) D = HCSL (Active High) F = PECL (Active Low) G = LVDS (Active Low) H = CMOS (Active Low) J = HCSL (Active Low) Output Logic Type: (For Enable Pin 2) R = PECL (Active High) S = LVDS (Active High) T = CMOS (Active High) U = HCSL (Active High) L = PECL (Active Low) M = LVDS (Active Low) N = CMOS (Active Low) P = HCSL (Active Low) Output Frequency: xxxMxxx = 2.5 MHz to 850 MHz Shipping TA = Tube RA = Tape & Reel Please visit http://clockworks.microchip.com/timing to select a combination of options to customize your product, print a specific data sheet and order samples.					
Examples: a) MX555ABF 100M000TA Low Jitter Crystal Oscillator in 6-Pin 5 mm × 3.2 mm, Pin 1 PECL Active Low, 100 MHz, Tube b) MX575ABF 100M000RA Low Jitter Crystal Oscillator in 6-Pin 5 mm × 7 mm, Pin 1 PECL Active Low, 100 MHz, Reel c) MX555ANU 100M000TA Low Jitter Crystal Oscillator in 6-Pin 5 mm × 3.2 mm, Pin 2 PECL Active Low, 250 MHz, Tube d) MX575ANN 100M000RA Low Jitter Crystal Oscillator in 6-Pin 5 mm × 7 mm, Pin 2 CMOS Active Low, 150 MHz, Reel					
Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.					

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
 - Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
 - Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
 - Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.
-

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, iGAT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Parallelizing, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICTkit, PiCtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018 - 2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

ISBN: 978-1-6683-4933-5

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Hod Hasharon
Tel: 972-9-775-5100

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820