# VSC8574-02/05

## Quad-Port 10/100/1000BASE-T PHY with Synchronous Ethernet, IEEE 1588, and QSGMII/SGMII MAC Datasheet

#### INTRODUCTION

VSC8574 is a low-power, quad-port Gigabit Ethernet transceiver with four SerDes interfaces for quad-port dual media capability. It also includes an integrated quad port two-wire serial multiplexer (MUX) to control SFPs or PoE modules. It has a low Electromagnetic Interference (EMI) line driver, and integrated line side termination resistors that conserve both power and Printed Circuit Board (PCB) space.


VSC8574 includes Microchip's IEEE® 1588 timestamping solution with encapsulation support. The device also includes dual recovered clock outputs to support Synchronous Ethernet applications. Programmable clock squelch control is included to inhibit undesirable clocks from propagating and to help prevent timing loops. VSC8574 also supports a ring resiliency feature that allows a 1000BASE-T connected PHY port to switch between master and slave timing without having to interrupt the 1000BASE-T link.

Using Microchip's EcoEthernet v2.0 PHY technology, VSC8574 supports energy efficiency features such as Energy Efficient Ethernet (EEE), ActiPHY link down power savings, and PerfectReach that can adjust power based on the cable length. It also supports fully optimized power consumption in all link speeds.


Microchip's mixed signal and Digital Signal Processing (DSP) architecture is a key operational feature of VSC8574, assuring robust performance even under less-than-favorable environmental conditions. It supports both half-duplex and full-duplex 10BASE-T, 100BASE-TX, and 1000BASE-T communication speeds over Category 5 (Cat5) Unshielded Twisted Pair (UTP) cable at distances greater than 100m, displaying excellent tolerance to NEXT, FEXT, echo, and other types of ambient environmental and system electronic noise. The device also supports four dual media ports that can support up to four 100BASE-FX, 1000BASE-X fiber, and/or triple-speed copper SFPs.

The following illustrations show a high-level, general view of typical VSC8574 applications.


## FIGURE 1: DUAL MEDIA APPLICATION DIAGRAM



## FIGURE 2: COPPER TRANSCEIVER APPLICATION DIAGRAM



#### FIGURE 3: FIBER MEDIA TRANSCEIVER APPLICATION DIAGRAM



## **Key Features**

This section lists the main features and benefits of the VSC8574 device.

#### **LOW POWER**

- Low power consumption of approximately 425 mW per port in 1000BASE-T mode, 200 mW per port in 100BASE-TX mode, 225 mW per port in 10BASE-T mode, and less than 115 mW per port in 100BASE-FX and 1000BASE-X modes
- ActiPHY™ link down power savings
- PerfectReach™ smart cable reach algorithm
- IEEE<sup>®</sup> 802.3az-2010 Energy Efficient Ethernet idle power savings

## ADVANCED CARRIER ETHERNET SUPPORT

- Support for IEEE 1588-2008 timestamping with encapsulation support
- Recovered clock outputs with programmable clock squelch control and fast link failure indication (<1 ms; worstcase <3 ms) for G.8261 Synchronous Ethernet applications</li>
- Ring resiliency for maintaining linkup integrity when switching between 1000BASE-T master and slave timing
- · Supports IEEE 802.3bf timing and synchronization standard
- Integrated quad two-wire serial mux to control SFP and PoE modules
- Support for IEEE 802.3ah unidirectional transport for 100BASE-FX and 1000BASE-X fiber media

#### WIDE RANGE OF SUPPORT

- Compliant with IEEE 802.3 (10BASE-T, 100BASE-TX, 1000BASE-T, 100BASE-FX, and 1000BASE-X) specifications
- · Support for >16 kB jumbo frames in all speeds with programmable synchronization FIFOs
- Supports Cisco QSGMII v1.3, Cisco SGMII v1.9, 1000BASE-X MACs, IEEE 1149.1 JTAG boundary scan, and IEEE 1149.6 AC-JTAG
- Available in a low-cost, 256-pin BGA package with a 17 mm × 17 mm body size

#### **FLEXIBILITY**


- VeriPHY<sup>®</sup> cable diagnostics suite provides extensive network cable information such as cable length, termination status, and open/short fault location
- · Patented, low EMI line driver with integrated line side termination resistors
- Four programmable direct-drive LEDs per port with adjustable brightness levels using register controls; bi-color LED support using two LED pins
- · Serial LED interface option
- Extensive test features including near end, far end, copper media connector, SerDes MAC/media loopback, and Ethernet packet generator with CRC error counter to decrease time-to-market

Note: All MAC interfaces must be the same—all QSGMII or SGMII.

## **Block Diagram**

The following illustration shows the primary functional blocks of the VSC8574 device.

FIGURE 4: BLOCK DIAGRAM



Note: All MAC interfaces must be the same—all QSGMII SGMII, or 1000BASE-X.

## **Contents**

Intro	oduction	1
1.0	Functional Descriptions	7
	1.1 Operating Modes	
	1.2 SerDes MAC Interface	
	1.3 SerDes Media Interface	16
	1.4 PHY Addressing and Port Mapping	17
	1.5 Cat5 Twisted Pair Media Interface	17
	1.6 Automatic Media Sense Interface Mode	20
	1.7 Reference Clock	21
	1.8 1588 Reference Clock	22
	1.9 IEEE 802.3af PoE Support	
	1.10 ActiPHY Power Management	24
	1.11 Media Recovered Clock Outputs	
	1.12 Serial Management Interface	
	1.13 LED Interface	
	1.14 Fast Link Failure Indication	
	1.15 Integrated Two-Wire Serial Multiplexer	
	1.16 GPIO Pins	
	1.17 Testing Features	
	1.18 100BASE-FX Halt Code Transmission and Reception	
	1.19 Configuration	
2.0	Registers	
	2.1 Register and Bit Conventions	
	2.2 IEEE 802.3 and Main Registers	
	2.3 Extended Page 1 Registers	
	2.4 Extended Page 2 Registers	
	2.5 Extended Page 3 Registers	
	2.6 General Purpose Registers	129
	2.7 Clause 45 Registers to Support Energy Efficient Ethernet and 802.3bf	
3.0	· ·	
	3.1 DC Characteristics	
	3.2 AC Characteristics	
	3.3 Operating Conditions	
	3.4 Stress Ratings	
4.0	Pin Descriptions	
	4.1 Pin Identifications	163
	4.2 Pin Diagram	
	4.3 Pins by Function	
5.0	Package Information	172
	5.1 Package Drawing	172
	5.2 Thermal Specifications	
	5.3 Moisture Sensitivity	
6.0		
	6.1 Link Status LED Remains on while COMA_MODE pin is Asserted High	175
	6.2 LED Pulse Stretch Enable Turns OFF LED Pins	175
	6.3 AMS and 100BASE-FX	175
	6.4 10BASE-T Signal Amplitude	175
	6.5 10BASE-T Link Recovery Failures	175
	6.6 SNR Degradation and Link Drops	
	6.7 Clause 45 Register 3.22	
	6.8 Clause 45 Register 3.1	
	6.9 Clause 45 Register Address Post-Increment	
	6.10 Fast Link Failure Indication	
	6.11 Timestamp accuracy in 10BASE-T mode	
	6.12 Near-End Loopback with AMS Enabled	
	6.13 Carrier Detect Assertion	
	6.14 Link Status not Correct in Register 24E3.2 for 100BASE-FX Operation	
	6.15 Register 28.14 does not Reflect Autonegotiation Disabled in 100BASE-FX Mode	
	6.16 Near-End Loopback Non-Functional in Protocol Transfer Mode	1/6

6.17	Fiber-Media CRC Counters Non-Functional in Protocol Transfer Mode at 10 Mbps and 100 Mbps	176
6.18	Fiber-Media Recovered Clock does not Squelch Based on Link Status	177
6.19	1000BASE-X Parallel Detect Mode with Clause 37 Autonegotiation Enabled	177
6.20	Anomalous PCS Error Indications in Energy Efficient Ethernet Mode	177
6.21	Long Link-Up Times while in Forced 100BASE-TX Mode of Operation	
6.22	Timestamp errors due to IEEE 1588 Reference Clock interruption	177
6.23	1588 bypass shall be enabled during engine reconfiguration	
6.24	Missing clock pulses on serial timestamp output interface	177
	ering Information	
	A: Revision History	
	ochip WebSite	
	Change Notification Service	
	Support	

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## **Customer Notification System**

Register on our website at www.microchip.com to receive the most current information on all of our products.

## 1.0 FUNCTIONAL DESCRIPTIONS

This section describes the functional aspects of the VSC8574 device, including available configurations, operational features, and testing functionality. It also defines the device setup parameters that configure the device for a particular application.

## 1.1 Operating Modes

The following table lists the operating modes of the VSC8574 device.

TABLE 1-1: OPERATING MODES


Operating Mode	Supported Media	Notes
QSGMII/SGMII MAC-to-1000BASE-X Link Partner	1000BASE-X	See Figure 1-1.
QSGMII/SGMII MAC-to-100BASE-FX Link Partner	100BASE-FX	See Figure 1-3.
QSGMII/SGMII MAC-to-AMS and 1000BASE-X SerDes	1000BASE-X, 10/100/1000BASE-T	See Figure 1-4.
QSGMII/SGMII MAC-to-AMS and 100BASE-FX SerDes	100BASE-FX, 10/100/1000BASE-T	See Figure 1-5.
QSGMII/SGMII MAC-to-AMS and Protocol Transfer mode	SFP/Fiber Protocol Transfer mode (10/100/1000BASE-T Cu SFP), 10/100/1000BASE-T	See Figure 1-6.
QSGMII/SGMII MAC-to-Cat5 Link Partner	10/100/1000BASE-T	See Figure 1-7.
QSGMII/SGMII MAC-to-Protocol Transfer mode	SFP/Fiber Protocol Transfer mode (10/100/1000BASE-T Cu SFP)	See Figure 1-8.
1000BASE-X MAC-to-Cat5 Link Partner	1000BASE-T only	See Figure 1-9.

Note: All MAC interfaces must be the same — all QSGMII or SGMII.

## 1.1.1 QSGMII/SGMII MAC-TO-1000BASE-X LINK PARTNER

The following illustrations and sections show the register settings used to configure a QSGMII/SGMII MAC-to-1000BASE-X link partner.

#### FIGURE 1-1: SGMII MAC-TO-1000BASE-X LINK PARTNER




#### 1.1.1.1 MAC Interface SGMII

Use the following settings to configure the SGMII MAC interface.

- Set register 19G bits 15:14 = 00.
- Set register 23 (main register) bit 12 = 0.
- Set register 18G = 0x80F0. For more information, see Table 2-48.

## FIGURE 1-2: QSGMII MAC-TO-1000BASE-X LINK PARTNER



## 1.1.1.2 MAC Interface QSGMII

Use the following settings to configure the QSGMII MAC interface.

- Set register 19G bits 15:14 = 01.
- Set register 23 (main register) bit 12 = 0.
- Set register 18G = 0x80F0. For more information, see Table 2-48.

## 1.1.1.3 Media Interface 1000BASE-X SFP Fiber (1000BASE-X Link Partner)

Use the following settings to configure the 1000BASE-X SFP fiber media interface.

- Set register 23 bits 10:8 = 010.
- Set register 0 bit 12 = 1 (enable autonegotiation).
- Set register 18G = 0x8FC1. For more information, see Table 2-48.


The F in 0x8FC1 identifies the port. To exclude a port from the configuration, set its bit to 0. For example, the configuration of port 0 and port 1 to 1000BASE-X is 0011 or 3, making the bit setting 0x83C1.

**Note:** Whenever there is a mode change a software reset (register 0 bit 15) is required to make the mode change effective. This register is cleared when read.

#### 1.1.2 QSGMII/SGMII MAC-TO-100BASE-FX LINK PARTNER

The following illustration and sections show the register settings used to configure a QSGMII/SGMII MAC-to-100BASE-FX link partner.

FIGURE 1-3: QSGMII/SGMII MAC-TO-100BASE-FX LINK PARTNER



#### 1.1.2.1 MAC Interface SGMII

Use the following settings to configure the SGMII MAC interface.

- Set register 19G bits 15:14 = 00.
- Set register 23 (main register) bit 12 = 0.
- Set register 18G = 0x80F0. For more information, see Table 2-48.

## 1.1.2.2 Media Interface 100BASE-FX SFP Fiber (100BASE-FX Link Partner)

Use the following settings to configure the 100BASE-FX SFP fiber media interface.

- Set register 23 bits 10:8 = 011.
- Set register 0 bit 12 = 0 (autonegotiation not present in 100BASE-FX PHY).
- Set register 18G = 0x8FD1. For more information, see Table 2-48.


For QSGMII only port 0 is used.

**Note:** Whenever there is a mode change a software reset (register 0 bit 15) is required to make the mode change effective. This register is cleared when read.

## 1.1.3 QSGMII/SGMII MAC-TO-AMS AND 1000BASE-X MEDIA SERDES

The following illustration and sections show the register settings used to configure a QSGMII/SGMII MAC-to-AMS and 1000BASE-X media SerDes.

#### FIGURE 1-4: QSGMII/SGMII MAC-TO-AMS AND 1000BASE-X MEDIA SERDES



#### 1.1.3.1 MAC Interface SGMII

Use the following settings to configure the SGMII MAC interface.

- Set register 19G bits 15:14 = 00.
- Set register 23 (main register) bit 12 = 0.
- Set register 18G = 0x80F0. For more information, see Table 2-48.

#### 1.1.3.2 Media Interface 1000BASE-X SFP Fiber (1000BASE-X Link Partner)

Use the following settings to configure the 1000BASE-X SFP fiber media interface.

- Set register 23 bits 10:8 = 010.
- Set register 0 bit 12 = 1 (enable autonegotiation).

## 1.1.3.3 AMS Preference Setup

Use the following settings for the AMS preferences setup.

- Set register 23 bit 10 = 1 (enable AMS).
- Set register 23 bit 11 to the port preferences.

The media selected by AMS can be read from register 20E1 bits 7:6. For more information, see Table 1-4.


For QSGMII only port 0 is used.

**Note:** Whenever there is a mode change a software reset (register 0 bit 15) is required to make the mode change effective. This register is cleared when read.

## 1.1.4 QSGMII/SGMII MAC-TO-AMS AND 100BASE-FX MEDIA SERDES

The following illustration and sections show the register settings used to configure a QSGMII/SGMII MAC-to-AMS and 100BASE-FX media SerDes.

### FIGURE 1-5: QSGMII/SGMII MAC-TO-AMS AND 100BASE-FX MEDIA SERDES



#### 1.1.4.1 MAC Interface SGMII

Use the following settings to configure the SGMII MAC interface.

- Set register 19G bits 15:14 = 00.
- Set register 23 (main register) bit 12 = 0.
- Set register 18G = 0x80F0. For more information, see Table 2-48.

#### 1.1.4.2 Media Interface 100BASE-FX SFP Fiber (100BASE-FX Link Partner)

Use the following settings to configure the 100BASE-FX SFP fiber media interface.

- Set register 23 bits 10:8 = 011.
- Set register 0 bit 12 = 1 (enable autonegotiation).

## 1.1.4.3 AMS Preference Setup

Use the following settings for the AMS preferences setup.

- Set register 23 bit 10 = 1 (enable AMS).
- · Set register 23 bit 11 to the port preferences.

The media selected by AMS can be read from register 20E1 bits 7;6. For more information, see Table 1-4.


For QSGMII only port 0 is used.

**Note:** Whenever there is a mode change a software reset (register 0 bit 15) is required to make the mode change effective. This register is cleared when read.

## 1.1.5 QSGMII/SGMII MAC-TO-AMS AND PROTOCOL TRANSFER MODE

The following illustration and sections show the register settings used to configure a QSGMII/SGMII MAC-to-AMS and Protocol Transfer mode.

### FIGURE 1-6: QSGMII/SGMII MAC-TO-AMS AND PROTOCOL TRANSFER MODE



#### 1.1.5.1 MAC Interface SGMII

Use the following settings to configure the SGMII MAC interface.

- Set register 19G bits 15:14 = 00.
- Set register 23 (main register) bit 12 = 0.
- Set register 18G = 0x80F0. For more information, see Table 2-48.

#### 1.1.5.2 Media Interface 10/100/1000BASE-T Cu-SFP

Use the following settings to configure the fiber/SFP media interface for protocol transfer mode.

- Set register 23 bits 10:8 = 001.
- Set register 0 bit 12 = 1 (enable autonegotiation).

## 1.1.5.3 AMS Preference Setup

Use the following settings for the AMS preferences setup.

- Set register 23 bit 10 = 1 (enable AMS).
- · Set register 23 bit 11 to the port preferences.

The media selected by AMS can be read from register 20E1 bits 7;6. For more information, see Table 1-4.


For QSGMII only port 0 is used.

**Note:** Whenever there is a mode change a software reset (register 0 bit 15) is required to make the mode change effective. This register is cleared when read.

## 1.1.6 QSGMII/SGMII MAC-TO-CAT5 LINK PARTNER

The following illustration and sections show the register settings used to configure a QSGMII/SGMII MAC-to-Cat5 link partner.

#### FIGURE 1-7: QSGMII/SGMII MAC-TO-CAT5 LINK PARTNER



#### 1.1.6.1 MAC Interface SGMII

Use the following settings to configure the SGMII MAC interface.

- Set register 19G bits 15:14 = 00.
- Set register 23 (main register) bit 12 = 0.
- Set register 18G = 0x80F0. For more information, see Table 2-48.


For QSGMII only port 0 is used.

**Note:** Whenever there is a mode change a software reset (register 0 bit 15) is required to make the mode change effective. This register is cleared when read.

#### 1.1.7 QSGMII/SGMII MAC-TO-PROTOCOL TRANSFER MODE

The following illustration and sections show the register settings used to configure a QSGMII/SGMII MAC-to-Protocol Transfer mode.

FIGURE 1-8: QSGMII/SGMII MAC-TO-PROTOCOL TRANSFER MODE



#### 1.1.7.1 MAC Interface SGMII

Use the following settings to configure the SGMII MAC interface.

- Set register 19G bits 15:14 = 00.
- Set register 23 (main register) bit 12 = 0.
- Set register 18G = 0x80F0. For more information, see Table 2-48.

#### 1.1.7.2 Media Interface 10/100/1000BASE-T Cu-SFP

Use the following settings to configure the fiber/SFP media interface for protocol transfer mode.

- Set register 23 bits 10:8 = 001.
- Set register 0 bit 12 = 1 (enable autonegotiation).


For QSGMII only port 0 is used.

**Note:** Whenever there is a mode change a software reset (register 0 bit 15) is required to make the mode change effective. This register is cleared when read.

#### 1.1.8 1000BASE-X MAC-TO-CAT5 LINK PARTNER

The following illustration and sections show the register settings used to configure a 1000BASE-X MAC-to-Cat5 Link Partner.

## FIGURE 1-9: 1000BASE-X MAC-TO-CAT5 LINK PARTNER



In this mode the device provides data throughput of 1000 Mbps only.

#### 1.1.8.1 MAC Interface

Use the following settings to configure the MAC interface.

- Set register 19G bits 15:14 = 00.
- Set register 23 (main register) bit 12 = 1.

## 1.1.8.2 Clause 37 MAC Autonegotiation

For clause 37 MAC autonegotiation, set register 16E3 bit 7 = 1.

**Note:** Whenever there is a mode change a software reset (register 0 bit 15) is required to make the mode change effective. This register is cleared when read.


## 1.2 SerDes MAC Interface

The VSC8574 SerDes MAC interface performs data serialization and deserialization functions using an integrated SerDes block. The interface operates in 1000BASE-X compliant mode, QSGMII mode, or SGMII mode. The SerDes and enhanced SerDes blocks have the termination resistor integrated into the device. The SerDes block also has the AC decoupling capacitors integrated in the receive path. Integrated AC decoupling is not supported in the enhanced SerDes block (QSGMII SerDes). Register 19G is a global register and only needs to be set once to configure the device. The other register bits are configured on a per-port basis and the operation either needs to be repeated for each port, or a broadcast write needs to be used by setting register 22, bit 0 to configure all the ports simultaneously.

## 1.2.1 SERDES MAC

When connected to a SerDes MAC compliant to 1000BASE-X, the VSC8574 device provides data throughput at a rate of 1000 Mbps only; 10 Mbps and 100 Mbps rates are not supported. To configure the device for SerDes MAC mode, set register 19G, bits 15:14 = 0, and register 23, bit 12 = 1. The device also supports 1000BASE-X Clause 37 MAC-side autonegotiation and is enabled through register 16E3, bit 7. To configure the rest of the device for 1000 Mbps operation, select 1000BASE-T only by disabling the 10BASE-T/100BASE-TX advertisements in register 4.


FIGURE 1-10: SERDES MAC INTERFACE



## 1.2.2 SGMII MAC

When configured to detect and switch between 10BASE-T, 100BASE-T, and 1000BASE-T data rates, the VSC8574 device can be connected to an SGMII-compatible MAC. To configure the device for SGMII MAC mode, set register 19G, bits 15:14 = 00 and register 23, bit 12 = 0. In addition, set register 18G as desired. This device also supports SGMII MAC-side autonegotiation and is enabled through register 16E3, bit 7.


FIGURE 1-11: SGMII MAC INTERFACE



#### 1.2.3 QSGMII MAC

The VSC8574 device supports a QSGMII MAC to convey four ports of network data and port speed between 10BASE-T, 100BASE-T, and 1000BASE-T data rates and operates in both half-duplex and full-duplex at all port speeds. The MAC interface protocol for each port within QSGMII can be either 1000BASE-X or SGMII, if the QSGMII MAC that the VSC8574 is connecting to supports this functionality. To configure the device for QSGMII MAC mode, set register 19G, bits 15:14 = 01. In addition, set register 18G as desired. The device also supports SGMII MAC-side autonegotiation on each individual port and is enabled through register 16E3, bit 7, of that port.

#### FIGURE 1-12: QSGMII MAC INTERFACE



#### 1.3 SerDes Media Interface

The VSC8574 device SerDes media interface performs data serialization and deserialization functions using an integrated SerDes block in the SerDes media interface. The interface operates at 1.25 Gbps speed, providing full-duplex and half-duplex for 10/100/1000 Mbps bandwidth that can connect directly to 100BASE-FX/1000BASE-X-compliant optical devices as well as to 10/100/1000BASE-T copper SFP devices. The interface also provides support for unidirectional transport as defined in IEEE 802.3-2008, Clause 66. The SerDes interface has the following operating modes:

- · QSGMII/SGMII to 1000BASE-X
- QSGMII/SGMII to 100BASE-FX
- · QSGMII/SGMII to SGMII/1000BASE-X protocol transfer

The SerDes media block has the termination resistor integrated into the device. It also has the AC decoupling capacitors integrated in the receive path.

A software reset through register 0, bit 15 is required when changing operating modes between 100BASE-FX and 1000BASE-X.

#### 1.3.1 QSGMII/SGMII TO 1000BASE-X

The 1000BASE-X SerDes media in QSGMII/SGMII mode supports IEEE 802.3 Clause 36 and Clause 37, which describe 1000BASE-X fiber autonegotiation. In this mode, control and status of the SerDes media is displayed in the VSC8574 device registers 0 through 15 in a manner similar to what is described in IEEE 802.3 Clause 28. In this mode, connected copper SFPs can only operate at 1000BASE-T speed. A link in this mode is established using autonegotiation (enabled or disabled) between the PHY and the link partner. To configure the PHY in this mode, set register 23, bits 10:8 = 010. To configure 1000BASE-X autonegotiation for this mode, set register 0, bit 12. Setting this mode and configurations can be performed individually on each of the four ports. Ethernet packet generator (EPG), cyclical redundancy check (CRC) counters, and loopback modes are supported in 1000BASE-X mode.

#### 1.3.2 QSGMII/SGMII TO 100BASE-FX

The VSC8574 supports 100BASE-FX communication speed for connecting to fiber modules such as GBICs and SFPs. This capability is facilitated by using the connections on the SerDes pins when connected to a MAC through QSGMII/SGMII. Ethernet packet generator (EPG), cyclical redundancy check (CRC) counters, and loopback modes are supported in the 100BASE-FX mode. Setting this mode and configurations can be performed individually on each of the four ports. To configure the PHY in this mode, set register 23, bits 10:8 = 011.

## 1.3.3 QSGMII TO SGMII PROTOCOL CONVERSION

QSGMII to SGMII (protocol transfer) mode is a feature that links a fiber module or triple speed 10/100/1000-T copper SFP to the QSGMII MAC through the VSC8574 device. SGMII can be converted to QSGMII with protocol conversion using this mode.

To configure the PHY in this mode, set register 23, bits 10:8 = 001. To establish the link, assert the relevant signal-detect pin.

All relevant LED modes are supported except for collision, duplex, and autonegotiation fault. The triple-speed copper SFP's link status and data type plugged into the port can be indicated by the PHY's LEDs. Setting this particular mode and configuration can be performed individually on each of the four ports within a QSGMII grouping.

#### 1.3.4 UNIDIRECTIONAL TRANSPORT FOR FIBER MEDIA

The VSC8574 device supports IEEE 802.3ah for unidirectional transport across its 1000BASE-X and 100BASE-FX fiber media. This feature enables transmission across fiber media, regardless of whether the PHY has determined that a valid link has been established (register 1, bit 2). The only valid operating modes for unidirectional fiber mode are 100BASE-FX or 1000BASE-X fiber media.

To enable this feature, set register 0, bit 5 to 1. For status of the unidirectional ability, read register 1, bit 7.

**Note:** Automatic media sensing does not work with this feature. In addition, because unidirectional fiber media must have autonegotiation disabled, SGMII autonegotiation must also be disabled (register 16E3, bit 7 = 0).

## 1.4 PHY Addressing and Port Mapping

This section contains information about PHY addressing and port mapping.

#### 1.4.1 PHY ADDRESSING

The VSC8574 includes three external PHY address pins, PHYADD[4:2], to allow control of multiple PHY devices on a system board sharing a common management bus. These pins set the most significant bits of the PHY address port map. The lower two bits of the address for each port are derived from the physical address of the port (0 to 3) and the setting of the PHY address reversal bit in register 20E1, bit 9.

#### 1.4.2 SERDES PORT MAPPING

The VSC8574 includes seven 1.25 GHz SerDes macros and one 5 GHz enhanced SerDes macro. Three of the seven SerDes macros are configured as SGMII MAC interfaces and the remaining four are configured as 1000BASE-X/100BASE-FX SerDes media interfaces. The enhanced SerDes macro can be configured as either a QSGMII MAC interface or the fourth SGMII MAC interface. The following table shows the different operating modes based on the settings of register 19G, bits 15:14.

TABLE 1-2: MAC INTERFACE MODE MAPPING

19G[15:14]	Operating Mode
00	SGMII
01	QSGMII
10	Reserved
11	Reserved


#### 1.5 Cat5 Twisted Pair Media Interface

The VSC8574 twisted pair interface is compliant with IEEE 802.3-2008 and the IEEE 802.3az-2010 standard for energy efficient Ethernet.

#### 1.5.1 VOLTAGE MODE LINE DRIVER

Unlike many other gigabit PHYs, the VSC8574 uses a patented voltage mode line driver that allows it to fully integrate the series termination resistors, which are required to connect the PHY's Cat5 interface to an external 1:1 transformer. Also, the interface does not require the user to place an external voltage on the center tap of the magnetic. The following illustration shows the connections.

FIGURE 1-13: CAT5 MEDIA INTERFACE



#### 1.5.2 CAT5 AUTONEGOTIATION AND PARALLEL DETECTION

The VSC8574 supports twisted pair autonegotiation, as defined by IEEE 802.3-2008 Clause 28 and IEEE 802.3az-2010. The autonegotiation process evaluates the advertised capabilities of the local PHY and its link partner to determine the best possible operating mode. In particular, autonegotiation can determine speed, duplex configuration, and master or slave operating modes for 1000BASE-TX. Autonegotiation also enables a connected MAC to communicate with its link partner MAC through the VSC8574 using optional next pages, which set attributes that may not otherwise be defined by the IEEE standard.

If the Category 5 (Cat5) link partner does not support autonegotiation, the VSC8574 automatically uses parallel detection to select the appropriate link speed.

Autonegotiation is disabled by clearing register 0, bit 12. When autonegotiation is disabled, the state of register bits 0.6, 0.13, and 0.8 determine the device operating speed and duplex mode.

**Note:** While 10BASE-T and 100BASE-TX do not require autonegotiation, Clause 40 has defined 1000BASE-T to require autonegotiation.

## 1.5.3 AUTOMATIC CROSSOVER AND POLARITY DETECTION

For trouble-free configuration and management of Ethernet links, the VSC8574 includes a robust automatic crossover detection feature for all three speeds on the twisted pair interface (10BASE-T, 100BASE-T, and 1000BASE T). Known as HP Auto-MDIX, the function is fully compliant with Clause 40 of IEEE 802.3-2008.

Additionally, the device detects and corrects polarity errors on all MDI pairs—a useful capability that exceeds the requirements of the standard.

Both HP Auto-MDIX detection and polarity correction are enabled in the device by default. Default settings can be changed using device register bits 18.5:4. Status bits for each of these functions are located in register 28.

**Note:** The VSC8574 can be configured to perform HP Auto-MDIX, even when autonegotiation is disabled and the link is forced into 10/100 speeds. To enable this feature, set register 18.7 to 0. To use the feature, also set register 0.12 to 0.

The HP Auto-MDIX algorithm successfully detects, corrects, and operates with any of the MDI wiring pair combinations listed in the following table, which shows that twisted pair A (of four twisted paris A, B, C, and D) is connected to the RJ45 connector 1 and 2 in normal MDI mode.

TABLE 1-3: SUPPORTED MDI PAIR COMBINATIONS

RJ45 Connections		ıs			
1, 2	3, 6	4, 5	7, 8	Mode	
Α	В	С	D	Normal MDI	
В	Α	D	С	Normal MDI-X	
Α	В	D	С	Normal MDI with pair swap on C and D pair	
В	Α	С	D	Normal MDI-X with pair swap on C and D pair	

#### 1.5.4 MANUAL HP AUTO-MDIX SETTING

As an alternative to HP Auto-MDIX detection, the PHY can be forced to be MDI or MDI-X using register 19E1, bits 3:2. Setting these bits to 10 forces MDI and setting 11 forces MDI-X. Leaving the bits 00 enables the HP Auto-MDIX setting to be based on register 18, bits 7 and 5.

#### 1.5.5 LINK SPEED DOWNSHIFT


For operation in cabling environments that are incompatible with 1000BASE-T, the VSC8574 provides an automatic link speed downshift option. When enabled, the device automatically changes its 1000BASE-T autonegotiation advertisement to the next slower speed after a set number of failed attempts at 1000BASE-T. No reset is required to get out of this state when a subsequent link partner with 1000BASE-T support is connected. This feature is useful in setting up in networks using older cable installations that include only pairs A and B, and not pairs C and D.

To configure and monitor link speed downshifting, set register 20E1, bits 4:1. For more information, see Table 2-14.

## 1.5.6 ENERGY EFFICIENT ETHERNET

The VSC8574 supports the IEEE 802.3az-2010 Energy Efficient Ethernet standard. This standard provides a method for reducing power consumption on an Ethernet link during times of low utilization. It uses low power idles (LPI) to achieve this objective.

FIGURE 1-14: LOW POWER IDLE OPERATION



Using LPI, the usage model for the link is to transmit data as fast as possible and then return to a low power idle state. Energy is saved on the link by cycling between active and low power idle states. During LPI, power is reduced by turning off unused circuits and using this method, energy use scales with bandwidth utilization.

The VSC8574 uses LPI to optimize power dissipation in 100BASE-TX and 1000BASE-T modes of operation. In addition, the IEEE 802.3az-2010 standard defines a 10BASE-Te mode that reduces transmit signal amplitude from 5V peak-to-peak to approximately 3.3V peak-to-peak. This mode reduces power consumption in 10 Mbps link speed and fully interoperates with legacy 10BASE-T compliant PHYs over 100m Cat5 cable or better.

To configure the VSC8574 in 10BASE-Te mode, set register 17E2.15 to 1 for each port. Additional energy efficient Ethernet features are controlled through Clause 45 registers. For more information, see Section 6.0, Design Considerations.

#### 1.5.7 RING RESILIENCY

Ring resiliency changes the timing reference between the master and slave PHYs without altering the master/slave configuration in 1000BASE-T mode. The master PHY transmitter sends data based on the local clock and initiates timing recovery in the receiver. The slave PHY instructs node to switch the local timing reference to the recovered clock from other PHYs in the box, freezes timing recovery, and locks clock frequency for the transmitter. The master PHY makes a smooth transition to transmission from local clock to recovered clock after timing lock is achieved.


Ring resiliency can be used in synchronous Ethernet systems, because the local clocks in each node are synchronized to a grandmaster clock.

**Note:** For ring resiliency to successfully exchange master/slave timing over 1000BASE-T, the link partner must also support ring resiliency.

## 1.6 Automatic Media Sense Interface Mode

Automatic media sense (AMS) mode automatically sets the media interface to Cat5 mode or SerDes mode. The active media mode chosen is based on the automatic media sense preferences set in the device register 23, bit 11. The following illustration shows a block diagram of AMS functionality on ports 0 through 3 of the VSC8574 device.

FIGURE 1-15: AUTOMATIC MEDIA SENSE BLOCK DIAGRAM



When both the SerDes and Cat5 media interfaces attempt to establish a link, the preferred media interface overrides a linkup of the nonpreferred media interface. For example, if the preference is set for SerDes mode and Cat5 media establishes a link, Cat5 becomes the active media interface. However, after the SerDes media interface establishes a link, the Cat5 interface drops its link because the preference was set for SerDes mode. In this scenario, the SerDes preference determines the active media source until the SerDes link is lost. Also, Cat5 media cannot link up unless there is no SerDes media link established. The following table shows the possible link conditions based on preference settings.

TABLE 1-4: AMS MEDIA PREFERENCES

Preference Setting	Cat5 Linked, Fiber Not Linked	SerDes Linked, Cat5 Not Linked	Cat5 Linked, SerDes Attempts to Link	SerDes Linked, Cat5 Attempts to Link	Both Cat5 and SerDes Attempt to Link
SerDes	Cat5	SerDes	SerDes	SerDes	SerDes
Cat5	Cat5	SerDes	Cat5	Cat5	Cat5

The status of the media mode selected by the AMS can be read from device register 20E1, bits 7:6. It indicates whether copper media, SerDes media, or no media is selected. Each PHY has four automatic media sense modes. The difference between the modes is based on the SerDes media modes:

- SGMII or QSGMII MAC to AMS and 1000BASE-X SerDes
- · SGMII or QSGMII MAC to AMS and 100BASE-FX SerDes
- SGMII or QSGMII MAC to AMS and SGMII (protocol transfer)

For more information about SerDes media mode functionality with AMS enabled, see Section 1.3, SerDes Media Interface.

#### 1.7 Reference Clock

The device reference clock supports both 25 MHz and 125 MHz clock signals. The 1588 differential input clock supports frequencies of 125 MHz to 250 MHz. Both reference clocks can be either differential or single-ended. If differential, they must be capacitively coupled and LVDS compatible.

## 1.7.1 CONFIGURING THE REFERENCE CLOCK

The REFCLK\_SEL2 pin configures the reference clock speed. The following table shows the functionality and associated reference clock frequency.


TABLE 1-5: REFCLK FREQUENCY SELECTION

REFCLK_SEL2	Frequency
0	25 MHz
1	125 MHz


## 1.7.2 SINGLE-ENDED REFCLK INPUT

To use a single-ended reference clock, an external resistor network is required. The purpose of the network is to limit the amplitude and to adjust the center of the swing. The configurations for a single-ended REFCLK, with the clock centered at 1V and a 500 mV peak-to-peak swing, are shown in the following illustrations.

## FIGURE 1-16: 2.5V CMOS SINGLE-ENDED REFCLK INPUT RESISTOR NETWORK



## FIGURE 1-17: 3.3V CMOS SINGLE-ENDED REFCLK INPUT RESISTOR NETWORK



#### FIGURE 1-18: 5V CMOS SINGLE-ENDED REFCLK INPUT RESISTOR NETWORK


5V 430
$$\Omega$$
 REFCLK\_P REFCLK\_N  $V_{DD1A}$ 

Note: A single-ended 25 MHz reference clock is not guaranteed to meet requirements for QSGMII MAC operation.

## 1.7.3 DIFFERENTIAL REFCLK INPUT

AC coupling is required when using a differential REFCLK. Differential clocks must be capacitively coupled and LVDS compatible. The following illustration shows the configuration.

FIGURE 1-19: AC COUPLING FOR REFCLK INPUT



## 1.8 1588 Reference Clock

The device 1588 reference clock input supports a continuum of frequencies between 125 MHz and 250 MHz. Both single-ended and differential clocks are supported, but differential clocks are preferred for better performance. If differential, they must be capacitively coupled and compatible. For more information about configuring the clock for single-ended operation, see Section 1.7, Reference Clock.

#### 1.8.1 ETHERNET INLINE POWERED DEVICES

The VSC8574 can detect legacy inline powered devices in Ethernet network applications. Inline powered detection capability is useful in systems that enable IP phones and other devices (such as wireless access points) to receive power directly from their Ethernet cable, similar to office digital phones receiving power from a private branch exchange (PBX) office switch over telephone cabling. This type of setup eliminates the need for an external power supply and enables the inline powered device to remain active during a power outage, assuming that the Ethernet switch is connected to an uninterrupted power supply, battery, back-up power generator, or other uninterruptable power source.

For more information about legacy inline powered device detection, visit the Cisco Web site at www.cisco.com. The following illustration shows an example of an inline powered Ethernet switch application.

Gigabit Switch Processor Control QSGMII/ SMI **SGMII** Interface Inline, PHY\_port0 PHY\_port1 PHY\_portn Power-Over-Ethernet (PoE) Power Supply Transformer Transformer Transformer **RJ-45 RJ-45 RJ-45** I/F I/F I/F Cat5 Link Link Link

FIGURE 1-20: INLINE POWERED ETHERNET SWITCH DIAGRAM

The following procedure describes the process that an Ethernet switch must perform to process inline power requests made by a link partner (LP) that is, in turn, capable of receiving inline power:

Partner

Partner

- 1. Enable the inline powered device detection mode on each VSC8574 PHY using its serial management interface. Set register bit 23E1.10 to 1.
- 2. Ensure that the VSC8574 autonegotiation enable bit (register 0.12) is also set to 1. In the application, the device sends a special fast link pulse (FLP) signal to the LP. Reading register bit 23E1.9:8 returns 00 during the search for devices that require power over Ethernet (PoE).
- 3. The VSC8574 PHY monitors its inputs for the FLP signal looped back by the LP. An LP capable of receiving PoE loops back the FLP pulses when the LP is in a powered down state. This is reported when VSC8574 register bit 23E1.9:8 reads back 01. It can also be verified as an inline power detection interrupt by reading VSC8574 register bit 26.9, which should be a 1, and which is subsequently cleared and the interrupt deasserted after the read. When an LP device does not loop back the FLP after a specific time, VSC8574 register bit 23E1.9:8 automatically resets to 10.
- 4. If the VSC8574 PHY reports that the LP requires PoE, the Ethernet switch must enable inline power on this port, externally of the PHY.
- 5. The PHY automatically disables inline powered device detection when the VSC8574 register bits 23E1.9:8 automatically reset to 10, and then automatically changes to its normal autonegotiation process. A link is then autonegotiated and established when the link status bit is set (register bit 1.2 is set to 1).
- 6. In the event of a link failure (indicated when VSC8574 register bit 1.2 reads 0), it is recommended that the inline power be disabled to the inline powered device external to the PHY. The VSC8574 PHY disables its normal autonegotiation process and re-enables its inline powered device detection mode.

## 1.9 IEEE 802.3af PoE Support

Partner

The VSC8574 device is compatible with designs that are intended for use in systems that supply power to data terminal equipment (DTE) by means of the MDI or twisted pair cable, as described in IEEE 802.3af Clause 33.

## 1.10 ActiPHY Power Management

In addition to the IEEE-specified power-down control bit (device register bit 0.11), the device also includes an ActiPHY power management mode for each PHY. This mode enables support for power-sensitive applications. It utilizes a signal-detect function that monitors the media interface for the presence of a link to determine when to automatically power-down the PHY. The PHY wakes up at a programmable interval and attempts to wake up the link partner PHY by sending a burst of FLP over copper media.

The ActiPHY power management mode in the VSC8574 is enabled on a per-port basis during normal operation at any time by setting register bit 28.6 to 1.

The following operating states are possible when ActiPHY mode is enabled:


- · Low power state
- · Link partner wake-up state
- · Normal operating state (link-up state)

The VSC8574 switches between the low power state and LP wake-up state at a programmable rate (the default is two seconds) until signal energy has been detected on the media interface pins. When signal energy is detected, the PHY enters the normal operating state. If the PHY is in its normal operating state and the link fails, the PHY returns to the low power state after the expiration of the link status time-out timer. After reset, the PHY enters the low power state.

When autonegotiation is enabled in the PHY, the ActiPHY state machine operates as described. When autonegotiation is disabled and the link is forced to use 10BASE-T or 100BASE-TX modes while the PHY is in its low power state, the PHY continues to transition between the low power and LP wake-up states until signal energy is detected on the media pins. At that time, the PHY transitions to the normal operating state and stays in that state even when the link is dropped. When autonegotiation is disabled while the PHY is in the normal operation state, the PHY stays in that state when the link is dropped and does not transition back to the low power state.

The following illustration shows the relationship between ActiPHY states and timers.

FIGURE 1-21: ACTIPHY STATE DIAGRAM



#### 1.10.1 LOW POWER STATE

In the low power state, all major digital blocks are powered down. However, the SMI interface (MDC, MDIO, and MDINT) functionality is provided.

In this state, the PHY monitors the media interface pins for signal energy. The PHY comes out of low power state and transitions to the normal operating state when signal energy is detected on the media. This happens when the PHY is connected to one of the following:

- · Autonegotiation-capable link partner
- · Another PHY in enhanced ActiPHY LP wake-up state

In the absence of signal energy on the media pins, the PHY periodically transitions from low-power state to LP wake-up state, based on the programmable sleep timer (register bits 20E1.14:13). The actual sleep time duration is randomized from –80 ms to 60 ms to avoid two linked PHYs in ActiPHY mode entering a lock-up state during operation.

#### 1.10.2 LINK PARTNER WAKE-UP STATE

In the link partner wake-up state, the PHY attempts to wake up the link partner. Up to three complete FLP bursts are sent on alternating pairs A and B of the Cat5 media for a duration based on the wake-up timer, which is set using register bits 20E1.12:11.

In this state, SMI interface (MDC, MDIO, and MDINT) functionality is provided.

After sending signal energy on the relevant media, the PHY returns to the low power state.

#### 1.10.3 NORMAL OPERATING STATE

In the normal operating state, the PHY establishes a link with a link partner. When the media is unplugged or the link partner is powered down, the PHY waits for the duration of the programmable link status time-out timer, which is set using register bit 28.7 and bit 28.2. It then enters the low power state.


## 1.10.4 IEEE 1588 TIMESTAMPING ENGINE

This section provides information about the IEEE 1588 block for the VSC8574 device.

#### 1.10.5 IEEE 1588 BLOCK OPERATION

This section describes the basic operation of the architecture, when configured to work in each of the different IEEE 1588 operation modes. The following illustration shows a block diagram of the IEEE 1588 architecture in the VSC8574 device.

FIGURE 1-22: IEEE 1588 ARCHITECTURE




## 1.10.5.1 One-Step End-to-End Transparent Clock

End-to-end transparent clocks add the residence time (time it takes to traverse from the input to the output port(s) of the system) to all Sync and Delay\_Req frames. It does not need to have any knowledge of the actual time, but if it is not locked to the frequency of the 1588 time, it will produce an error that is the ppm difference in frequency times the residence time.

When the TC is frequency-locked by means of 1588 or other methods (SyncE), the error is only caused by sampling inaccuracies.

When an E2E TC needs to recover the frequency using 1588, it must have a PHY with 1588 timestamping support before the 1588 engine, or another way of adding the local time to the correction field. The 1588 Engine is then able to receive Sync frames and adjust the local frequency to match the 1588 time. This can be done by adjusting the Time counter in each PHY or by adjusting the global Timetick clock.

FIGURE 1-23: ONE-STEP E2E TC MODE A



## 1.10.5.2 Ingress, Mode A

When the system works in one-step E2E TC mode, the system needs to forward Sync and Delay\_Req frames through the system and add residence time = Egress timestamp – Ingress timestamp to the correction field in the frame before it leaves the system.

Each time the Timestamp block detects a rising edge on the Start\_of\_Frame\_Indicator pulse (synchronized to the clock domain of the PHY core), it saves the value of the Local\_Time that is receives from the Local Time Counter into a raw\_timestamp register and converts this to raw\_timestamp\_ns. It then subtracts the value in the local\_correction register from the raw\_timestamp\_ns value and stores the result in an active\_timestamp\_ns register. The local\_correction register is programmed with the fixed latency from the measurement point to the place that the SFD is detected in the PCS/PMA logic. The timestamp block also contains a register that can be programmed with the known link asymmetry. This value is added or subtracted from the correction field, depending on the frame type.

When the frame leaves the PCS/PMA block it is loaded into a FIFO block that delays and stores the frame data for a few clock cycles to allow for later modifications of the frame. The data is also copied to the analyzer block that parses the incoming frame to detect whether it is a 1588 Sync or Delay\_Req frame belonging to the PTP domain that the system is operating on.

If the analyzer detects that the frame is a 1588 Sync or Delay\_Req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Subtract), along with the correction field of the frame. It also delivers the write offset and data size (location of the correction field inside the frame, 8 bytes wide) to the rewriter.

If the analyzer detects that the frame is not matched, it signals to the Timestamp block and the Rewriter block to ignore the frame (NOP), which allows it to pass unmodified and flushes the saved timestamp in the Timestamp block.

If the Timestamp block gets the Subtract action, it subtracts the value in the active\_timestamp\_ns register from the value it receives from the analyzer (the original correction field from the frame) and outputs the value on the New\_Field bus to the Rewriter block.

The Rewriter block continuously takes data out of the FIFO block and feeds it to the system side PCS/PMA block (or SGMII/QSGMII interface) and has a counter that keeps track of the byte positions of the frame. When the Rewriter block receives a signal from the Timestamp block (rising edge of NF) to rewrite a specific position in the frame (that information comes from the analyzer block), it overwrites the position with the data on the New\_Field bus and replaces the FCS of the frame. The rewriter also checks the original FCS of the frame to ensure that a frame that is received with a bad FCS and then modified by the rewriter is also sent out with a bad FCS. This is achieved by inverting the new FCS.

The result is that the frame send towards the system now has a correction field containing the value: original correction field – RX timestamp (converted to ns).

The following full calculations are performed:

- Sync frames: Internal Correction field = Original Correction field (Raw\_Timestamp\_ns Local\_correction) + Asymmetry
- Delay reg frames: Internal Correction field = Original Correction field (Raw Timestamp ns Local correction)

## 1.10.5.3 Egress, Mode A

The egress side works that same way as ingress, but the analyzer is setup to add the active\_timestamp to the correction field.

When a frame is received from the system side PCS/PMA block (or SGMII/QSGMII interface) it is loaded into a FIFO block that delays and stores the frame data for a few clock cycles to allow for later modifications of the frame. The data is also copied to the analyzer block that parses the incoming frame to detect whether it is a 1588 Sync or Delay\_Req frame belonging to the PTP domain that the system is operating on.

If the analyzer detects that the frame is a 1588 Sync or Delay\_Req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Add), along with the correction field of the frame. It also delivers the write offset and data size (location of the correction field inside the frame, 8 bytes wide) to the rewriter.

If the analyzer detects that the frame is not matched, it signals the Timestamp block and the Rewriter block to ignore the frame (let it pass unmodified and flush the saved timestamp in the Timestamp block).


If the Timestamp block gets the Add action, it adds the current value of the active\_timestamp\_ns register with the value of the correction field it gets from the analyzer and outputs the value on the New Field bus to the Rewriter block.

The Rewriter block continuously takes data out of the FIFO block and feeds it to the line side PCS/PMA block and has a counter that keeps track of the byte positions of the frame (detects SFD and counts until next SFD). When the Rewriter block receives a signal from the Analyzer block to rewrite a specific position in the frame, it overwrites the position with the data on the New\_Field bus and replaces the FCS of the frame. The rewriter also checks the original FCS of the frame and ensures that a frame that is received with a bad FCS and then modified by the rewriter is also sent out with a bad FCS. This is achieved by inverting the new FCS.

The following full calculations are performed:

- Sync frames: Correction field = Internal Correction field + (Raw Timestamp ns + Local correction)
- Delay\_req frames: Correction field = Internal Correction field + (Raw\_Timestamp\_ns + Local\_correction) Asymmetry

#### FIGURE 1-24: ONE-STEP E2E TC MODE B



## 1.10.5.4 Ingress, Mode B

In Ingress Mode B, all calculations are performed at the Egress port. When the system works in one-step E2E TC mode, the system need to forward Sync and Delay\_Req frames through the system and add residence time = Egress time-stamp – Ingress timestamp to the correction field in the frame before it leaves the system.

On the ingress side, when the analyzer detects Sync or Delay\_Req frames it adds the RX timestamp to the four reserved bytes in the PTP frame.

The following full calculations are performed:

- Sync frames: Reserved bytes = Raw Timestamp ns Local correction + Asymmetry
- Delay\_req frames: Reserved\_bytes = Raw\_Timestamp\_ns Local\_correction

#### 1.10.5.5 Egress, Mode B

All the calculations are done at the egress side. When the analyzer detects Sync or Delay\_Req frames it performs the following calculation:

Correction field = Original correction field + TX timestamp - RX timestamp

The value of the RX timestamp is extracted from four reserved bytes in the PTP header.

The four reserved bytes are cleared back to 0 before transmission.

The result is that every Sync and Delay\_Req frame that belongs to the PTP domain(s) and is configured as one-step E2E TC in the system will exit the system with a correction field that contains the following:

Correction field = Original correction field + TX timestamp - RX timestamp

All this is done without any interaction with a CPU system, other than the initial setup. There is no bandwidth expansion. Standard switching/routing tunneling can be done between the ingress and egress PHY, provided that the analyzers in the ingress PHY and egress PHY are set up to catch the sync and Delay\_req on both. If the PTP sync and Delay\_req frames are modified inside the system, the egress analyzer must be able to detect the egress sync and delay\_req frames; otherwise, the egress sync and Delay\_req frames will have an incorrect correction field.


The following full calculations are performed:

- Sync frames: Correction field = Original Correction field + (Raw\_Timestamp\_ns + Local\_correction) Reserved bytes
- Delay\_req frames: Correction field = Original Correction field + (Raw\_Timestamp\_ns + Local\_correction) Reserved bytes – Asymmetry

#### 1.10.6 SUPPORTING IEEE 1588 TIMESTAMPING APPLICATIONS

This section describes the integrated PTP block that supports IEEE 1588-2008 timestamping with encapsulation support.

## FIGURE 1-25: LINECARD E2E TC PHY APPLICATION



## 1.10.7 APPLICATION 1: IEEE 1588 ONE-STEP E2E TC IN SYSTEMS


Unique advantages for implementing IEEE 1588-2008:

- When several VSC8574 devices or Microchip PHYs with integrated 1588 timestamping blocks are used on all
  ports within the system that support IEEE 1588 one-step E2E TC, the rest of the system does not need to be
  IEEE 1588 aware and there is no CPU maintenance needed once the system is set up
- As all the PHYs in a system can be configured the same way, it supports fail-over of IEEE 1588 masters without any CPU intervention
- VSC8574 and another Microchip PHYs with integrated 1588 timestamping block also works for pizza box solutions, where the switch/router can be upgraded to support IEEE 1588 E2E TC
- · The requirements to the rest of the system are:
- · Delivery of a synchronous global timetick clock (or reference clock) to the PHYs
- Delivery of a global timetick load, that synchronizes the local time counters in each port.
- CPU access to each PHY to setup the required configuration. Can be MDC/MDIO or a dedicated CPU interface.

## 1.10.8 APPLICATION 2: IEEE 1588 TC AND BC IN SYSTEMS

This is the basically the same system as above, with the addition of a central IEEE 1588 engine (Boundary Clock). The 1588 engine is most likely a CPU system, possible together with hardware support functions to generate Sync frames (for BC and ordinary clock masters). The switch/fabric needs to have the ability to redirect (and copy) PTP frames to the 1588 engine for processing.

#### FIGURE 1-26: BC LINECARD APPLICATION



This solution also works for pizza boxes. To ensure that blade redundancy works, it the PHYs for the redundant blades must have the same 1588-in-the-PHY configuration.

The requirements to the rest of the system are:

- · Delivery of a synchronous global timetick clock (or reference clock) to the PHYs
- · Delivery of a global timetick load, that synchronizes the local time counters in each port
- CPU access to each PHY to setup the required configuration. For one-step support this can be MDC/MDIO. For
  two-step support, a higher speed CPU interface might be required (depending on the number of timestamps that
  are required to be read by the CPU). In blade systems it might be required to have a local CPU on the blade that
  collects the information and sends it to the 1588 engine by means of the control plane or the data plane. In
  advanced MAC/Switch devices this might be an internal CPU
- Fabric must be able to detect 1588 frames and redirect some of them to the central 1588 engine

The same solution can also be used to add Y.1731 delay measurement support. This does not require a local CPU on the blade, but the fabric must be able to redirect OAM frames to a local/central OAM processor


## 1.10.9 APPLICATION 3: ENHANCING IEEE 1588 ACCURACY FOR CE SWITCHES AND MACS

Connecting VSC8574 or other Microchip PHYs have integrated 1588 time stamping in front of the CE Switches and MACs improves the accuracy of the 1588 timestamp calculation. This is due to the clock boundary for the XAUI SGMII/QSGMII interface. It will also add support for one-step TC and BC on the Jaguar and Caracal family of devices.

#### 1.10.10 SUPPORTING ONE-STEP PEER-TO-PEER TRANSPARENT CLOCK

In P2P TC, the P2P TC device is actively sending out and receiving pDelay\_Req and pDelay\_Resp messages and calculating the path delays to each neighbor node in the PTP network. When a Sync frame traverses a P2P TC, the correction field is updated with both the residence time and the calculated path delay on the port that the Sync frame came in on.

FIGURE 1-27: DELAY MEASUREMENTS



To calculate the path delays on a link, the 1588 engine (located somewhere in the system) generates Pdelay\_Req messages on all ports. When transmitted, the actual TX timestamp t3 is saved for the CPU to read.

When a P2P TC, BC, or OC receives a Pdelay\_Req frame, it saves the Rx timestamp (t4) and generates a Pdelay\_Resp frame, which adds t5 – t4 to the correction field copied from the received Pdelay\_Req frame, where t5 is the time that the Pdelay\_Resp leaves the port (t5).

When a P2P TC receives the Pdelay\_Resp frame, it saves the RX timestamp (t6) and then calculates the path delay as (t6 – t3 – the correction field of the frame)/2. The timestamp corrections are combined into a single formula as follows:

Path delay = 
$$(t6 - (t3 + (t5 - t4))/2 = (t6 - t3 - t5 + t4)/2 = ((t4 - t3) + (t6 - t5))/2$$

The two path delays are divided by two, but in such a way as to cancel out any timing difference between the two devices.

A slight modification can be made to the algorithm to remove the CPU processing overhead of reading the t3 time stamp. To modify the algorithm, the IEEE 1588 engine should send the Pdelay\_req message with a software generated t3 value in the origin time stamp the sub-second value of the t3 time stamp in the reserved bytes of the PTP header, and a correction field of 0. The software generated t3 time stamp should just be within a second before the actual t3 time. The egress PHY should then be configured to perform E2E TC egress operation, meaning calculate the "residence time" from the inserted t3 time stamp to the actual t3 time and insert this value in the correction field of the frame. When the IEEE 1588 engine receives the corresponding Pdelay\_resp frame back it can use the software generated t3 value as the correction field of the Pdelay\_resp frame will contain a value that compensates for the actual t3 transmission time.

A P2P TC adds the calculated one-way path delay to the Ingress correction field, and this ensures that the timestamp + correction field in the egress Sync frames is accurate and a slave connected to the P2P TC only needs to add the link delay from the TC to the slave.

The following section describes both the standard and modified methods for taking P2P measurements.

### 1.10.10.1 Ingress, Special

If the analyzer detects that the frame is a 1588 Sync frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Subtract\_p2p), along with the correction field of the frame. It also delivers the write offset and data size (location of the correction field inside the frame, 8 bytes wide) to the rewriter.

If the analyzer detects that the frame is a 1588 Pdelay\_Req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Subtract), along with the correction field of the frame. It also delivers the write offset and data size (location of the correction field in the PTP header, 8 bytes wide) to the rewriter.

If the analyzer detects that the frame is a 1588 Pdelay\_Resp frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Add). It also delivers the write offset and data size (location of the correction field, 8 bytes wide) to the rewriter.

If the Timestamp block gets the Subtract\_p2p action, it subtracts the value in the active\_timestamp\_ns\_p2p register from the correction field data and outputs the value on the New Field bus to the Rewriter block.

If the Timestamp block gets the Subtract action, it subtracts the value in the active\_timestamp\_ns register from the correction field value and outputs the value on the New field bus to the Rewriter block.

If the Timestamp block gets the Add action, it adds the correction field value to the value in the active\_timestamp\_ns register and outputs the value on the New Field bus to the Rewriter block.

The following full calculations are performed:

- Sync frames: Internal Correction field = Original Correction field (Raw\_Timestamp\_ns Local correction) + Path delay + Asymmetry
- Pdelay req frames: Internal Correction field = Original Correction field (Raw Timestamp ns Local correction)
- Pdelay\_resp frames: Internal Correction field = Original Correction field + (Raw\_Timestamp\_ns Local correction) + Asymmetry

## 1.10.10.2 Egress, Special

If the analyzer detects that the frame is a 1588 Sync frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Add), along with the correction field of the frame. It also delivers the write offset and data size (location of the correction field inside the frame, 8 bytes wide) to the rewriter.

If the analyzer detects that the frame is a 1588 Pdelay\_Req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Subtract), along with the original correction field of the frame (will have the value of 0). It also delivers the write offset and data size (location of the correction field inside the frame, 8 bytes wide) to the rewriter.


If the analyzer detects that the frame is a 1588 Pdelay\_Resp frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Add), along with the original correction field of the frame. It also delivers the write offset and data size (location of the correction field inside the frame, 8 bytes wide) to the rewriter.

If the analyzer detects that the frame is not matched, it signals to the Timestamp block and the Rewriter block to ignore the frame (let it pass unmodified and flush the saved timestamp in the Timestamp block).

The following full calculations are performed:

- Sync frames: Correction field = Internal Correction field + (Raw Timestamp ns + Local correction)
- Pdelay\_req frames: Correction field = Internal Correction field (Raw\_Timestamp\_ns + Local\_correction) –
   Asymmetry
- Pdelay resp frames: Correction field = Original Correction field + (Raw Timestamp ns + Local correction)

#### FIGURE 1-28: ONE-STEP P2P TC STANDARD



#### 1.10.10.3 Ingress, Standard

If the analyzer detects that the frame is a 1588 Sync frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (subtract\_p2p), along with the correction field of the frame. It also delivers the write offset and data size (location of the correction field inside the frame, 8 bytes wide) to the rewriter.

If the analyzer detects that the frame is a 1588 Pdelay\_Req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Write). It also delivers the write offset and data size (location of the reserved 4 bytes in the PTP header we use to save the ns part of the RX timestamp, 4 bytes wide) to the rewriter.

If the analyzer detects that the frame is a 1588 Pdelay\_Resp frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Write). It also delivers the write offset and data size (location of the reserved 4 bytes in the PTP header we use to save the ns part of the RX timestamp, 4 bytes wide) to the rewriter.

If the Timestamp block gets the Subtract\_p2p action, it subtracts the value in the active\_timestamp\_ns\_p2p register from the correction\_field data and outputs the value on the New\_Field bus to the Rewriter block.

If the Timestamp block gets the Write action, it outputs the value of the active\_timestamp\_ns register on the New\_field bus to the Rewriter block.

The following full calculations are performed:

- Sync frames: Internal Correction field = Original Correction field (Raw\_Timestamp\_ns Local\_correction) + Path\_delay + Asymmetry
- Pdelay\_req frames: Reserved\_bytes = Raw\_Timestamp\_ns Local\_correction
- Pdelay\_resp frames: Reserved\_bytes = Raw\_Timestamp\_ns Local\_correction + Asymmetry

#### 1.10.10.4 Egress, Standard

If the analyzer detects that the frame is a 1588 Sync frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Add), along with the correction field of the frame. It also delivers the write offset and data size (location of the correction field inside the frame, 8 bytes wide) to the rewriter.

If the analyzer detects that the frame is a 1588 Pdelay\_Req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Write, Save), along with the original correction field of the frame (will have the value of 0). It also delivers the write offset and data size (0 No data is actually written into the frame) to the rewriter. In addition it outputs the field that holds the frame identifier (sequenceld from the PTP header) to the timestamp FIFO, to save along with the TX timestamp.

If the analyzer detects that the frame is a 1588 Pdelay\_Resp frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Add - this requires that the 1588 engine has subtracted the RX timestamp from the correction field), along with the original correction field of the frame. It also delivers the write offset and data size (location of the correction field inside the frame, 8 bytes wide) to the rewriter.

If the Timestamp block gets the Write, Save action it outputs the value of the active\_timestamp\_ns register on the New\_field bus to the Rewriter block and sets the save timestamp bit.

If the Timestamp block gets the Add action, it adds the correction field value to the value in the active\_timestamp\_ns register and outputs the value on the New Field bus to the Rewriter block.

The TX Timestamp FIFO block contains an (implementation specific) amount of buffer memory. It simply stores the TX timestamp values that it receives from the Timestamp block together with the frame identifier data it receives from the Analyzer block and has a CPU interface that allows the 1588 engine to read out the timestamp sets (Frame identifier + New TX timestamp).

The following full calculations are performed:

- Sync frames: Correction field = Internal Correction field + (Raw\_Timestamp\_ns + Local\_correction)
- Pdelay req frames: FIFO = Raw Timestamp ns + Local correction Asymmetry
- Pdelay resp frames: Correction field = Internal Correction field + (Raw Timestamp ns + Local correction)

## 1.10.11 SUPPORTING ONE-STEP BOUNDARY CLOCK/ORDINARY CLOCK

In one-step boundary clock, the BC device acts as an ordinary clock slave on one port and as master on all the other ports. On the master ports, Sync frames are transmitted from the 1588 engine that holds the Origin timestamp. These frames will have the correction field or the full TX timestamp updated on the way out though the PHY.


Master ports also receive Delay\_req from the slaves and respond with Delay\_resp messages. The Delay\_req messages are time stamped on the way through the PHY and the 1588 engine receives the Delay\_req frame and generates a Delay\_resp message. The Delay\_resp messages are not event messages and are passed though the PHY as any other frame.

The port that is configured as slave receives Sync frames from its master. The Sync frames get an RX timestamp added in the PHY and forwarded to the 1588 engine.

The 1588 engine also generates Delay\_req frames that are send out on the port that is configures as slave port.

Boundary clocks and ordinary clocks must also reply to Pdelay\_req messages just as P2P TC, but the procedure is the same as for the P2P TC, so this is not described here.

#### FIGURE 1-29: ONE-STEP E2E BC



## 1.10.11.1 Ingress

If the analyzer detects that the frame is a 1588 Sync or Delay\_req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Write). It also delivers the write offset and data size (location of the four reserved bytes in the PTP header, 4 bytes wide) to the rewriter.

If the Timestamp block gets the Write action, it puts the value of the active\_timestamp register out on the New\_field bus to the Rewriter block and the rewriter block adds this timestamp (ns part of it) to the four reserved bytes in the frame and recalculates FCS.

The following full calculations are performed:

- Sync frames: Reserved bytes = (Raw\_Timestamp\_ns Local\_correction) + Asymmetry
- Delay\_req frames: Reserved\_bytes = (Raw\_Timestamp\_ns Local\_correction)

## 1.10.11.2 Egress

If the analyzer detects that the frame is a 1588 Sync frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Write), along with correction field of the frame (contains the offset from the system PTP domain to any other domain that the frame belong to - set by the 1588 engine that generates the frame). It also delivers the write offset and data size (location of the TX timestamp inside the frame, 10 bytes wide) to the rewriter.

If the analyzer detects that the frame is a 1588 Delay\_Req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Write, Save). It also delivers the write offset and data size (location of the TX timestamp inside the frame, 10 bytes wide to the rewriter. It also outputs 10 bytes of frame identifier to the TX Timestamp FIFO, to be saved along with the TX timestamp.

If the Timestamp block gets the Write, Save action it outputs the current value from the active\_timestamp register on the New\_field bus to the Rewriter Timestamp\_fifo blocks and signals to the Timestamp FIFO block that it must save the New\_field data along with the frame identifier data it received from the Analyzer block.

The TX Timestamp FIFO block contains an (implementation specific) amount of buffer memory. It simply stores the TX timestamp values that it receives from the Timestamp block together with the frame identifier data it receives from the Analyzer block and has a CPU interface that allows the 1588 engine to read out the timestamp sets (Frame identifier + New TX timestamp).

The following full calculations are performed:


- Sync frames: OriginTimestamp = (Raw Timestamp + Local correction)
- Delay req frames: OriginTimestamp = (Raw Timestamp + Local correction) Asymmetry

### 1.10.12 SUPPORTING TWO- STEP BOUNDARY/ORDINARY CLOCK

Two-steps clocks are used in systems that cannot update the correction field on-the-fly and this requires more CPU power.

Every time a TX timestamp is sent in a frame, the 1588 engine needs to read the actual TX transmission time from the Timestamp FIFO and issue a follow-up message containing this timestamp.

# FIGURE 1-30: TWO-STEP E2E BC



### 1.10.12.1 Ingress

If the analyzer detects that the frame is a 1588 Sync or Delay\_req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Write). It also delivers the write offset and data size (location of the four reserved bytes in the PTP header, 4 bytes wide) to the rewriter.

If the Timestamp block gets the Write action, it puts the value of the active\_timestamp register out on the New\_field bus to the Rewriter block and the rewriter block adds this timestamp (ns part of it) to the four reserved bytes in the frame and recalculates FCS.

**Note:** When secure timing delivery is required, the 1588 engine must revert the four reserved bytes back to 0 before performing integrity check.

The following full calculations are performed:

- Sync frames: Reserved\_bytes = (Raw\_Timestamp Local\_correction) + Asymmetry
- Delay\_req frames: Reserved\_bytes = (Raw\_Timestamp Local\_correction)

### 1.10.12.2 Egress

If the analyzer detects that the frame is a 1588 Sync or Delay\_Req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Write, Save). The analyzer also delivers the write offset and data size (but as nothing is to be overwritten the values will be 0) to the rewriter. The analyzer outputs up to 15 bytes of frame identifier to the TX Timestamp FIFO to be saved along with the TX timestamp. The frame identifier must include, at minimum, the sequenceld field so the CPU can match the timestamp with the follow-up frame.

If the Timestamp block gets the Write, Save action it outputs the current value from the active\_timestamp register on the New\_field bus to the Rewriter (and timestamp FIFO) and sets the save\_timestamp bit. The Timestamp\_fifo block saves the New\_field data along with the frame identifier data it received from the Analyzer block.

The following full calculations are performed:


- Sync frames: FIFO = (Raw\_Timestamp + Local\_correction)
- Delay\_req frames: FIFO = (Raw\_Timestamp + Local\_correction) Asymmetry

#### 1.10.13 SUPPORTING TWO-STEP TRANSPARENT CLOCK

In two-step transparent clocks, the RX and TX timestamps are saved for the 1588 Engine to read and the follow-up message is redirected to the 1588 engine so that it can update the correction field with the residence time.

Even though two-step transparent clocks can be used with this architecture, it is also possible to process the frames in the same manner as a one-step TC, because the slaves are required to take both the corrections fields from the Sync frames and the follow-up frames into account. This significantly reduces the CPU load for the TC. The following illustration shows two-step transparent clock normal operation.

### FIGURE 1-31: TWO-STEP E2E TC



#### 1.10.13.1 Ingress

If the analyzer detects that the frame is a 1588 Sync or Delay\_Req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Write). The analyzer also delivers the write offset and data size to the rewriter (four reserved bytes in the PTP header, which will be passed out on the egress port of the system). A

changed reserved value may be significant in security protection. This method allowed the frames to be copied to the 1588 engine, so that it can extract the RX timestamp and that it knows that it needs to read the TX timestamps to be ready for the follow up message. It is also possible to save the RX timestamp value along with the TX timestamp in the TX timestamp FIFO.

If the Timestamp block gets the Write action, it outputs the current value from the active\_timestamp register on the New\_field bus to the Rewriter and the rewriter writes the ns part of the timestamp into the reserved bytes and recalculates FCS.

The following full calculations are performed:

- Sync frames: Reserved\_bytes = (Raw\_Timestamp\_ns Local\_correction) + Asymmetry
- Delay req frames: Reserved bytes = Raw Timestamp ns Local correction

## 1.10.13.2 Egress

If the analyzer detects that the frame is a 1588 Sync or Delay\_Req frame belonging to the PTP domain(s) of system, it signals to the timestamp block which action to perform (Write, Save). The analyzer also delivers the write offset and data size (but as nothing is to be overwritten the values will be 0) to the rewriter. The analyzer outputs 10 bytes of frame identifier to the TX Timestamp FIFO to be saved along with the TX timestamp. The frame identifier must include, at minimum, the sequenceld field so the CPU can match the timestamp with the follow-up frame. The analyzer also outputs the offset for the reserved fields in the PTP header to the rewriter, so that the rewriter field is reset to 0 and the temporary RX timestamp value is cleared.

If the Timestamp block gets the Write, Save action it outputs the current value from the active\_timestamp register on the New\_field bus to the Rewriter (and timestamp FIFO) and sets the save\_timestamp bit. The Timestamp\_fifo block saves the New\_field data along with the frame identifier data it received from the Analyzer block. The frame identifier data that is saved can contain the reserved field in the PTP header that was written with the RX timestamp, so that the CPU now can read the set of TX and RX timestamp from the TX timestamp FIFO.

The following full calculations are performed:

- Sync frames: FIFO = Raw\_Timestamp\_ns + Local\_correction (reserved\_bytes containing the RX timestamp saved together with TX timestamp)
- Delay\_req frames: FIFO = Raw\_Timestamp\_ns + Local\_correction Asymmetry (reserved\_bytes containing the RX timestamp saved together with TX timestamp)

### 1.10.14 CALCULATING Y.1731 OAM DELAY MEASUREMENTS

Frame delay measurements can be made as one-way and two-way delay measurements. Microchip recommends that the delay measurement be measured before the packets enter the queues, if the purpose is to measure the delay for different priority traffic, but it can be used with timestamping in the PHY to measure the delay through the network devices placed in the path between the measurement points.

The function is mainly an on-demand OAM function, but it can run continuously.


### 1.10.15 ONE-WAY DELAY MEASUREMENTS

One-way delay measurements require that the two peers are synchronized in time. When they are not synchronized, only frame delay variations can be measured.

The MEP periodically sends out 1DM OAM frames containing a TxTimeStampf value in IEEE 1588 format.


The receiver notes the time of reception of the 1DM frame and calculates the delay.

### FIGURE 1-32: Y.1731 1DM PDU FORMAT



- 1. For one-way delay measurements, both MEPs must support IEEE 1588 and be in sync.
- 2. 1DM frame is generated by the CPU, but with an empty Tx timestamp.
- 3. The frame is transmitted by the initiating MEP.
- 4. The 1DM frame is classified as an outgoing 1DM frame by the Egress PHY and the PHY rewrites the frame with the time as TxFCf.
- 5. The receiving PHY classifies the incoming 1DM frame and writes the receive timestamp in reserved place (RxTimeStampf).
- 6. The frame is received by the peer MEP.
- 7. The frame is forwarded to the CPU that can calculate the delay.

FIGURE 1-33: Y.1731 ONE-WAY DELAY



## 1.10.15.1 Ingress

If the analyzer detects that the frame is a Y.1731 1DM PDU frame belonging to the MEP, it signals to the timestamp block which action to perform (Write). The analyzer also delivers the write offset and data size (location of the RxTime-Stampf location in the frame, 8 bytes wide) to the rewriter.

If the Timestamp block gets the Write action, it puts the value of the active\_timestamp register out on the New\_field bus to the Rewriter block and the rewriter block adds this timestamp to the reserved bytes in the frame and recalculates FCS.

The following calculation is performed for 1DM frames:

RxTimeStampf = (Raw Timestamp - Local correction)

# 1.10.15.2 Egress

If the analyzer detects that the frame is a Y.1731 1DM PDU frame belonging to the MEP, it signals to the timestamp block which action to perform (Write). It also delivers the write offset and data size (location of the TxTimeStampf location in the frame, 8 bytes wide) to the rewriter.

If the Timestamp block gets the Write action, it puts the value of the active\_timestamp register out on the New\_field bus to the Rewriter block and the rewriter block adds this timestamp to the reserved bytes in the frame and recalculates FCS.

The following calculation is performed for 1DM frames:

TxTimeStampf = (Raw\_Timestamp + Local\_correction)

#### 1.10.16 TWO-WAY DELAY MEASUREMENTS


When performing two-way delay measurements, the initiating MEP transmits DMM frames containing a TxTimeStampf value. The receiving MEP replies with a DMR frame that is the same as the DMM frame, but with destination and source MAC address swapped and with a different OAMPDU opcode.

When the DMR frame is received back at the initiating MEP, the time of reception is noted and the total delay is calculated.

As an option, it is allowed to include two additional timestamps in the DMR frame: RxTimeStampf and TxTimeStampb. These contain the time that the DMM page is received for processing and the time the responding DMR reply is sent back, both in IEEE 1588 format.

Including these timestamps allow for exclusion of the processing time in the peer MEP, but it does not require that the two MEPs are synchronized.


FIGURE 1-34: Y.1731 DMM PDU FORMAT



In that case, the following frame flow is needed (two-way delay measurement):

- 1. DMM frame is generated by the CPU (initiating MEP), but with an empty Tx timestamp.
- 2. In the egress PHY the DMM frame is classified as an outgoing DMM frame from the MEP and the PHY rewrites the frame with the time as TxTimeStampf.
- 3. In the ingress PHY the frame is classified as an incoming DMM belonging to the MEP and the RxTimeStampf in the frame is written (the frame has a reserved space for this).
- 4. The DMM frame is forwarded to the MEP (CPU).
- The CPU processes the frame (swaps SA/DA MAC addresses, modifies the opcode to DMT) and sends out a DMT frame.
- 6. The outgoing DMT frame is detected in the egress PHY and the TxTimeStampb is written into the frame.
- 7. In the ingress PHY the frame is classified as an incoming DMT belonging to the MEP and the RxTimeStampb in the frame in written (the frame has a reserved space for this).
- 8. The frame is forwarded to the CPU that can calculate the delays.

#### FIGURE 1-35: Y.1731 TWO-WAY DELAY



### 1.10.16.1 Ingress

If the analyzer detects that the frame is a Y.1731 DMM PDU frame belonging to the MEP, it signals to the timestamp block which action to perform (Write). It also delivers the write offset and data size (location of the RxTimeStampf location in the frame, 8 bytes wide) to the rewriter.

If the analyzer detects that the frame is a Y.1731 DMT PDU frame belonging to the MEP, it signals to the timestamp block which action to perform (Write). It also delivers the write offset and data size (location of the RxTimeStampb location in the frame, 8 bytes wide) to the rewriter.

If the Timestamp block gets the Write action, it puts the value of the active\_timestamp register out on the New\_field bus to the Rewriter block and the rewriter block adds this timestamp to the reserved bytes in the frame and recalculates FCS.

The following calculations are performed:

- DMM frames: RxTimeStampf = (Raw\_Timestamp Local\_correction)
- DMT frames: RxTimeStampb = (Raw Timestamp Local correction)

# 1.10.16.2 Egress

If the analyzer detects that the frame is a Y.1731 DMM PDU frame belonging to the MEP, it signals to the timestamp block which action to perform (Write). It also delivers the write offset and data size (location of the TxTimeStampf location in the frame, 8 bytes wide) to the rewriter.

If the analyzer detects that the frame is a Y.1731 DMT PDU frame belonging to the MEP, it signals to the timestamp block which action to perform (Write). It also delivers the write offset and data size (location of the TxTimeStampb location in the frame, 8 bytes wide) to the rewriter.

If the Timestamp block gets the Write action, it puts the value of the active\_timestamp register out on the New\_field bus to the Rewriter block and the rewriter block adds the timestamp to the reserved bytes in the frame and recalculates FCS as follows:

- DMM frames: TxTimeStampf = (Raw\_Timestamp + Local\_correction)
- DMT frames: TxTimeStampb = (Raw Timestamp + Local correction)

#### 1.10.17 IEEE 1588 DEVICE SYNCHRONIZATION

It is important to keep all the Local Clock blocks synchronized to the accurate time over a complete system. To maintain ns accuracy, the signal routing and internal signal delays must be taken into account when configuring a system.

The architecture described in this document assumes that there is a global synchronous clock available in the system. If the system is a telecom system where the system is locked to a PRC, the system clock can be adjusted to match the PRC, meaning that once locked, the frequency of the system clock ensures that the local clocks are progressing (counting) with the accurate frequency. This system clock can be locked to the PRC using 1588, SyncE, SDH, or by other means.

A global timing signal must also be distributed to all the devices. This could be a 1 pps pulse or another slow synchronization pulse, like a 4 kHz synchronization frequency. It can also just be a one-shot pulse. The system CPU can load each local counter with the time value that happens next time the synchronization pulse goes high (+ the known delay of the synchronization pulse traces). It can also just load the same approximate time value into all the local clock blocks (again + the known delay of the synchronization pulse traces) and load them in parallel. Then the local time can be adjusted to match the actual time by adjusting the local clock blocks using the ±1 ns function.

If the Save signal is triggered synchronously on all PHYs of the system, software can read the saved timestamp in each PHY and correct the time accordingly.

If the global system clock is not synchronous, the PPM offset between system clock and the 1588 time progress can be calculated. This PPM offset can be used to calculate how many local-time-clocks is takes to reach a time offset of 1 ns and this value can be programmed into each local time block. The CPU still need to keep track of the smaller PPM offset and adjust the local time blocks with ± writes when necessary.

# 1.10.18 TIMESTAMP UPDATE

The IEEE1588 block is also called the Time Stamp Update block (TSU) and supports the implementation of IEEE 1588v2 and ITU-T Y.1731 in PHY hardware by providing a mechanism for time-stamp update (PTP) and time-stamping (OAM).

The TSU block works with other blocks to identify PTP/OAM messages, process these messages, and insert accurate timestamp updates/timestamps where necessary. For 1588 timing distribution the VSC8574 device supports ordinary clocks, boundary clocks, end-to-end transparent clocks, and peer-to-peer transparent clocks in a chassis based 1588 capable system. One-step and two-step processing is also supported. For details on the timing protocol, refer to IEEE 1588v2. For OAM details refer to ITU-T Y.1731 and G.8113.1/G.8113.2. The TSU block implements part of the functionality required for full 1588 compliance.

The 1588 protocol has four different types of messages that require action by the TSU: Sync, Delay\_Req, Pdelay\_Req, and Pdelay\_Resp. These frames may be encapsulated in other protocols, several layers deep. The processor is able to detect PTP messages within these other protocols. The supported encapsulations are as follows:


- Ethernet
- UDP over IPv4
- · UDP over IPv6
- MPLS
- · Pseudo-wires
- · PBB and PBB-TE tunnels
- IP/IP tunnel

OAM frames for delay measurement (1DM, DMM, and DMR) with the following supported encapsulations:

- Ethernet (Y.1731 Ethernet OAM)
- Ethernet in MPLS pseudo-wires (Y.1731 Ethernet OAM)
- MPLS-TP (G.8113.1 (~draft-bhh-mpls-tp-oam-y1731) and G.8113.2 (RFC6374))


The following illustration shows an overview of the supported PTP encapsulations. Note that the implementation is flexible such that encapsulations not defined here may also be covered.

FIGURE 1-36: PTP PACKET ENCAPSULATIONS



The following illustration shows the same overview of the supported encapsulations with the focus on OAM.

FIGURE 1-37: OAM PACKET ENCAPSULATIONS



There is one TSU per channel in the VSC8574 device. The TSU detects and updates up to three different encapsulations of PTP/OAM. Non-matching frames are transferred transparently. This includes IFG, preamble, and SFD. For all frames there is no bandwidth expansion/shrink.


Once these frames are detected in the receive path, they are stamped with the ingress time and forwarded for further PTP/OAM processing. In the transmit path, the correction field of the appropriate PTP message (or the Rx and Tx fields of the OAM frame) is updated with the correct timestamp. A local time counter is maintained to provide the timestamps. Implementation of some of the 1588 protocol requires interaction with the TSU block over the CPU interface and external processing.

The system has an ingress processor, egress processor, and a local time counter. The ingress and egress processing logic blocks are identical except that the timestamp FIFO is only required in the egress direction because the CPU needs to know the actual timestamps of some of the transmitted PTP frames. The CPU reads the timestamps and any associated frame information out of the timestamp FIFO. The FIFO saves the generated timestamps along with information that uniquely identifies the frame to be read out by the CPU.

The ingress and egress processing blocks run on the same clock as the data paths for the corresponding directions. The local time counter is the primary reference clock for the system and it maintains the local reference time used by the TSU logic. It should be synchronized by an external entity. The block provides a method to load and view its value when the 1588 LOAD SAVE pin is asserted. The local time counter runs at several clock frequencies.

The following illustration shows the block diagram of the TSU.

FIGURE 1-38: TSU BLOCK DIAGRAM



In both directions, the input data from the PHY layer is first fed to an SOF detect block. Data is then fed to both the programmable time-delay FIFO and the analyzer. The FIFO delays the data by the time needed to complete the operations necessary to update the PTP frame. That is, the data is delayed to the input of the rewriter so that the rewriter operations are known when the frame arrives. This includes the analyzer and timestamp processor block's functions.

The analyzer block checks the data stream and searches for PTP/OAM frames. When one is detected, it determines the appropriate operations to be performed based on the operating mode and the type of frame detected.

**Note:** The analyzer blocks of different channels share configuration registers and have identical setups.

The timestamp block waits for an SOF to be detected, captures a timestamp from the local time counter, and builds the new timestamp that is to be written into the PTP/OAM frame. Captured timestamps can be read by the CPU.

The rewriter block handles the actual writing of the new timestamp into the PTP/OAM frame. It is also able to clear parts of the frame such as the UDP checksum, if required, or it can update the frame to ensure that the UDP checksum is correct (for IPv6 PTP frames). The block also calculates the new FCS to be written to the PTP frame after updating the fields with the new timestamp.

The VSC8574 device has variable latency in the PCS block. These variations are predicted and used to compensate/maximize the accuracy of the 1588 timestamp logic.

If the time stamp update function is not used the block can be bypassed. When the TSU is bypassed, the block can be configured and then enabled and taken out of bypass mode. The change in bypass mode takes effect only when an IDLE is in the bypass register. This allows the TSU block to be switched on without corrupting data.

Pause frames pass unmodified through the TSU, but the latency may cause a violation of the allowed pause flow-control latency limits per IEEE 802.3.


#### 1.10.19 ANALYZER

The packet analyzer parses incoming packets looking for PTP/OAM frames. It determines the offset of the correction field within the packet for all PTP frames/for the time stamp in Y.1731 OAM frames. The analyzer has the following characteristics:

- · Can compare against two different filter sets plus one optimized for OAM
- · Each filter targets PTP or OAM frames
- Flexible comparator sequence with fixed start (Ethernet/SNAP) and end (PTP/OAM) comparator. Configurable intermediate comparators (Ethernet/SNAP, 2x IP/UDP/ACH, and MPLS)

The following illustration shows a block diagram of the analyzer.

FIGURE 1-39: ANALYZER BLOCK DIAGRAM



The analyzer process is divided into engines and stages. Each engine represents a particular encapsulation stack that must be matched. There are up to six stages in each engine. Each stage uses a comparator block that looks for a particular protocol. The comparison is performed stage-by-stage until the entire frame header has been parsed.

Each engine has its own master enable, so that it can be shut down for major reconfiguration, such as changes in encapsulation order, without stopping traffic. Other enabled engines are not affected.

The SOF detect block searches for the SFD in the preamble and uses that to indicate the SOF position. This information is carried along in the pipeline and also passed to the analyzer.

The first stage of the analyzer is a data path aligner that aligns the first byte of the packet (without the preamble & SFD) to byte 0 of the analyzer data path.

The encapsulation engine handles numerous types of encapsulation stacks. These can be broken down to their individual protocols, and a comparator is defined for each type. The order in which these are applied is configurable. Each comparator outputs a pattern/flow match bit and an offset to the start of the next protocol. The cumulative offset points to the time stamp field.

The sequence in which the protocol comparators are applied is determined by configuration registers associated with each comparator and the transfer of parameters between comparators is controlled by the encapsulation engine controller.

It receives the pattern match and offset information from one comparator stage and feeds the start-of-protocol position to the next comparator. This continues until the entire encapsulation stack has been parsed and always ends with the PTP/OAM stage or until a particular comparator stage cannot find a match in any of its flows. If at any point along the way no valid match is found in a particular stage, the analyzer sends the NOP communication to the timestamp block indicating that this frame does not need modification and that it should discard its timestamp.

There are two types of engines in the analyzer, one optimized for PTP frames and the other optimized for OAM frames. The two engine types are mostly identical except that the IP comparators are removed from the OAM engines. The following table shows the comparator layout per engine type and the number of flows in each comparator. There are two PTP engines and one OAM engine in each analyzer. Additional differences in the Ethernet and MPLS blocks are defined in their respective sections. For more information, see Section 1.10.19.1, Ethernet/SNAP/LLC Comparator and Section 1.10.19.2, MPLS Comparator.

TABLE 1-6: FLOWS PER ENGINE TYPE

	Number of Flows											
Comparator	PTP Engine	OAM Engine										
Ethernet 1	8	8										
Ethernet 2	8	8										
MPLS	8	8										
IP/ACH 1	8	0										
IP/ACH 2	8	0										
PTP/OAM	6	6										

Each comparator stage has an offset register that points to the beginning of the next protocol relative to the start of the current one. The offset is in bytes, and the first byte of the current protocol counts as byte 0. As an example, the offset register for a stage would be programmed to 10 when the header to match is 10 byte long. With the exception of the

MPLS stage (offsets are automatically calculated in that stage), it is the responsibility of the programmer to determine the value to put in these registers. This value must be calculated based upon the expected length of the header and is not expected to change from frame-to-frame when matching a given flow.

TABLE 1-7: ETHERNET COMPARATOR: NEXT PROTOCOL

Parameter	Width	Description
Encap_Engine_ENA	1 bit	For each encapsulation engine and enable bit that turns the engine on or off. The engine enables and disables either during IDLE (all 8 bytes must be IDLE) or at the end of a frame. If the enable bit is changed during the middle of a frame, the engine will wait until it sees either of those conditions before turning on or off.
Encap_Flow_Mode	1 bit	There is a separate bit for each engine. For each encapsulation engine:  1 = Strict flow matching, a valid frame must use the same flow IDs in all comparators in the engine except the PTP and MPLS comparators.  0 = A valid frame may match any enabled flow in all comparators If more than one encapsulation produces a match, the analyzer sends NOP to the rewriter and sets a sticky bit.

The following table shows the ID codes comparators use in the sequencing registers. The PTP packet target encapsulations require only up to five comparators.

TABLE 1-8: COMPARATOR ID CODES

ID	Name	Sequence
0	Ethernet Comparator 1	Must be the first
1	Ethernet Comparator 2	Intermediate
2	IP/UDP/ACH Comparator 1	Intermediate
3	IP/UDP/ACH Comparator 2	Intermediate
4	MPLS Comparator	Intermediate
5	PTP/OAM Comparator	Must be the last

The following sections describe the comparators. The frame format of each comparator type is described first, followed by match/mask parameter definition. All upper and lower bound ranges are inclusive and all match/mask registers work the same way. If the corresponding mask bit is 1, then the match bit is compared to the incoming frame. If a mask bit is 0, then the corresponding match bit is ignored (a wildcard).

## 1.10.19.1 Ethernet/SNAP/LLC Comparator

There are two such comparators in each engine. The first stage of each engine is always an Ethernet/SNAP/LLC comparator. The other comparator can be configured to be at any point in the chain.

Ethernet frames can have multiple formats. Frames that have an actual length value in the ether-type field (Ethernet type I) can have one of three formats: Ethernet with an EtherType (Ethernet type II), Ethernet with LLC, or Ethernet with LLC & SNAP. Each of these formats can be compounded by having one or two VLAN tags.

#### TYPE II ETHERNET

Type II Ethernet is the most common and basic type of Ethernet frame. The Length/EtherType field contains an Ether-Type value and either 0, 1, or 2 VLAN tags. Both VLAN can be of type S/C (with EtherType 0x8a88/0x8100). The payload would be the start of the next protocol.

### FIGURE 1-40: TYPE II ETHERNET BASIC FRAME FORMAT

Destination Address (DA)	Source Address (SA)	Etype	Payloa	nd			
Γ					T		
Destination Address (DA)	Source Address (SA)  5   4   3   2   1   0	VLAN 3   2	l Tag ¹ I ₀	Etype	Payloa	ıd ——	
Destination Address (DA)	Source Address (SA)	VLAN	Tag 1	VLAN	Tag 2	Etype	Payload

#### **Ethernet with LLC and SNAP**

If an Ethernet frame with LLC contains a SNAP header, it always follows a three-octet LLC header. The LLC values for DSAP & SSAP are either 0xAA or 0xAB and the control field contains 0x03. The SNAP header is five octets long and consists of two fields, the 3-octet OUI value and the 2-octet EtherType. As with the other types of Ethernet frames, this format can have 0, 1, or 2 VLAN tags. The OUI portion of the SNAP header is hard configured to be 0 or 0xf8.

The following illustration shows an Ethernet frame with a length in the Length/EtherType field, an LLC header, and a SNAP header.

### FIGURE 1-41: ETHERNET FRAME WITH SNAP

	De	stina	tion A	Addre	ss (D	A)	S	ource	Add	ress	(SA)		Len	gth	DSAP AA/AB	SSAP AA/AB	-	0	P x00000	101000	ID Ether	Туре	
- 1	5	4	3	2	1	0	5	4	3	2	1	0	1	0	תהוחט	AAIAD	UNUU	2	1	0	1	0	i

The following illustration shows an Ethernet frame with an LLC/SNAP header and a VLAN tag in the SNAP header. The Ethertype in the SNAP header is the VLAN identifier and tag immediately follows the SNAP header.

### FIGURE 1-42: ETHERNET FRAME WITH VLAN TAG AND SNAP

	Destination Address (DA)	Source Address (SA)	Length DSAPSSAP Ctl	Protocol ID 0x000000 VLAN EType VLAN Tag ID
--	--------------------------	---------------------	---------------------	--

The following illustration shows the longest form of the Ethernet frame header that needs to be supported: two VLAN tags, an LLC header, and a SNAP header.


# FIGURE 1-43: ETHERNET FRAME WITH VLAN TAGS AND SNAP

							LLC	SNAP	
Destination Address (DA)	Source Address (SA)	VLAN 1 EtherType	VLAN 1 Tag	VLAN 2 EtherType	VLAN 2 Tag	Etype	DSAPSSAP Ctl AA/AB AA/AB 0x03	Protocol ID	Payload


# PBB (PROVIDER BACKBONE BRIDGING) SUPPORT

The provider backbone bridging protocol is supported using two Ethernet comparator blocks back-to-back. The first portion of the frame has a type II Ethernet frame with either 0 or 1 VLAN tags followed by an I-tag. The following illustrations show two examples of the PBB Ethernet frame format.

## FIGURE 1-44: PBB ETHERNET FRAME FORMAT (NO B-TAG)



# FIGURE 1-45: PBB ETHERNET FRAME FORMAT (1 B-TAG)



#### **Ethernet Comparison**

The Ethernet comparator block has two forms of comparison, as follows:

- Next protocol comparison is common for all flows in the comparator. It is the single set of registers and is used to verify what the next protocol in the encapsulated stack will be.
- Flow comparison is used to match any of the possible flows within the comparator.

## **Ethernet Next Protocol Comparison**

The next protocol comparison field looks at the last EtherType field in the header (there can be multiple in the header) to verify the next protocol. It may also look at VLAN tags and the EtherType field when it is used as a length. Each has a pattern match/mask or range, and an offset.

The following table lists the next protocol parameters for the Ethernet comparator.

TABLE 1-9: ETHERNET COMPARATOR (NEXT PROTOCOL)

Parameter	Width	Description
Eth_Nxt_Comparator	3 bit	Pointer to the next comparator.
Eth_Frame_Sig_Offset	5 bit	Points to the start of the field used to build the frame signature.
Eth_VLAN-TPID_CFG	16 bit	Globally defines the value of the TPID for an S-tag, B-tag, or any other tag type other than a C-tag or I-tag.
Eth_PBB_ENA	1 bit	Configures if the packet carries PBB or not. This configuration bit is only present in the first Ethernet comparator block. PBB is disabled in Ethernet comparator block 2.
Eth_Etype_Match_Enable	1 bit	Configures if the Ethertype field match register is used or not. Only valid when the packet is a type II Ethernet packet.
Eth_Etype_Match	16 bit	If the packet is a type II Ethernet packet and Eth_Etype_Match_Enable is a 1, the Ethertype field in the packet is compared against this value.

### **Ethernet Flow Comparison**

The Ethernet flow is determined by looking at VLAN tags and either the source address (SA) or the destination address (DA). There are a configurable number of these matched sets. The following table lists the flow parameters for the Ethernet comparator.

TABLE 1-10: ETHERNET COMPARATOR (FLOW)

Parameter	Width	Description
Eth_Flow_Enable	1 bit/flow	0 = Flow disabled 1 = Flow enabled
Eth_Channel_Mask	1 bit/chann el/flow	0 = Do not use this flow match group for this channel 1 = Use this flow match group for this channel
Eth_VLAN_Tags	2 bit	Configures the number of VLAN tags in the frame (0, 1, or 2)

TABLE 1-10: ETHERNET COMPARATOR (FLOW)

Parameter	Width	Description
Eth_VLAN_Tag1_Type	1 bit	Configures the VLAN tag type for VLAN tag 1 If PBB is not enabled: 0 = C-tag, value of 0x8100 1 = S-tag, match to the value in CONF_VLAN_TPID (global for all ports/directions) If PBB enabled: 0 = S-tag (or B-tag), to the value in CONF_VLAN_TPID (global for all ports/directions) There must be 2 VLAN tags, 1 S-tag and one I-tag 1 = I-tag
Eth_VLAN_Tag2_Type	1 bit	Configures the VLAN tag type for VLAN tag 2 If PBB is not enabled: 0 = C-tag, value of 0x8100 1 = S-tag, match to the value in CONF_VLAN_TPID (global for all ports/directions) If PBB enabled: The second tag is always an I-tag and this register control bit is not used. The second tag in PBB is always an I-tag.
Eth_Ethertype_Mode	1 bit	0 = Only type 2 Ethernet frames supported, no SNAP/LLC expected 1 = Type 1 & 2 Ethernet packets supported. Logic looks at the Ethertype/length field to determine the packet type. If the field is a length (less than 0x0600), then the packet is a type 1 packet and MUST include a SNAP & 3-byte LLC header. If the field is not a length, it is assumed to be an Ethertype and SNAP/LLC must not be present
Eth_VLAN_Verify_Ena	1 bit	0 = Parse for presence of VLAN tags but do not check the values. For PBB mode, the I-tag is still always checked. 1 = Verify the VLAN tag configuration including number and value of the tags.
Eth_VLAN_Tag_Mode	2 bit	0 = No range checking on either VLAN tag 1 = Range checking on VLAN tag 1 2 = Range checking on VLAN tag 2
Eth_Addr_Match	48 bit	Matches an address field selected by Eth_Addr_Match_Mode
Eth_Addr_Match_Select	2 bit	Selects the address to match 0 = Match the destination address 1 = Match the source address 2 = Match either the source or destination address 3 = Reserved, do not use
Eth_Addr_Match_Mode	3 bits per flow	Selects the address match mode. One or multiple bits can be set in this mode register allowing any combination of match types. For unicast or multicast modes, only the MSB of the address field is checked (0 = unicast; 1 = multicast). See section 3.2.3.1 of 802.3 for more details.  0 = Match the full 48-bit address 1 = Match any unicast address 2 = Match any multicast address

TABLE 1-10: ETHERNET COMPARATOR (FLOW)

Parameter	Width	Description
Eth_VLAN_Tag1_Match	12 bit	Match field for the first VLAN tag (if configured to be present).
Eth_VLAN_Tag1_Mask	12 bit	Mask for the first VLAN tag. If a match set is not used, set this register to all 0s.
Eth_VLAN_Tag2_Match	12 bit	Match field for the update VLAN tag (if configured to be present).
Eth_VLAN_Tag2_Mask	12 bit	Mask for the second VLAN tag. If a match set is not used, set this register to all 0s.
Eth_VLAN_Tag_Range_Uppe r	12 bit	Upper limit of the range for one of the VLAN fields selected by ETH_VLAN_TAG_MODE register. If PBB mode is enabled, this register is not used for range checking but rather is the upper 12 bit of the I-tag.
Eth_VLAN_Tag_Range_Lowe r	12 bit	Lower limit of the range for one of the VLAN fields selected by ETH_VLAN_TAG_MODE register. If PBB mode is enabled, this register is not used for range checking but rather is the lower 12 bit of the I-tag SID.
Eth_Nxt_Prot_Grp_Sel	1 bit	Per flow, maps a particular flow to a next-protocol group register set. This register only appears in the Ethernet block in the OAM-optimized engine.

If the Ethernet block is part of the OAM optimized engine, there are two sets of next-protocol configuration registers. Both sets are identical except one has an \_A suffix and the other has a \_B suffix. In the per-flow registers an additional register, ETH\_NXT\_PROT\_SEL, is included to map a particular flow with a set of next protocol register set. This function allows the Ethernet block within the OAM-optimized engine to act like two separate engines with a configurable number of flows assignable to each with a total maximum number of eight flows. It effectively allows two separate protocol encapsulation stacks to be handled within the engine.

## 1.10.19.2 MPLS Comparator

The MPLS comparator block counts MPLS labels to find the start of the next protocol. The MPLS header can have anywhere from 1 to 4 labels. Each label is 32 bit long and has the format shown in the following illustration.

### FIGURE 1-46: MPLS LABEL FORMAT

												La	bel														(	Class	5	S				- Ti	ma T	Γο Li	ve		
1	9	18	17	16	1	15	14	13	3	12	11	10	9	$\perp$	8	7	6	1 :	,	4	3	3	2	1	1 0	$\perp$	2	1	0		7	6	1	5	4	3	2	1	1 0

The S bit is used to indicate the last label in the stack, as follows: If S = 0, then there is another label. If S = 1, then this is the last label in the stack.

Also, the MPLS stack can optionally be followed by a control word (CW). This is configurable per flow.

The following illustration shows a simple Ethernet packet with either one label or three labels and no control word.

# FIGURE 1-47: MPLS LABEL STACK WITHIN AN ETHERNET FRAME

CW=0	Destination Address (DA)	Source Address (SA)	Etype	Label (S=1)	Payload		
CW=0	Destination Address (DA)	Source Address (SA)	Etype	Label (S=0)	Label (S=0)	Label (S=1)	Payload

The following illustration shows an Ethernet frame with four labels and a control word. Keep in mind that this comparator is used to compare the MPLS labels and control words; the Ethernet portion is checked in the first stage.

# FIGURE 1-48: MPLS LABELS AND CONTROL WORD

CW=1	Destination Address (DA)	Source Address (SA)	Etype	Label (S=0)	Label (S=0)	Label (S=0)	Label (S=1)	Control	Payload

There could be VLAN tags between the SA and the Etype fields and, potentially, an LLC and SNAP header before the MPLS stack, but these would be handled in the Ethernet/LLC/SNAP comparator.

The only configuration registers that apply to all flows within the comparator are the match\_mode register and the nxt\_comparator register. The match mode register determines how the match filters are used and there is one per stage. Each flow has it own complete set of match registers.

TABLE 1-11: MPLS COMPARATOR: NEXT WORD

Parameter	Width	Description
MPLS_Nxt_Comparator	3 bit	Pointer to the next comparator

# TABLE 1-12: MPLS COMPARATOR: PER-FLOW

Parameter	Width	Description	
MPLS_Flow_Enable	1 bit per flow	0 = Flow disabled 1 = Flow enabled	_
MPLS_Channel_Mask	1 bit per channel per flow	0 = Do not use this flow mat 1 = Use this flow match grou	
MPLS_Ctl_Word	1 bit	Indicates if there is a 32-bit control word after the last label. This should only be set if the control word is not expected to be an ACH header. ACH headers are checked in the IP block. If the control word is a non-ACH control word, only the upper 4 bits of the control are checked and are expected to be 0.  0 = There is no control word after the last label 1 = There is expected to be a control word after the last label	
MPLS_REF_PNT	1 bit	The MPLS comparator implements a searching algorithm to properly parse the MPLS header. The search can be performed from either the top of the stack or the end of the stack.  0 = All searching is performed starting from the top of the stack  1 = All searching if performed from the end of the stack	
MPLS_STACK_DEPT H	4 bit	Each bit represents a possibin the following list.	ole stack depth, as shown
		MPLS_STACK_DEPTH Bit 0 1 2 3	Allowed Stack Depth 1 2 3 4

TABLE 1-13: MPLS RANGE\_UPPER/LOWER LABEL MAP

	MPLS_REF_PNT = 0, top-of-stack referenced	MPLS_REF_PNT=1, end-of-stack referenced
MPLS_Range_Upper/Lower_0	Top label	Third label before the end label

TABLE 1-13: MPLS RANGE\_UPPER/LOWER LABEL MAP

Parameter	MPLS_REF_PNT = 0, top-of-stack referenced	MPLS_REF_PNT=1, end-of-stack referenced
MPLS_Range_Upper/Lower_1	First label after the top label	Second label before the end label
MPLS_Range_Upper/Lower_2	Second label after the top label	First label before the end label
MPLS_Range_Upper/Lower_3	Third label after the top label	End label

The offset to the next protocol is calculated automatically. It is based upon the number of labels found and whether a control word is configured to be present. It points to the first octet after the last label or after the control word, if present.

TABLE 1-14: NEXT MPLS COMPARATOR

Parameter	Width	Description
MPLS_Range_Lower	20 bit × 4 labels	Lower value of the label range when range checking is enabled
MPLS_Range_Upper	20 bit × 4 labels	Upper value of the label range when range checking is enabled

If an exact label match is desired, set the upper and lower range values to the same value. If a label value is a don't care, then set the upper value to the maximum value and the lower value to 0.

The MPLS comparator block used in the OAM-optimized engine differs from the one used in the PTP-optimized engine.

Just like the Ethernet comparator block, there are two sets of next protocol blocks along with a next protocol association configuration field per-flow. This allows two different encapsulations to occur in a single engine.

TABLE 1-15: NEXT-PROTOCOL REGISTERS IN OAM-VERSION OF MPLS BLOCK

Parameter	Width	Description
MPLS_Nxt_Prot_Grp_Sel	1 bit per flow	Maps each flow to next-protocol-register set A or B

## 1.10.19.3 IP/UDP/ACH Comparator

The IP/UDP/ACH comparator is used to verify one of three possible formats, IPv4, IPV6, and ACH. Additionally, IPv4 and IPv6 can also have a UDP header after the IP header. There are two of these comparators and they can operate at stages 2, 3, or 4 of the analyzer pipeline. Note that if there is an IP-in-IP encapsulation, a UDP header will only exist with the inner encapsulation.

### 1.10.19.4 IPv4 Header Format

The following illustration shows an IPv4 frame header followed immediately by a UDP header. IPv4 does not always have the UDP header, but the comparator is designed to work with or without it. The Header Length field is used to verify the offset to the next protocol. It is a count of 32-bit words and does not include the UDP header. If the IPv4 frame contains a UDP header, the Source and Destination ports are also checked. These values are the same for all flows within the comparator. Note that IPv4 options, extended headers, and UDP fragments are not supported.

FIGURE 1-49: IPV4 WITH UDP

Octet/Bit	0	31			
0/0	Version Hdr Length Differentiated Services	Total Length			
0/0	Identification	Flags Fragment Offset			
IPv4	Time to Live Protocol	2 1 0 0 12 11 10 9 8 7 8 5 4 3 2 1 1 0 Header Checksum			
• •	Source Address				
16/128	Destination Address				
UDP	Source Port	Destination Port			
24/192	Length	Checksum (over-write with 0)			


**Note:** Checksum over-write with 0 occurs on ingress only. PTP applications that generate 1588 frames with this format are responsible for creating IPv4/UDP frames with a zeroed checksum upon generation from the application.

Per flow validation is performed on the Source or Destination Address in the IPv4 header. The comparator can be configured to indicate a match in the flow if the source, destination, or either the source or destination fields match.

#### 1.10.19.5 IPv6 Header Format

The following illustration shows an IPv6 frame header followed immediately by a UDP header. IPv6 does not always have the UDP header, but the comparator is designed to work with or without it. The Next Header field is used to verify the offset to the next protocol. It is a count of 32-bit words and does not include the UDP header. If the IPv6 frame contains a UDP header, the Source and Destination ports are also checked. These values are the same for all flows within the comparator.

FIGURE 1-50: IPV6 WITH UDP



Per flow validation is performed on the Source or Destination Address in the IPv6 header. The comparator can be configured to indicate a match in the flow if the source, destination, or either the source or destination fields match.

If the IPv6 frame is the inner most IP protocol, then the checksum field must be valid. This is accomplished using a pair of pad bytes after the PTP frame. The checksum is computed using one's compliment of the one's compliment sum of the IPv6 header, UDP header, and payload including the pad bytes. If any of the fields in the frame are updated, the pad byte field at the end of the frame will be updated by the PHY so that the checksum field does not have to be modified.

**Note:** IPv6 extension headers are not supported.


### 1.10.19.6 ACH Header Format

The following illustrations show ACH headers. They can appear after a MPLS label stack in place of the control word. ACH is verified as a protocol only. There are no flows within the protocol for ACH. The ACH header can optionally have a Protocol ID field. The protocol is verified using the Version, Channel type, and optional Protocol ID field.

FIGURE 1-51: ACH HEADER FORMAT

Octet/Bit	0			31
0/0	0x1	Version	Reserved	Channel Type
4/32	Protocol ID or Payload		r Payload	Payload

### FIGURE 1-52: ACH HEADER WITH PROTOCOL ID FIELD




#### 1.10.19.7 IPSec

IPSec adds security to the IP frame using an Integrity Check Value (ICV), a variable-length checksum that is encoded with a special key. The key value is known by the sender and the receiver, but not any of the devices in between. A frame must have a correct ICV to be valid. The sequence number field is a continuously incrementing value that is used to prevent replay attacks (resending a known good frame).


Little can be done with frames when IPSec is used because the 1588 block cannot recalculate the ICV and the frame cannot be modified on egress. Therefore, one-step processing cannot be performed, only two-step processing can be done. The only task here is to verify the presence of the protocol header. Stored timestamps in the TS FIFO are used to create follow-up messages. On ingress, the timestamp The following illustration shows the format of the IPSec frame. It normally appears between the IP header (IPv4 or IPv6) and the UDP header or at the start of the payload.

FIGURE 1-53: IPSEC HEADER FORMAT



There is only one set of match/mask registers associated with IPSec and they are used to verify the presence of the IPSec header. The following illustration shows the largest possible IP frame header with IPv6, IPSec, and UDP.

FIGURE 1-54: IPV6 WITH UDP AND IPSEC



# 1.10.19.8 Comparator Field Summary

The following table shows a summary of the fields and widths to verify IPv4, IPv6, and ACH protocols.

TABLE 1-16: COMPARATOR FIELD SUMMARY

Protocol	Next Protocol Fields	NPF Bit Widths	Flow Fields	Flow Bit Widths
IPv4	Header length	One 4-bit field	Source/ Destination Address	One 32-bit field
	UDP Source/Destination Port	One 32-bit field	_	_
IPv6	Next header	One 8-bit field	Source/ Destination Address	One 128-bit field
	UDP Source/Destination Port	One 32-bit field	_	_
ACH	Entire ACH header	One 64-bit field	_	_
IPSec	Next Header/Payload Length/ SPI	One 64-bit field	_	_

### 1.10.19.8.1 IP/ACH Comparator Next Protocol

The following table shows the registers used to verify the current header protocol and the next protocol. They are universal and cover IPv4, IPv6, and ACH. They can also be used to verify other future protocols.

TABLE 1-17: IP/ACH NEXT-PROTOCOL COMPARISON

Parameter	Width	Description
IP_Mode	2 bit	Specifies the mode of the comparator. If IPv4 or IPv6 is selected, the version field is automatically checked to be either 4 or 6 respectively. If another protocol mode is selected, then the version field is not automatically checked. In IPv4, the fragment offset field must be 0, and the MF flag bit (LSB of the flag field) must be 0.  0 = IPv4  1 = IPv6  2 = Other protocol, 32-bit address match  3 = Other protocol, 128-bit address match
IP_Prot_Match_1	8 bit	Match bit for Protocol field in IPv4 or next header field in IPv6
IP_Prot_Mask_1	8 bit	Mask bits for IP_Prot_Match_1. For each bit, if it is a 1, the corresponding match bit is valid. If it is 0, the corresponding match bit is ignored. Disable this match/mask set by setting the mask register to all 0's.
IP_Prot_Offset_1	5 bit	Indicates the starting position relative to the beginning of the IP frame header to start matching for the match/mask 1 register pair.
IP_Prot_Match_2	64 bit	Match bits for the IPSec header or any other desired field. For ACH, this register should be used to match the ACH header.
IP_Prot_Mask_2	64 bit	Mask bits for IP_Prot_Match_2. For each bit, if it is a 1, the corresponding match bit is valid. If it is 0, the corresponding match bit is ignored. Disable this match/mask set by setting the mask register to all 0's.
IP_Prot_Offset_2	7 bit	Indicates the starting position relative to the beginning of the IP frame header to start matching for the match/mask two-register pair.

TABLE 1-17: IP/ACH NEXT-PROTOCOL COMPARISON

Parameter	Width	Description
IP_Nxt_Protocol	8 bit	Points to the start of the next protocol relative to the beginning of this header. It is the responsibility of the programmer to determine this offset, it is not calculated automatically. Each flow within an encapsulation engine must have the same encapsulation order and each header must be the same length. This field is current protocol header length in bytes.
IP_Nxt_Comparator	3 bit	Pointer to the next comparator.  0 = Reserved  1 = Ethernet comparator 2  2 = IP/UDP/ACH comparator 1  3 = IP/UDP/ACH comparator 2  4 = Reserved  5 = PTP/OAM comparator  6,7 = Reserved
IP_Flow_Offset	5 bit	Indicates the starting position relative to the beginning of the IP frame header to start matching for the flow match/mask register pair. When used with IPv4 or 6, this will point to the first byte of the source address. When used with a protocol other that IPv4 or 6, this register points to the beginning of the field that will be used for flow matching.
IP_UDP_Checksum_Clear_Ena	1 bit	If set, the 2-byte UDP checksum should be cleared (written with zeroes). This would only be used for UDP in IPv4.
IP_UDP_Checksum_Update_Ena	1 bit	If set, the last two bytes in the UDP frame must be updated to reflect changes in the PTP or OAM frame. This is necessary to preserve the validity of the IPv6 UDP checksum.  Note that IP_UDP_Checksum_Clear_Ena & IP_UDP_Checksum_Update_Ena should never be set at the same time.
IP_UDP_Checksum_Offset	8 bit	This configuration field is only used if the protocol is IPv4. This register points to the location of the UDP checksum relative to the start of this header. This info is used later by the PTP/Y.1731 block to inform the rewriter of the location of the checksum in a UDP frame. This is normally right after the Log Message Interval field.
IP_UDP_Checksum_Width	2 bit	Specifies the length of the UDP checksum in bytes (normally 2 bytes)

The IP/ACH Comparator Flow Verification registers are used to verify the current frame against a particular flow within the engine. When this engine is used to verify IPv4 or IPv6 protocol, the flow is verified using either the source or destination address in the frame.

If the protocol is something other than IPv4 or IPv6, then the flow match can be used to match either a 32 or 128 bit field pointed to by the IP\_Flow\_Offset register. Mask bits can be used to shorten the length of the match, but there is no concept of source or destination address in this mode.

TABLE 1-18: IP/ACH COMPARATOR FLOW VERIFICATION REGISTERS

Parameter	Width	Description
IP_Flow_Ena	1 bit per flow	0 = Flow disabled 1 = Flow enabled
IP_Flow_Match_Mode	2 bit per flow	This register is only valid when the comparator block is configured to match on IPv4 or IPv6. It allows the match to be performed on the source address, destination address, or either address.  0 = Match on the source address  1 = Match on the destination address  2 = Match on either the source or the destination address
IP_Flow_Match	128 bit	Match bits for source & destination address in IPv4 & 6. Also used as the flow match for protocols other than IPv4 or 6. When used with IPv4, only the upper 32 bits are used and the remaining bits are not used.
IP_Flow_Mask	128 bit	Mask bits for IP_Flow_Match. For each bit, if it is a 1, the corresponding match bit is valid. If it is 0, the corresponding match bit is ignored.
IP_Channel_Mask	1 bit per channel per flow	Enable for this match set for this channel
IP_Frame_Sig_Offset	5 bit	Points to the start of the field that will be used to build the frame signature. This register is only present in comparators where frame signature is supported. In other words, if there is no frame signature FIFO in a particular direction, this register will be removed.

# 1.10.19.9 PT/Y.1731 OAM Comparator

The PTP/OAM comparator is always the last stage in the analyzer for each encapsulation engine. It can validate IEEE 1588 PTP frames or Y.1731 OAM frames.

# 1.10.19.10 PTP Frame Header

The following illustration shows the header of a PTP frame.

FIGURE 1-55: PTP FRAME LAYOUT


Octet/Bit 0/0	Tspt Spcfc Msg Type Domain Number Domain Number	Rsvd Vrsn PTP 3   2         0   3   2       0   0  Reserved 7   6   5   4   3   2       0   0	31  Message Length  15   14   13   12   11   10   9   8   7   8   5   4   3   2   1   0    Flag Field  15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0			
	Correction Field					
	Reserved					
	Source Port Identity [79:48]					
	79   78   77   76   75   74   73   72	71 70 69 68 67 66 65 64	63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48			
		Source Port lo	dentity [47:16]			
	47 46 45 44 43 42 41 40	39 38 37 36 35 34 33 32	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16			
	Source Port Identity [15:0] Sequence ID					
	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0			
32/256	32/256 Control Field Log Message Interval					
	7   6   5   4   3   2   1   0	7   6   5   4   3   2   1   0				

Unlike most of the other stages, there is no protocol validation for PTP frames; only interpretation of the header to determine what action to take. The first eight bytes of the header are used to determine the action to be taken. These match fields in the flow comparison registers with a corresponding set of command registers for each flow.

### 1.10.19.11 Y.1731 OAM Frame Header


1DM, DMM, and DMR are the three supported Y.1731 frame headers. The following illustration shows the header part of a 1DM Y.1731 OAM frame.

FIGURE 1-56: OAM 1DM FRAME HEADER FORMAT




The following illustration shows a DMM frame header.

FIGURE 1-57: OAM DMM FRAME HEADER FORMAT



The following illustration shows a DMR frame header.

FIGURE 1-58: OAM DMR FRAME HEADER FORMAT



As with PTP, there is no protocol validation for Y.1731 frames; only interpretation of the header to determine what action to take. The first four bytes of the header are used to determine the action to be taken.

# 1.10.19.12 PTP Comparator Action Control Registers

The following registers perform matching on the frame header and define what action is to be taken based upon the match. There is one mask register for all flows, and the rest of the registers are unique for each flow.

TABLE 1-19: PTP COMPARISON

Parameter	Width	Description	1		
PTP_Flow_Match	64 bits		Matches bits in the PTP/Y.1731 frame starting at the beginning of the protocol header		
PTP_Flow_Mask	64 bits	Mask bits fo	Mask bits for PTP_Flow_Match		
PTP_Domain_Range_Lower	8 bits	Lower range	of the domain	field to match	
PTP_Domain_Range_Upper	8 bits	Upper range	of the domain	field to match	
PTP_Domain_Range_Enable	1 bit	Enable for ra	ange checking		
PTP_Domain_Offset	5 bits	Pointer to the for range ch		or whatever field is to be used	
PTP_Action_Command	3 bits	Command Value	Mnemonic	Action	
		0	NOP	Do nothing	
		1	SUB	New correction field = Current correction field – Captured local time	
		2	SUB_P2P	New correction field = Current correction field – Local latency + path_delay	
		3	ADD	New correction field = Current correction field + Captured local time	
		4	SUB_ADD	New correction field = Current correction field + (Captured local time + Local latency – Time storage field)	
		5	WRITE_1588	Write captured local time to time storage field	
		6	WRITE_P2P	Active_timestamp_ns = captured local time and path_delay written to time storage field and correction field (deprecated command)	
		7	WRITE_NS	Write local time in nanoseconds to the new field	
		8	WRITE_NS_ P2P	Write local time in nanoseconds + p2p_delay to the new field and correction field	
PTP_Save_Local_Time	1 bit		aves the local ti or egress ports)	me to the timestamp FIFO	
PTP_Correction_Field_Offset	5 bits			correction field. Location is le PTP/OAM header.	

TABLE 1-19: PTP COMPARISON

Parameter	Width	Description
PTP_Time_Storage_Field_Offset	6 bits	Points to a location in a PTP frame where a time value can be stored or read.
PTP_Add_Delay_Asymmetry_Enable	1 bit	When enabled, the value in the delay asymmetry register is added to the correction field of the frame.
PTP_Subtract_Delay_ Asymmetry_Enable	1 bit	When enabled, the value in the delay asymmetry register is subtracted from the correction field of the frame.
PTP_Zero_Field_Offset	6 bits	Points to a location in the PTP/OAM frame to be zeroed if this function is enabled
PTP_Zero_Field_Byte_Count	4 bits	The number of bytes to be zeroed. If this field is 0, then this function is not enabled.
PTP_Modified_Frame_Byte_ Offset	3 bits	Indicates the position relative to the start of the PTP frame in bytes where the Modified_Frame_Status bit resides. This value is also used to calculate the offset from the beginning of the Ethernet packet to this field for use by the Rewriter.
PTP_Modified_Frame_Status _Update	1 bit	If set, tells the rewriter to update the value of this bit. Configuration registers inside the rewriter indicate if the bit will be set to 0 or 1.
PTP_Rewrite_Bytes	4 bits	Number of bytes in the PTP or OAM frame that must be modified by the Rewriter for the timestamp
PTP_Rewrite_Offset	8 bits	Points to where in the frame relative to the SFD that the timestamp should be updated
PTP_New_CF_Loc	8 bits	Location where the updated correction field value is written relative to the PTP header start
PTP_Channel_Mask	1 bit per channel per flow	Enable for this match set for this channel
PTP_Flow_Enable	1 bit	When set, the fields associated with this flow are all valid

The following table shows controls that are common to all flows.

TABLE 1-20: PTP COMPARISON: COMMON CONTROLS

Parameter	Width	Description
PTP_IP_CHKSUM_S el		0 = Use IP checksum controls from comparator 1 1 = Use IP checksum controls from comparator 2
FSB_Adr_Sel	2 bits	Selects the source of the address for use in the frame signature builder

The following table shows the one addition, per-flow, register.

TABLE 1-21: PTP COMPARISON: ADDITIONS FOR OAM-OPTIMIZED ENGINE

Parameter	Width	Description
PTP_NXT_Prot_Group_Mask	2 bits	There are two bits for each flow. Each bit indicates if the flow can be associated with next-protocol group A or B. One or both bits may be set. If a bit is 1 for a particular next-protocol group, then a flow match is valid if the prior comparator stages also produced matches with the same next-protocol group.

### 1.10.19.13 Future Protocol Compatibility

Except for MPLS, the comparators are not hardwired to their intended protocols. They can be used as generic field and range comparators because all of the offsets or pointers to the beginning of the fields are configurable. The IP comparator is the most generic and would probably be the first choice for validating a new protocol.

Additionally, if there are not enough comparison resources in a single comparator block to handle a new protocol, two comparators back-to-back can used by splitting up the comparison work. One portion can be validated in one comparator and then handled off to another. The only restriction is that there must beat least one 64-bit word of separation between the start of the protocol and where the second starts to operate.

### 1.10.19.14 Reconfiguration

There are three ways to perform reconfiguration:

- 1. Disable an entire encapsulation engine.
  - Once an engine has been disabled, any of the configuration registers associated with it may be modified in any order. If other encapsulation engines are still active, they will still operate normally.
- 2. Disable a flow in an active engine.
  - Each stage in the engine has an enable bit for each flow. If a flow is disabled in a stage, its registers may be modified. Once reconfiguration for a flow in a stage is complete, it can be enabled.
- 3. Disable a comparator.
  - Each comparator within the active encapsulation engine can be disabled. The ETH1 comparator in all active encapsulation engines is always on and looks for the Ethernet header. If an Ethernet header according to the configuration Typel or Type II with SNAP/LLC is not found then subsequent flows will not be matched. The ETH1 comparator cannot be disabled.

The disabling of engines and flows is always done in a clean manner so that partial matches do not occur. Flows and engines are always enabled or disabled during inter-packet gaps or at the end of a packet. This guarantees that when a new packet is received that it will be analyzed cleanly.

If strict flow matching is enabled and a flow is disabled in one of the stages, then the entire flow is automatically disabled.

If any register in a stage that applies to all flows needs to be modified, then the entire encapsulation engine must be disabled.

### 1.10.19.15 Frame Signature Builder

Along with timestamp and CRC updates, the analyzer outputs a frame signature that can be stored in the timestamp FIFO to help match frames with other info in the FIFO. This information is used by the CPU so that it can match timestamps in the timestamp FIFO with actual frames. The frame signature is up to 16 bytes long and contains information from the Ethernet header (SA or DA), IP header (SA or DA), and from the PTP or OAM frame. The frame signature is only used in the egress direction.

The PTP block contains a set of mapping registers to configure which bytes are mapped into the frame signature. The following tables show the mapping for each byte.

TABLE 1-22: FRAME SIGNATURE BYTE MAPPING

Select	Source Byte
0-23	PTP header byte number = (31-select)
24	PTP header byte number 6
25	PTP header byte number 4
26	PTP header byte number 0
27	Reserved
28-35	Selected address byte (select-28)

TABLE 1-23: FRAME SIGNATURE ADDRESS SOURCE

Parameter	Width	Description	
FSB_Map_Reg_0-15	6 bits	For each byte of the frame signature, use Table 1-22 to select which available byte is used. Frame signature byte 0 is the LSB. If not all 16 bytes are needed, the frame signature should be packed towards the LSB and the upper unused byte configuration values do not need to be programmed.	
FSB_Adr_Sel	2 bits	Selects the source of the address for use in the frame signatu builder according to the following list	
		Select Value 0 1 2 3	Address Source Ethernet block 1 Ethernet block 2 IP block 1 IP block 2

Configuration registers in each comparator block supply an address to select if it is the source address or the destination address.

### 1.10.19.16 Configuration Sharing

The analyzer configuration services both channels. Each flow within each comparator has a channel-mask register that indicates which channels the flow is valid for. Each flow can be valid for channel A, channel B, or both channels.

The total of eight flows can be allocated the two channels if the analyzer configuration cannot be shared. They can each have four distinct flows (or three for the one, and five for the other, etc.).

# 1.10.19.17 OAM-Optimized Engine

In addition to the descriptions of the Ethernet and MPLS blocks in the OAM optimized engine, there is the notion of protocol-A/protocol-B. When a match occurs in the Ethernet 1 block the status of the protocol set that produced the match is indicated. There are two bits, one for protocol A and another for protocol B. If both sets produce a match, then both bits are set.

These bits are then carried to the next comparison block and only allow flow matches for the protocol sets that produced matches in the prior block. This block also produces a set of protocol match bits that are also carried forward.

This feature is provided to prevent a match with protocol set A in the first block and protocol set B in the second block.

### 1.10.19.18 Timestamp Processor

The primary function of the timestamp processor block is to generate a new Timestamp\_field or new Correction\_field (Transparent clocks) for the rewriter block. The timestamp block generates an output that is either a snapshot of the corrected Local Time (struct Timestamp) or a signed (two's complement) 64 bit Correction\_field.

In the ingress direction the timestamp block calculates a new timestamp for the rewriter that indicates the earlier time when the corresponding PTP event frame entered the chip (crossed the reference plane referred to in the IEEE1588 standard).

In the egress direction the timestamp block calculates a new timestamp for the rewriter in time for the PCS block to transmit the new timestamp field in the frame. In this case the Timestamp field indicates when the corresponding PTP event frame will exit the chip.

Transparent clocks correct PTP event messages for the time resided in the transparent clock. Peer-to-Peer transparent clocks additionally correct for the propagation time on the inbound link (Path\_delay). The Path\_delay [ns] input to the timestamp block is software programmed based upon 1588 path delay measurements.

In general, the IEEE 1588 standard allows for a transparent clock to update the Correction\_Field for both PTP event messages as well as the associated follow up message (for two-step operation). However, the TSP only updates PTP event messages. Also, the 1588 standard allows that end-to-end transparent clocks correct and forward all PTP-timing messages while Peer-to-Peer transparent clocks only correct and forward Sync and Follow\_Up messages. Again, the TSP only updates PTP event messages (not Follow\_Up messages).

Internally the timestamp block generates an Active\_timestamp from the captured/timestamped Local time (Raw\_timestamp). The Active\_time stamp is the Raw\_timestamp corrected for the both fixed (programmed) local chip, and variable chip latencies relative to where the Start\_of\_Frame\_Indicator captures the local time. The timestamp block operates on the Active\_timestamp based on the Command code.

The Active\_timestamp is calculated differently in the Ingress and Egress directions and the equations are given below. In the ingress direction:

```
Active_timestamp = Raw_timestamp - Local_latency - Variable_latency
In the egress direction:
Active_timestamp = Raw_timestamp + Local_latency + Variable_latency
```

In addition, the following values are also calculated for use by the commands:

```
Active_timestamp_ns = Active_timestamp converted to nanoseconds Active timestamp p2p ns = active timestamp ns + path delay
```

The Local\_latency is a programmed fixed value while the Variable\_latency is predicted from the PCS logic based upon the current state of the ingress or egress data pipeline.

For the option of Peer-to-Peer transparent clocks, the ingress Active\_timestamp calculation includes an additional Path\_delay component. The path delay is always added for a transparent clock per the standard. The path delay is always added to the correction field.

The signed 32-bit two's complement Delay Asymmetry register (bits 31–0) can be programmed by the user. Bit 31 is the sign bit. Bits 15–0 are scaled nanoseconds just like for the CorrectionField format. The DelayAsymmetry register (whether it be positive or negative) will be sign extended and added to the 64-bit correction field (signed add) if the Add\_Delay\_Asymmetry bit is set. The DelayAsymmetry register (whether it be positive or negative) will be sign extended and subtracted from the 64-bit correction field (signed Subtract) if the Subtract Delay Asymmetry bit is set.

The timestamp block keeps a shadow copy of the programmed latency values (Local\_latency, Path\_delay, and Delay Asymmetry) to protect against CPU updates.

#### 1.10.20 TIMESTAMP FIFO

The Timestamp FIFO stores timestamps along with frame signature information. This information can be read out by a CPU or pushed out on a dedicated Serial Timestamp Output Interface and used in 2-step processing mode to create follow-up messages. The timestamp FIFO is only present in the egress data path.

The timestamp FIFO takes a frame signature from the analyzer and the updated correction field, and the full data set for that timestamp is saved to the FIFO. This creates an interrupt to the CPU. If the FIFO ever overflows this is indicated with an interrupt.

The stored frame signature can be of varying sizes controlled by the EGR\_TSFIFO\_CSR.EGR\_TS\_SIGNAT\_BYTES register. Only the indicated number of signature bytes is saved with each timestamp. The saved values are packed so that reducing the number of signature bytes allows more timestamps to be saved.

The packing of the timestamp data is done by logic before the write occurs to the FIFO. When no compression is used, each timestamp may contain 208 bits of information consisting of 128 bits of frame signature and 80 bits of timestamp data. Therefore a full sized timestamp is 26 bytes long. Compressing the frame signature can reduce this to as little as 10 bytes (or 4 bytes if EGR\_TSFIFO\_CSR.EGR\_TS\_4BYTES = 1) if no signature information is saved (EGR\_TS-

FIFO\_CSR.EGR\_TS\_SIGNAT\_BYTES = 0). The value to store is built up in an internal register. When the register contains 26 valid bytes, that data is written to the timestamp FIFO. Data in the FIFO is packed end-to-end. It is up to the reader of the data to unpack the data.

The timestamps in the FIFO are visible and accessible for the CPU as a set of 32-bit registers. Multiple register reads are required to read a full timestamp if all bits are used. Bit 31 in register EGR\_TSFIFO\_0 contains the current FIFO empty flag, which can be used by the CPU to determine if the current timestamps are available for reading. If the bit is set, the FIFO is empty and no timestamps are available. The value that was read can be discarded because it does not contain any valid timestamp data. If the bit is 0 (deasserted), the value contains 16 valid data bits of a timestamp. The remaining bits should be read from the other registers in the other locations and properly unpacked to recreate the timestamp. Care should be taken to read the timestamps one at a time as each read of the last (7th) address will trigger a pop of the FIFO.

Timestamps are packed into seven registers named EGR\_TSFIFO\_0 to EGR\_TSFIFO\_6. If the timestamp FIFO registers are read to the point that the FIFO goes empty and there are remaining valid bytes in the internal packing register, then the packing register is written to the FIFO. In this case the registers may not be fully packed with timestamps. Flag bits are used to indicate where the valid data ends within the set of seven registers. The flag bits are in register EGR\_TS-FIFO 0.EGR TS FLAGS (together with the empty flag) and are encoded as follows:

- 000 = Only a partial timestamp is valid in the seven register set
- 001 = One timestamp begins in the current seven register set
- 010 = Two timestamps begin in the current seven register set.
- 011 = Three timestamps begin in the current seven register set (4-byte mode)
- 100 = Four timestamps begin in the current seven register set (4-byte mode)
- 101 = Five timestamps begin in the current seven register set (4-byte mode)
- 110 = Six timestamps begin in the current seven register set (4-byte mode)
- 111 = The current seven register set is fully packed with valid timestamp data

The FIFO empty bit is visible in the EGR\_TSFIFO\_0.EGR\_TS\_EMPTY register so the CPU can poll this bit to know when timestamps are available. There is also a maskable interrupt which will assert whenever the timestamp FIFO level reaches the threshold given in EGR\_TSFIFO\_CSR.EGR\_TS\_THRESH register. The FIFO level is also visible in the EGR\_TSFIFO\_CSR.EGR\_TS\_LEVEL register. If the timestamp FIFO overflows, writes to the FIFO are inhibited. The data in the FIFO is still available for reading but new timestamps are dropped.

Note: Timestamp FIFO exists only in the Egress direction. There is no Timestamp FIFO in the Ingress direction.

## 1.10.21 SERIAL TIMESTAMP OUTPUT INTERFACE

For each 1588 Processor 0 and 1, timestamp information stored in the Egress direction can be read through either the register interface or through the Serial Timestamp interface. These two ways to read registers are mutually exclusive. While enabling/disabling the serial interface is done on a Processor level, only one serial interface exists. This means the serial interface can be enabled for Processor 0, while the timestamp FIFO can be read through registers for Processor 1. If the serial interface is enabled for both Processor 0 and 1, then the serial interface will arbitrate between two Egress Timestamp FIFOs in Processor 0 and 1 and push the data out.

The timestamp FIFO serial interface block writes, or pushes, timestamp/frame signature pairs that have been enqueued and packed into timestamp FIFOs to the external chip interface consisting of three output pins: 1588\_SPI\_DO, 1588\_SPI\_CLK, and 1588\_SPI\_CS. There is one interface for all channels.

When the serial interface (SPI) is enabled, the timestamp/frame signature pairs are dequeued from timestamp FIFO(s) and unpacked. Unpacked timestamp/frame signature pairs are then serialized and sent one at a time to the external interface. Unpacking shifts the timestamp/frame signature into alignment considering the configured size of the timestamps and frame signatures (a single SI write may require multiple reads from a timestamp FIFO). The timestamp FIFO serial interface is an alternative to the MDIO register interface described in the timestamp FIFO section. When the serial timestamp interface is enabled in register TS\_FIFO\_SI\_CFG.TS\_FIFO\_SI\_ENA, data read from the timestamp FIFO registers described in Section 1.10.20, Timestamp FIFO are invalid.

Timestamp/Frame signature pairs from two egress timestamp FIFOs are serialized one at a time and transmitted to the interface pins. The TS\_FIFO\_SI arbitrates in a round-robin fashion between the ports that have non-empty timestamp FIFOs. The port associated with each transmitted timestamp/frame signature pair is indicated in a serial address that precedes the data phase of the serial transmission. Because the timestamp FIFOs are instantiated in the per port clock domains, a small single entry asynchronous SI FIFO (per port) ensures that the timestamp/frame signature pairs are synchronized, staged, and ready for serial transmission. When an SI FIFO is empty, the SI FIFO control fetches and/or

unpacks a single timestamp/frame signature performing any timestamp FIFO dequeues necessary. The SI FIFO goes empty following the completion of the last data bit of the serial transmission. Enabled ports (TS\_FIFO\_SI\_CFG.TS\_FIFO\_SI\_ENA) participate in the round-robin selection.


Register TS\_FIFO\_SI\_TX\_CNT accumulates the number of timestamp/frame signature pairs transmitted from the serial timestamp interface for each channel. Register EGR\_TS\_FIFO\_DROP\_CNT accumulates the number of timestamp/frame signature pairs that have been dropped per channel due to a timestamp FIFO overflow.

The SPI compatible interface asserts a chip select (SPI\_CS) for each write followed by a write command data bit equal to 1, followed by a "don't care" bit (0), followed by an address phase, followed by a data phase, followed by a deselect where SPI\_CS is negated. Each write command corresponds to a single timestamp/frame signature pair. The length of the data phase depends upon the sum of the configured lengths of the timestamp and signature, respectively. The address phase is fixed at five bits. The SPI\_CLK is toggled to transfer each SPI\_DO bit (as well as the command and address bits). The "Timestamp" and "Frame Identifier Data" from the following illustration are sent MSB first down to LSB (bit 0) in the same format as stored in the seven registers of TS FIFO CSRs. For more information, see Section 1.10.20, Timestamp FIFO and Figure 1-59.

The frequency of the generated output 1588\_SPI\_CLK can be flexibly programmed from 10 MHz up to 62.5 MHz using TS\_FIFO\_SI\_CFG to set the number of CSR clocks that the 1588\_SPI\_CLK is both high and low. For example, to generate a 1588\_SPI\_CLK that is a divide-by-6 of the CSR clock, the CSR register would be set such that both SI\_-CLK\_LO\_CYCS and SI\_CLK\_HI\_CYCS equal 3. Also, the number of CSR clocks after SPI\_CS asserts before the first 1588\_SPI\_CLK is programmable (SI\_EN\_ON\_CYCS), as is the number of clocks before SI\_EN negates after the last 1588\_SPI\_CLK (SI\_EN\_OFF\_CYCS). The number of clocks during which SI\_EN is negated between writes is also programmable (SI\_EN\_DES\_CYCS). The 1588\_SPI\_CLK may also be configured to be inverted (SI\_CLK\_POL).

Without considering de-selection between writes, if the PTP 16-byte SequenceID (frame signature) is used as frame identifier each 10 byte time stamp write take  $2 + 55 + 10 \times 8 + 16 \times 8 = 265$  clocks (at 40 MHz) ~6625 ns. This corresponds to a time stamp bandwidth of > 0.15 M time stamp/second/port. The following illustration shows the serial time stamp/frame signature output.

FIGURE 1-59: SERIAL TIME STAMP/FRAME SIGNATURE OUTPUT



### 1.10.22 REWRITER

When the rewriter block gets a valid indication it overwrites the input data starting at the offset specified in Rewrite\_offset and replaces N bytes of the input data with updated N bytes. Frames are modified by the rewriter as indicated by the analyzer-only PTP/OAM frames are modified by the rewriter.

The output of the rewriter block is the frame data stream that includes both unmodified frames and modified PTP frames. The block also outputs a count of the number of modified PTP frames in INGR\_RW\_MODFRM\_CNT/EGR\_RW\_MODFRM\_CNT, depending upon the direction. This counter accumulates the number of PTP frames to which a write was performed and includes errored frames.

### 1.10.22.1 Rewriter Ethernet FCS Calculation

The rewriter block has to recalculate the Ethernet CRC for the PTP message to modify the contents by writing a new timestamp or clear bytes. Two versions of the Ethernet CRC are calculated in accordance with IEEE 802.3 Clause 3.2.9: one on the unmodified input data stream and one on the modified output data stream. The input frame FCS is checked against the input calculated FCS and if the values match, the frame is good. If they do not, then the frame is considered a bad or errored frame. The new calculated output FCS is used to update the FCS value in the output data frame. If the frame was good, then the FCS is used directly. If the frame was bad, the calculated output FCS is inverted before writing to the frame. Each version of the FCS is calculated in parallel by a separate FCS engine.

A count of the number of PTP/OAM frames that are in error is kept in the INGR\_RW\_FCS\_ERR\_CNT or EGR\_R-W\_FCS\_ERR\_CNT register, depending upon the direction.

#### 1.10.22.2 Rewriter UDP Checksum Calculation

For IPv6/UDP, the rewriter also calculates the value to write into the dummy blocks to correct the UDP checksum. The checksum correction is calculated by taking the original frame's checksum, the value in the dummy bytes, and the new data to be written; and using them to modify the existing value in the dummy byte location. The new dummy byte value is then written to the frame to ensure a valid checksum. The location of the dummy bytes is given by the analyzer. The UDP checksum correction is only performed when enabled using the following register bits:

- INGR\_IP1\_UDP\_CHKSUM\_UPDATE\_ENABLE
- INGR\_IP2\_UDP\_CHKSUM\_UPDATE\_ENABLE
- · EGR IP1 UDP CHKSUM UPDATE ENABLE
- · EGR IP2 UDP CHKSUM UPDATE ENABLE


Based upon the analyzer command and the rewriter configuration, the rewriter writes the timestamp in one of the following ways:

- Using PTP\_REWRITE\_BYTES to choose four bytes write to PTP\_REWRITE\_OFFSET. This method is similar to other PTP frame modifications and the timestamp is typically written to the reserved field in the PTP header.
- Using PTP\_REWRITE\_BYTES and RW\_REDUCE\_PREAMBLE to select the mode of operation when writing Rx timestamps into the frame.
  - In these modes, it cannot do both a time stamp write/append and a PTP operation in the same frame. If PTP\_REWRITE\_BYTES = 0xE and RW\_REDUCE\_PREAMBLE = 1, it does it by overwriting the existing FCS with the timestamp in the lowest four bytes of the calculated timestamp and generating a new FCS and appending it.

Because the rewriter cannot modify the IFG or change the size of the frame, if the original FCS is overwritten with time-stamp data a new FCS needs to be appended and the frame shortened by reducing the preamble. The preamble length includes the /S/ character and all preamble characters up to but not including the SFD. In this mode, it is assumed that all incoming preambles are of sufficient (5 to 7-byte) length to delete four bytes and the preamble of every frame (not only PTP frames) will be reduced by four bytes by deleting four bytes of the preamble. Then, the new FCS is written at the end of the matched frame. For unmatched frames, or if the PTP\_REWRITE\_BYTES is anything but 0xE, the IFG is increased by adding four IDLE (/I/) characters after the /T/ which ends the packet.

To timestamp a frame in one of the modes, the actual length of the preamble is then checked and if the preamble is too short to allow a deletion of four bytes (if the preamble is not five bytes or more) then no operations are performed on the preamble, the FCS is not overwritten, and no timestamp is appended. For all such frames, a counter is maintained and every time an unsuccessful operation is encountered, the counter is incremented. This counter is read through register: INGR\_RW\_PREAMBLE\_ERR\_CNT/EGR\_RW\_PREAMBLE\_ERR\_CNT. The following illustration shows the deleted preamble bytes.

FIGURE 1-60: PREAMBLE REDUCTION IN REWRITER



If PTP\_REWRITE\_BYTES = 0xF and RW\_REDUCE\_PREAMBLE = 0, the rewriter replaces the FCS of the frame with the four lowest bytes of the calculated time stamp and does not write the FCS to the frame. In this mode, all the frames have corrupted FCSs and the MAC needs to be configured to handle this case. In the case of a CRC error in the original frame, the rewriter writes all ones (0xFFFFFFF) to the FCS instead of the timestamp. This indicates an invalid CRC to the MAC because this is reserved to indicate an invalid timestamp. In the rare case that the actual timestamp has the value 0xFFFFFFF and the CRC is valid, the rewriter increments the timestamp to 0x0 and writes that value instead. This causes an error of 1 ns but is required to reserve the timestamp value of 0xFFFFFFFF for frames with an invalid CRC.

A flag bit may also be set in the PTP message header to indicate that the TSU has modified the frame (when set) or to clear the bit (on egress). The analyzer sends the byte offset of the flag byte to the rewriter in PTP\_MOD\_FRAME\_-BYTE\_OFFSET and indicates whether the bit should be modified or not using PTP\_MOD\_FRAME\_STATUS\_UPDATE. The bit offset within the byte is programmed in the configuration register RW\_FLAG\_BIT. When the PTP frame is being modified, the selected bit is set to the value in the RW\_FLAG\_VAL. This only occurs when the frame is being modified by the rewriter; when the PTP frame matches and the command is not NOP.

#### 1.10.23 LOCAL TIME COUNTER

The local time counter keeps the local time for the device and the time is monitored and synchronized to an external reference by the CPU. The source clock for the counter is selected externally to be a 250 MHz, 200 MHz, 125 MHz, or some other frequency. The clock may be a line clock or the dedicated 1588\_DIFF\_INPUT\_CLK\_P/N pins. The clock source is selected in register LTC\_CTRL.LTC\_CLK\_SEL.

To support other frequencies, a flexible counter system is used that can convert almost any frequency in the 125–250 MHz range into a usable source clock. The frequency is programmed in terms of the clock period. Set the LTC\_SEQUENCE.LTC\_SEQUENCE\_A register to the clock period to the nearest whole number of nanoseconds to be added to the local time counter on each clock cycle. Set LTC\_SEQ.LTC\_SEQ\_E to the amount of error between the actual clock period and the LTC\_SEQUENCE.LTC\_SEQUENCE\_A setting in femtoseconds. Register LTC\_SEQ.LTC\_SEQ\_ADD\_SUB indicates the direction of the error. An internal counter keeps track of the accumulated error. When the accumulated error exceeds 1 nanosecond, an extra nanosecond is either added or subtracted from the local time counter. Use the following as an example to program a 5.9 ns period:

```
LTC_SEQUENCE.LTC_SEQUENCE_A = 6 (6 ns)
LTC_SEQ.LTC_SEQ_E = 100000 (0.1 ns)
LTC_SEQ.LTC_SEQ_ADD_SUB = 0 (subtract an extra nanosecond, i.e add 5 ns)
```

To support automatic PPM adjustments, an internal counter runs on the same clock as the local time counter, and increments using the same sequence to count nanoseconds. The maximum (rollover) value of the internal counter in nanoseconds is given in register LTC\_AUTO\_ADJUST.LTC\_AUTO\_ADJUST\_NS. At rollover, the next increment of the local time counter is increased by one additional or one less nanosecond as determined by the LTC\_AUTO\_ADJUST.LTC\_AUTO\_ADJUST.LTC\_AUTO\_ADD\_SUB\_1NS is set to 0x1, an additional nanosecond is added to the local time counter. When it is set to 0x2, one less nanosecond is added to the local timer counter. No PPM adjustments are made when the register is set to 0x0 or 0x3.

PPM adjustments to the local time counter can be made on an as-needed basis by writing to the one-shot LTC\_C-TRL.LTC\_ADD\_SUB\_1NS\_REQ register. One nanosecond is added or subtracted from the local time counter each time LTC\_CTRL.LTC\_ADD\_SUB\_1NS\_REQ is asserted. The LTC\_CTRL.LTC\_ADD\_SUB\_1NS register setting controls whether the local time counter adjustment is an addition or a subtraction.


The current time is loaded into the local time counter with the following procedure.

- 1. Configure the 1588 LOAD SAVE pin.
- Write the time to be loaded into the local time counter in registers LTC\_LOAD\_SEC\_H, LTC\_LOAD\_SEC\_L and LTC\_LOAD\_NS.
- 3. Program LTC CTRL.LTC LOAD ENA to a 1.
- 4. Drive the 1588\_LOAD\_SAVE pin from low to high.

The time in registers LTC\_LOAD\_SEC\_H, LTC\_LOAD\_SEC\_L and LTC\_LOAD\_NS is loaded into the local time counter when the rising edge of the 1588 LOAD\_SAVE strobe is detected. The LOAD\_SAVE strobe is synchronized to the local time counter clock domain.

When the 1588\_DIFF\_INPUT\_CLK\_P/N pins are the clock source for the local time counter, and the LOAD\_SAVE strobe is synchronous to 1588\_DIFF\_INPUT\_CLK\_P/N, the LTC\_LOAD\* registers are loaded into the local time counter, as shown in the following illustration.

#### FIGURE 1-61: LOCAL TIME COUNTER LOAD/SAVE TIMING



When the LOAD\_SAVE strobe is not synchronous to the 1588\_DIFF\_INPUT\_CLK\_P/N pins or an internal clock drives the local time counter, there is some uncertainty as to when the local time counter is loaded. This reduces the accuracy of the time stamping function by the period of the local time counter clock.

**Note:** There is a local time counter in each channel. The counter is initialized in both channels if the LTC\_C-TRL.LTC\_LOAD\_ENA register in each channel is asserted when the LOAD\_SAVE strobe occurs.

If the LTC\_CTRL.LTC\_SAVE\_ENA register is asserted when the 1588 LOAD\_SAVE input transitions from low to high, the state of the local time counter is stored in the LTC\_SAVED\_SEC\_H, LTC\_SAVED\_SEC\_L, and LTC\_SAVED\_NS registers. As with loading the local time counter, there is one clock cycle of uncertainty as to when the time is saved if the LOAD\_SAVE strobe is not synchronous to the clock driving the counter.

The following is an example of an automatic adjustment calculation:

If a 250 MHz local time counter clock is off by 100 PPM (0.01%), then the 4 ns period is off by 0.0004 ns every clock cycle. A 1 ns adjustment would need to be made to the local time counter every 1 ns/(0.0004 ns) cycles, or every 2500 cycles. Because the clock period is 4 ns, the LTC\_AUTO\_ADJUST.LTC\_AUTO\_ADJUST\_NS register would be set to 2500 x 4 which is 10,000 ns.

### 1.10.24 ACCURACY AND RESOLUTION

Contact Microchip with any questions regarding PTP accuracy calculations. The timestamp accuracy is a system-level property and may depend upon oscillator selection, port type and speed, system configuration, and calibration decisions

Supported frequencies of the local time counter are 125 MHz, 156.25 MHz, 200 MHz, and 250 MHz. The time stamp resolution is equal to the local time counter clock period. For example, a 250 MHz local time counter clock will provide a 4 ns time stamp resolution.

## 1.10.25 ACCESSING 1588 IP REGISTERS

The following sections describe how the 1588 IP registers are accessed in the VSC8574 device.

Note: Contact Microchip for an initialization script that supports the quick initialization of 1588 registers.

## 1.10.25.1 1588 Register Access Using SMI (MDC/MDIO) Mechanism

The SMI mechanism is an IEEE defined register access mechanism (refer to Clause 22 of IEEE 802.3). The registers are arranged as 16 bits per register address with a 5 bit address field as defined by IEEE. However Microchip has extended this register address space by creating a register page key in register 31. When writing a particular key to register 31, a different set of 5 bit address space register bank can be accessed through the SMI mechanism. (extended page, GPIO page, etc).

The 1588 registers are organized on page 0x1588. Setting Register 31 to 0x1588 provides a window to CSR registers through registers 16,17, and 18.

The 1588 IP registers are arranged as 32 bits of data. The access method through SMI is done by breaking up the 32 bits of each 1588 register into the high 16 bits into register 18 and lower 16 bits into register 17. Then register 16 is used as a command register. Phy0 and Phy2 automatically read/write to engine A. Phy1 and Phy3 automatically read/write to engine B. For more information, see Figure 1-22. The following tables show the bit descriptions for register 16, 17, and 18.

TABLE 1-24: REGISTER 16

Bit	Access	Description
15	RWSC	Command bit.  1: Must be set to execute the command. It is set back to 1 when done.  0: Command busy, do not do any write to register 16.  Register 17 and 18 maintain previous write values.
14	RW	Execute a read on the CSR registers     Execute a write on the CSR registers
13:11	RW	Target block code 000: Analyzer 0 Ingress 001: Analyzer 0 Egress 010: Analyzer 1 Ingress 011: Analyzer 1 Egress 100: Analyzer 2 Ingress 101: Analyzer 2 Egress 110: Processor 0 111: Processor 1
10:0	RW	CRS register address[10:0] <sup>1</sup>

<sup>1.</sup> For more information about valid 1588 registers for this field, see Section 4.8, 1588 IP Registers.

### TABLE 1-25: REGISTER 17

Bit	Access	Description
15:0	RWSC	CSR Data_LSB[15:0]

#### TABLE 1-26: REGISTER 18

Bit	Access	Description
15:0	RWSC	CSR Data_MSB[31:16]

# 1.10.26 1588\_DIFF\_INPUT\_CLK CONFIGURATION

The default configuration of the 1588\_DIFF\_INPUT\_CLK\_P/N pins sets the device to use an internal clock for the LTC. To configure these pins correctly to use an external clock for LTC, write 0xb71c to register 30E1588 and 0x7ae0 to register 29E1588. Set these two registers to 0x0 when an internal clock is used for LTC.

# 1.11 Media Recovered Clock Outputs

For Synchronous Ethernet applications, the VSC8574 includes two recovered clock output pins, RCVRDCLK1 and RCVRDCLK2, controlled by registers 23G and 24G, respectively. The recovered clock pins are synchronized to the clock of the active media link.

To enable recovered clock output, set register 23G or 24G, bit 15, to 1. By default, the recovered clock output pins are disabled and held low, including when NRESET is asserted. Registers 23G and 24G also control the PHY port for clock output, the clock source, the clock frequency (either 25 MHz, 31.25 MHz, or 125 MHz), and squelch conditions.

**Note:** When EEE is enabled on a link, the use of the recovered clock output is not recommended due to long holdovers occurring during EEE Quiet/Refresh cycles.

#### 1.11.1 CLOCK SELECTION SETTINGS

On each pin, the recovered clock supports the following sources, as set by registers 23G or 24G, bits 2:0:

- · Fiber SerDes media recovered clock
- Copper PHY recovered clock
- Copper PHY media transmitter TCLK output (RCVRDCLK1 only.) For more information, see Table 2-53 and Table 2-54.

**Note:** When using the automatic media sense feature, the recovered clock output cannot automatically change between each active media. Changing the media source must be managed through the recovered clock register settings.

Adjust the squelch level to enable 1000BASE-T master mode recovered clock for SyncE operation. This is accomplished by changing the 23G and 24G register bits 5:4 to 01. This setting also provides clock out for 10BASE-T operation. For 1000BASE-T master mode, the clock is based on the VSC8574 REFCLK input, which is a local clock.

## 1.11.2 CLOCK OUTPUT SQUELCH

Under certain conditions, the PHY outputs a clock based on the REFCLK\_P and REFCLK\_N pins, such as when there is no link present or during autonegotiation. To prevent an undesirable clock from appearing on the recovered clock pins, the VSC8574 squelches, or inhibits, the clock output based on any of the following criteria:

- No link is detected (the link status register 1, bit 2 = 0). In fiber media modes, sync status is required to unsquelch the recovered clock output instead of link status.
- The link is found to be unstable using the fast link failure detection feature. The GPIO9/FASTLINK-FAIL pin is asserted high when enabled.
- The active link is in 10BASE-T or in 1000BASE-T master mode. These modes produce unreliable recovered clock sources.
- · CLK\_SQUELCH\_IN is enabled to squelch the clock.

Use registers 23G or 24G, bits 5:4 to configure the clock squelch criteria. These registers can also disable the squelch feature. The CLK\_SQUELCH\_IN pin controls the squelching of the clock. Both RCVRDCLK1 and RCVRDCLK2 are squelched when the CLK\_SQUELCH\_IN pin is high.

# 1.12 Serial Management Interface

The VSC8574 device includes an IEEE 802.3-compliant serial management interface (SMI) that is affected by use of its MDC and MDIO pins. The SMI provides access to device control and status registers. The register set that controls the SMI consists of 32 16-bit registers, including all required IEEE-specified registers. Also, there are additional pages of registers accessible using device register 31.


Energy efficient Ethernet control registers are available through the SMI using Clause 45 registers and Clause 22 register access in registers 13 through 14. For more information, see Table 1-28 and Table 2-57.

The SMI is a synchronous serial interface with input data to the VSC8574 on the MDIO pin that is clocked on the rising edge of the MDC pin. The output data is sent on the MDIO pin on the rising edge of the MDC signal. The interface can be clocked at a rate from 0 MHz to 12.5 MHz, depending on the total load on MDIO. An external 2- $k\Omega$  pull-up resistor is required on the MDIO pin.


#### 1.12.1 SMI FRAMES

Data is transferred over the SMI using 32-bit frames with an optional, arbitrary-length preamble. Before the first frame can be sent, at least two clock pulses on MDC must be provided with the MDIO signal at logic one to initialize the SMI state machine. The following illustrations show the SMI frame format for read and write operations.

#### FIGURE 1-62: SMI READ FRAME



#### FIGURE 1-63: SMI WRITE FRAME



The following list provides additional information about the terms used in the SMI read and write timing diagrams.


- Idle—During idle, the MDIO node goes to a high-impedance state. This allows an external pull-up resistor to pull the MDIO node up to a logical 1 state. Because the idle mode does not contain any transitions on MDIO, the number of bits is undefined during idle.
- Preamble—By default, preambles are not expected or required. The preamble is a string of ones. If it exists, the preamble must be at least 1 bit; otherwise, it can be of an arbitrary length.
- Start of Frame (SFD)—A pattern of 01 indicates the start of frame. If the pattern is not 01, all following bits are ignored until the next preamble pattern is detected.
- Read or Write Opcode—A pattern of 10 indicates a read. A 01 pattern indicates a write. If the bits are not either 01 or 10, all following bits are ignored until the next preamble pattern is detected.
- PHY Address—The particular VSC8574 responds to a message frame only when the received PHY address matches its physical address. The physical address is 5 bits long (4:0).
- · Register Address—The next five bits are the register address.
- Turnaround—The two bits used to avoid signal contention when a read operation is performed on the MDIO are called the turnaround (TA) bits. During read operations, the VSC8574 drives the second TA bit, a logical 0.
- Data—The 16-bits read from or written to the device are considered the data or data stream. When data is read
  from a PHY, it is valid at the output from one rising edge of MDC to the next rising edge of MDC. When data is
  written to the PHY, it must be valid around the rising edge of MDC.
- · Idle—The sequence is repeated.

## 1.12.2 SMI INTERRUPT

The SMI includes an output interrupt signal, MDINT, for signaling the station manager when certain events occur in the VSC8574.


The MDINT pin can be configured for open-drain (active-low) by tying the pin to a pull-up resistor and to VDDIO. The following illustration shows this configuration.

FIGURE 1-64: MDINT CONFIGURED AS AN OPEN-DRAIN (ACTIVE-LOW) PIN



Alternatively, the MDINT pin can be configured for open-source (active-high) by tying the pin to a pull-down resistor and to VSS. The following illustration shows this configuration.

FIGURE 1-65: MDINT CONFIGURED AS AN OPEN-SOURCE (ACTIVE-HIGH) PIN



When a PHY generates an interrupt, the MDINT pin is asserted (driven high or low, depending on resistor connection) if the interrupt pin enable bit (MII register 25.15) is set.

#### 1.13 LED Interface

The LED interface supports the following configurations: direct drive, basic serial LED mode, and enhanced serial LED mode. The polarity of the LED outputs is programmable and can be changed through register 17E2, bits 13:10. The default polarity is active low.

Direct drive mode provides four LED signals per port, LED0\_[0:3] through LED3\_[0:3]. The mode and function of each LED signal can be configured independently. When serial LED mode is enabled, the direct drive pins not used by the serial LED interface remain available.

In basic serial LED mode, all signals that can be displayed on LEDs are sent as LED\_Data and LED\_CLK for external processing. In enhanced serial LED mode, up to four LED signals per port can be sent as LED\_Data, LED\_CLK, LED\_LD, and LED\_Pulse. The following sections provide detailed information about the various LED modes.

Note: LED number is listed using the convention, LED<LED#> <Port#>.

The following table shows the bit 9 settings for register 14G that are used to control the LED behavior for all the LEDs in VSC8574.

**Note:** Enhanced serial LED mode will use the V<sub>DD</sub> LED drive state (alternate setting), regardless of the setting in register 14G.9.

TABLE 1-27: LED DRIVE STATE

Setting	Active	Not Active
14G.9 = 1 (default)	Ground	Tristate
14G.9 = 0 (alternate setting)	Ground	$V_{DD}$

## 1.13.1 LED MODES

Each LED pin can be configured to display different status information that can be selected by setting the LED mode in register 29. The modes listed in the following table are equivalent to the setting used in register 29 to configure each LED pin. The default LED state is active low and can be changed by modifying the value in register 17E2, bits 13:10. The blink/pulse-stretch is dependent on the LED behavior setting in register 30.

The following table provides a summary of the LED modes and functions.

TABLE 1-28: LED MODE AND FUNCTION SUMMARY

Mode	Function Name	LED State and Description
0	Link/Activity	1: No link in any speed on any media interface. 0: Valid link at any speed on any media interface. Blink or pulse-stretch = Valid link at any speed on any media interface with activity present.
1	Link1000/Activity	1: No link in 1000BASE-T or 1000BASE-X. 0: Valid 1000BASE-T or 1000BASE-X. Blink or pulse-stretch = Valid 1000BASE-T or 1000BASE-X link with activity present.
2	Link100/Activity	1: No link in 100BASE-TX or 100BASE-FX. 0: Valid 100BASE-TX or 100BASE-FX. Blink or pulse-stretch = Valid 100BASE-TX or 100BASE-FX link with activity present.
3	Link10/Activity	1: No link in 10BASE-T. 0: Valid 10BASE-T link. Blink or pulse-stretch = Valid 10BASE-T link with activity present.
4	Link100/1000/Activity	1: No link in 100BASE-TX, 100BASE-FX, 1000BASE-X, or 1000BASE-T. 0: Valid 100BASE-TX, 100BASE-FX, 1000BASE-X, or 1000BASE-T link. Blink or pulse-stretch = Valid 100BASE-TX, 100BASE-FX, 1000BASE-X, or 1000BASE-T link with activity present.
5	Link10/1000/Activity	1: No link in 10BASE-T, 1000BASE-X, or 1000BASE-T. 0: Valid 10BASE-T, 1000BASE-X, or 1000BASE-T link. Blink or pulse-stretch = Valid 10BASE-T, 1000BASE-X, or 1000BASE-T link with activity present.
6	Link10/100/Activity	1: No link in 10BASE-T, 100BASE-FX, or 100BASE-TX. 0: Valid 10BASE-T, 100BASE-FX, or 100BASE-TX link. Blink or pulse-stretch = Valid 10BASE-T, 100BASE-FX, or 100BASE-TX link with activity present.
7	Link100BASE-FX/1000BA SE-X/Activity	1: No link in 100BASE-FX or 1000BASE-X. 0: Valid 100BASE-FX or 1000BASE-X link. Blink or pulse-stretch = Valid 100BASE-FX or 1000BASE-X link with activity present.
8	Duplex/Collision	1: Link established in half-duplex mode, or no link established. 0: Link established in full-duplex mode. Blink or pulse-stretch = Link established in half-duplex mode but collisions are present.
9	Collision	No collision detected.     Blink or pulse-stretch = Collision detected.

TABLE 1-28: LED MODE AND FUNCTION SUMMARY (CONTINUED)

Mode	Function Name	LED State and Description
10	Activity	1: No activity present.  Blink or pulse-stretch = Activity present (becomes TX activity present when register bit 30.14 is set to 1).
11	100BASE-FX/1000BASE- X Fiber Activity	1: No 100BASE-FX or 1000BASE-X activity present. Blink or pulse-stretch = 100BASE-FX or 1000BASE-X activity present (becomes RX activity present when register bit 30.14 is set to 1).
12	Autonegotiation Fault	No autonegotiation fault present.     Autonegotiation fault occurred.
13	Serial Mode	Serial stream. See Section 1.13.4, Basic Serial LED Mode. Only relevant on PHY port 0 and reserved in others.
14	Force LED Off	1: De-asserts the LED <sup>1</sup> .
15	Force LED On	0: Asserts the LED <sup>1</sup> .

<sup>1.</sup> Setting this mode suppresses LED blinking after reset.

#### 1.13.2 EXTENDED LED MODES

In addition to the LED modes in register 29, there are also additional LED modes that are enabled on the LED0\_[3:0] pins whenever the corresponding register 19E1, bits 15 to 12 are set to 1. Each of these bits enables extended modes on a specific LED pin and these extended modes are shown in the following table. For example, LED0 = mode 17 means that register 19E1 bit 12 = 1 and register 29 bits 3 to 0 = 0001.

The following table provides a summary of the extended LED modes and functions.

TABLE 1-29: EXTENDED LED MODE AND FUNCTION SUMMARY

Mode	Function Name	LED State and Description
16	Link1000BASE-X Activity	1: No link in 1000BASE-X. 0: Valid 1000BASE-X link.
17	Link100BASE-FX Activity	1: No link in 100BASE-FX. 0: Valid 100BASE-FX link.
18	1000BASE-X Activity	1: No 1000BASE-X activity present. Blink or pulse-stretch = 1000BASE-X activity present.
19	100BASE-FX Activity	1: No 100BASE-FX activity present. Blink or pulse-stretch = 100BASE-FX activity present.
20	Force LED Off	1: De-asserts the LED.
21	Force LED On	0: Asserts the LED. LED pulsing is disabled in this mode.
22	Fast Link Fail	Enable fast link fail on the LED pin     Disable

## 1.13.3 LED BEHAVIOR

Several LED behaviors can be programmed into the VSC8574. Use the settings in register 30 and 19E1 to program LED behavior, which includes the following.

#### 1.13.3.1 LED Combine

Enables an LED to display the status for a combination of primary and secondary modes. This can be enabled or disabled for each LED pin. For example, a copper link running in 1000BASE-T mode and activity present can be displayed with one LED by configuring an LED pin to Link1000/Activity mode. The LED asserts when linked to a 1000BASE-T

partner and also blinks or performs pulse-stretch when activity is either transmitted by the PHY or received by the Link Partner. When disabled, the combine feature only provides status of the selected primary function. In this example, only Link1000 asserts the LED, and the secondary mode, activity, does not display when the combine feature is disabled.

#### 1.13.3.2 LED Blink or Pulse-Stretch

This behavior is used for activity and collision indication. This can be uniquely configured for each LED pin. Activity and collision events can occur randomly and intermittently throughout the link-up period. Blink is a 50% duty cycle oscillation of asserting and de-asserting an LED pin. Pulse-stretch guarantees that an LED is asserted and de-asserted for a specific period of time when activity is either present or not present. These rates can also be configured using a register setting.

#### 1.13.3.3 Rate of LED Blink or Pulse-Stretch

This behavior controls the LED blink rate or pulse-stretch length when blink/pulse-stretch is enabled on an LED pin. The blink rate, which alternates between a high and low voltage level at a 50% duty cycle, can be set to 2.5 Hz, 5 Hz, 10 Hz, or 20 Hz. For pulse-stretch, the rate can be set to 50 ms, 100 ms, 200 ms, or 400 ms. The blink rate selection for PHY0 globally sets the rate used for all LED pins on all PHY ports.

#### 1.13.3.4 LED Pulsing Enable

To provide additional power savings, the LEDs (when asserted) can be pulsed at 5 kHz with a programmable duty cycle through register 25G bits 15:8. For duty cycle details, see Table 2-76.

## 1.13.3.5 LED Blink After Reset

The LEDs will blink for one second after power-up and after any time all resets have been de-asserted. This can be disabled through register 19E1, bit 11 = 0.

#### 1.13.3.6 Fiber LED Disable

This bit controls whether the LEDs indicate the fiber and copper status (default) or the copper status only.

#### 1.13.3.7 Pulse Programmable Control

These bits add the ability to width and frequency of LED pulses. This feature facilitates power reduction options.

## 1.13.3.8 Fast Link Failure

For more information about this feature, see Section 1.14, Fast Link Failure Indication.

#### 1.13.4 BASIC SERIAL LED MODE

Optionally, the VSC8574 can be configured so that access to all its LED signals is available through two pins. This option is enabled by setting LED0 on PHY0 to serial LED mode in register 29, bits 7:0 to 0xDD. When setting 3:0 to 0xD on the serial data signal is enabled, setting 7:4 to 0xD enables the serial clock. When serial LED mode is enabled, the LED0\_0 pin becomes the serial data pin, and the LED1\_0 pin becomes the serial clock pin. All other LED pins can still be configured normally. The serial LED mode clocks the 48 LED status bits on the rising edge of the serial clock.

The LED behavior settings can also be used in serial LED mode. The controls are used on a per-PHY basis, where the LED combine and LED blink or pulse-stretch setting of LED0\_n for each PHY is used to control the behavior of each bit of the serial LED stream for each corresponding PHY. To configure LED behavior, set device register 30.

The following table shows the 48-bit serial output bitstream of each LED signal. The individual signals can be clocked in the following order.

TABLE 1-30: LED SERIAL BITSTREAM ORDER

Output	PHY0	PHY1	PHY2	PHY3
Link/activity	1	13	25	37
Link1000/activity	2	14	26	38
Link100/activity	3	15	27	39
Link10/activity	4	16	28	40
Fiber link/activity	5	17	29	41

TABLE 1-30: LED SERIAL BITSTREAM ORDER (CONTINUED)

Output	PHY0	PHY1	PHY2	PHY3
Duplex/collision	6	18	30	42
Collision	7	19	31	43
Activity	8	20	32	44
Fiber activity	9	21	33	45
Tx activity	10	22	34	46
Rx activity	11	23	35	47
Autonegotiation fault	12	24	36	48

#### TABLE 1-31: ENHANCED SERIAL LED MODE

VSC8574 can be configured to output up to four LED signals per port on a serial stream that can be de-serialized externally to drive LEDs on the system board. In enhanced serial LED mode, the port 0 and port 1 LED output pins serve the following functions:

LED0\_0/LED0\_1: LED\_DATA
LED1\_0/LED1\_1: LED\_CLK
LED2\_0/LED2\_1: LED\_LD
LED3\_0/LED3\_1: LED\_PULSE

The serial LED\_DATA is shifted out on the falling edge of LED\_CLK and is latched in the external serial-to-parallel converter on the rising edge of LED\_CLK. The falling edge of LED\_LD signal can be used to shift the data from the shift register in the converter to the parallel output drive register. When a separate parallel output drive register is not used in the external serial-to-parallel converter, the LEDs will blink at a high frequency as the data bits are being shifted through, which may be undesirable. LED pin functionality is controlled by setting register 25G, bits 7:1.

The LED\_PULSE signal provides a 5 kHz pulse stream whose duty cycle can be modulated to turn on/off LEDs at a high rate. This signal can be tied to the output enable signal of the serial-to-parallel converter to provide the LED dimming functionality to save energy. The LED\_PULSE duty cycle is controlled by setting register 25G, bits 15:8.

#### 1.13.5 LED PORT SWAPPING

For additional hardware configurations, the VSC8574 can have its LED port order swapped. This is a useful feature to help simplify PCB layout design. Register 25G bit 0 controls the LED port swapping mode.

Note: LED port swapping only applies to the parallel LED outputs and does not affect the serial LED outputs.

#### 1.14 Fast Link Failure Indication

To aid Synchronous Ethernet applications, the VSC8574 can indicate the onset of a link failure in less than 1 ms (worst-case <3 ms). By comparison, the IEEE 802.3 standard establishes a delay of up to 750 ms before indicating that a 1000BASE-T link is no longer present. A fast link failure indication is critical to support ports used in a synchronization timing link application. The fast link failure indication works for all copper media speeds, but not for fiber media. Fast link failure is supported for each PHY port through the GPIO9/FASTLINK-FAIL pin. For details on how to use the FAST-LINK-FAIL pin, see Table 2-35 and Table 2-70.

**Note:** For all links except 1000BASE-T, the fast link failure indication matches the link status register (address 1, bit 2). For 1000BASE-T links, the link failure is based on a circuit that analyzes the integrity of the link, and at the indication of failure, will assert.


Note: The Fast Link Failure Indication should not be used when EEE is enabled on a link.

# 1.15 Integrated Two-Wire Serial Multiplexer

The VSC8574 includes an integrated quad two-wire serial multiplexer (MUX), eliminating the need for an external two-wire serial device for the control and status of SFP or PoE modules. There are five two-wire serial controller pins: four clocks and one shared data pin. Each SFP or PoE connects to the multipurpose GPIO[7:4] I2C SCL [3:0] and

GPIO8/I2C\_SDA device pins, which must be configured to the corresponding two-wire serial function. For more information about configuring the pins, see Section 2.6.9, Two-Wire Serial MUX Control 1. For SFP modules, VSC8574 can also provide control for the MODULE DETECT and TX DIS module pins using the multipurpose LED and GPIO pins.

FIGURE 1-66: TWO-WIRE SERIAL MUX WITH SFP CONTROL AND STATUS



#### 1.15.1 READ/WRITE ACCESS USING THE TWO-WIRE SERIAL MUX

Using the integrated two-wire serial MUX, the VSC8574 device can read and write to an SFP or PoE module through the SCL and SDA pins. If the ability is required to write to the slave two-wire serial device, refer to the device's specific datasheet for more information.


**Note:** The VSC8574 device does not automatically increment the two-wire serial address. Each desired address must be intentionally set.

Main control of the integrated two-wire serial MUX is available through register 20G. The two-wire serial MUX pins are enabled or disabled using register 20G bits 3:0. Register 20G bits 15:9 set the two-wire serial device address (the default is 0xA0). Using register 20G bits 5:4, the two-wire serial frequency can be changed from 100 kHz to other speeds, such as 50 kHz, 100 kHz (the default), 400 kHz, and 2 MHz.

Note: The frequencies listed are available when the PHY API is used.

Registers 21G and 22G provide status and control of the read/write process. The following illustration shows the read and write register flow.

FIGURE 1-67: TWO-WIRE SERIAL MUX READ AND WRITE REGISTER FLOW



To read a value from a specific address of the two-wire serial slave device:

- Read the VSC8574 device register 21G bit 15, and ensure that it is set.
- 2. Write the PHY port address to be read to register 21G bits 11:10.
- 3. Write the two-wire serial address to be read to register 21G bits 7:0.
- 4. Set both register 21G bits 8 and 9 to 1.
- 5. When register 21G bit 15 changes to 1, read the 8-bit data value found at register 22G bits 15:8. This is the contents of the address just read by the PHY.

To write a value to a specific address of the two-wire serial slave device:

- 1. Read the VSC8574 device register 21G bit 15 and ensure that it is set.
- 2. Write the PHY port address to be written to register 21G bits 11:10.
- 3. Write the address to be written to register 21G bits 7:0.
- 4. Set register 21 bit 8 to 0.
- 5. Set register 22G bits 7:0 with the 8-bit value to be written to the slave device.
- 6. Set register 21G bit 9 to 1.

To avoid collisions during read and write transactions on the two-wire serial bus, always wait until register 21G bit 15 changes to 1 before performing another two-wire serial read or write operation.

# 1.16 GPIO Pins

The VSC8574 provides 14 multiplexed general purpose input/output (GPIO) pins. All device GPIO pins and their behavior are controlled using registers. The following table shows an overview of the register controls for GPIO pins. For more information, see Section 2.6, General Purpose Registers.

TABLE 1-32: REGISTER BITS FOR GPIO CONTROL AND STATUS

GPIO Pin	GPIO_ctrl	GPIO Input	GPIO Output	GPIO Output Enable
GPIO0/SIGDET0	13G.1:0	15G.0	16G.0	17G.0
GPIO1/SIGDET1	13G.3:2	15G.1	16G.1	17G.1
GPIO2/SIGDET2	13G.5:4	15G.2	16G.2	17G.2

TABLE 1-32: REGISTER BITS FOR GPIO CONTROL AND STATUS (CONTINUED)

GPIO Pin	GPIO_ctrl	<b>GPIO Input</b>	GPIO Output	GPIO Output Enable
GPIO3/SIGDET3	13G.7:6	15G.3	16G.3	17G.3
GPIO4/I2C_SCL_0	13G.9:8.	15G.4	16G.4	17G.4
GPIO5/I2C_SCL_1	13G.11:10	15G.5	16G.5	17G.5
GPIO6/I2C_SCL_2	13G.13:12	15G.6	16G.6	17G.6
GPIO7/I2C_SCL_3	13G.15:14	15G.7	16G.7	17G.7
GPIO8/I2C_SDA	14G.1:0	15G.8	16G.8	17G.8
GPIO9/FASTLINK_FAIL	14G.3:2	15G.9	16G.9	17G.9
GPIO10/1588_LOAD_SAVE	14G.5:4	15G.10	16G.10	17G.10
GPIO11	14G.7:6	15G.11	16G.11	17G.11
GPIO12/1588_SPI_CS	14G.15:14	15G.12	16G.12	17G.12
GPIO13/1588_SPI_DO	14G.15:14	15G.13	16G.13	17G.13

# 1.17 Testing Features

The VSC8574 device includes several testing features designed to facilitate performing system-level debugging and insystem production testing. This section describes the available features.

#### 1.17.1 ETHERNET PACKET GENERATOR

The Ethernet packet generator (EPG) can be used at each of the 10/100/1000BASE-T speed settings for copper Cat5 media and fiber media to isolate problems between the MAC and the VSC8574, or between a locally connected PHY and its remote link partner. Enabling the EPG feature effectively disables all MAC interface transmit pins and selects the EPG as the source for all data transmitted onto the twisted pair interface. This feature is not used when the SerDes media is set to pass-through mode.

**Important** The EPG is intended for use with laboratory or in-system testing equipment only. Do not use the EPG testing feature when the VSC8574 is connected to a live network.

To enable the VSC8574 EPG feature, set the device register bit 29E1.15 to 1.

When the EPG is enabled, packet loss occurs during transmission of packets from the MAC to the PHY. However, the PHY receive output pins to the MAC are still active when the EPG is enabled. When it is necessary to disable the MAC receive pins as well, set the register bit 0.10 to 1.

When the device register bit 29E1.14 is set to 1, the PHY begins transmitting Ethernet packets based on the settings in registers 29E1 and 30E1. These registers set:

- · Source and destination addresses for each packet
- · Packet size
- · Interpacket gap
- · FCS state
- · Transmit duration
- · Payload pattern

When register bit 29E1.13 is set to 0, register bit 29E1.14 is cleared automatically after 30,000,000 packets are transmitted.

## 1.17.2 CRC COUNTERS

Two sets of cyclical redundancy check (CRC) counters are available in all PHYs in VSC8574. One set monitors traffic on the copper interface and the other set monitors traffic on the SerDes interface.

The device CRC counters operate in the 100BASE-FX/1000BASE-X over SerDes mode as well as in the 10/100/1000BASE-T mode as follows:

After receiving a packet on the media interface, register bit 15 in register 18E1 or register 28E3 is set and cleared after being read.

The packet then is counted by either the good CRC counter or the bad CRC counter.

Both CRC counters are also automatically cleared when read.

The good CRC counter's highest value is 9,999 packets. After this value is reached, the counter clears on the 10,000<sup>th</sup> packet and continues to count additional packets beyond that value. The bad CRC counter stops counting when it reaches its maximum counter limit of 255 packets.

## 1.17.2.1 Copper Interface CRC Counters

Two separate CRC counters are available and reside between the copper interface PCSs and SerDes MAC interface. There is a 14-bit good CRC counter available through register bits 18E1.13:0 and a separate 8-bit bad CRC counter available in register bits 23E1.7:0.

## 1.17.2.2 SerDes Interface CRC Counters

Two separate CRC counters are available and reside between the SerDes media interface PCSs and SerDes MAC interface. There is a 14-bit good CRC counter available through register bits 28E3.13:0 and a separate 8-bit bad CRC counter available in register bits 29E3.7:0.


#### 1.17.2.3 SerDes Fiber Media Transmit Counters

Two fiber media transmit counters are available to verify packets being transmitted on the fiber media. Register bits 21E3.13:0 are the good CRC packet counters and register bits 22E3.7:0 are the CRC error counters.

#### 1.17.3 FAR-END LOOPBACK

The far-end loopback testing feature is enabled by setting register bit 23.3 to 1. When enabled, it forces incoming data from a link partner on the current media interface, into the MAC interface of the PHY, to be retransmitted back to the link partner on the media interface as shown in the following illustration. In addition, the incoming data also appears on the receive data pins of the MAC interface. Data present on the transmit data pins of the MAC interface is ignored when using this testing feature.


#### FIGURE 1-68: FAR-END LOOPBACK DIAGRAM



## 1.17.4 NEAR-END LOOPBACK

When the near-end loopback testing feature is enabled, transmitted data (TXD) is looped back in the PCS block onto the receive data signals (RXD), as shown in the following illustration. When using this testing feature, no data is transmitted over the network. To enable near-end loopback, set the device register bit 0.14 to 1.


#### FIGURE 1-69: NEAR-END LOOPBACK DIAGRAM



## 1.17.5 CONNECTOR LOOPBACK

The connector loopback testing feature allows the twisted pair interface to be looped back externally. When using this feature, the PHY must be connected to a loopback connector or a loopback cable. Connect pair A to pair B, and pair C to pair D, as shown in the following illustration. The connector loopback feature functions at all available interface speeds.

#### FIGURE 1-70: CONNECTOR LOOPBACK DIAGRAM




When using the connector loopback testing feature, the device autonegotiation, speed, and duplex configuration is set using device registers 0, 4, and 9. For 1000BASE-T connector loopback, the following additional writes are required. Execute the additional writes in the following order:

- 1. Enable the 1000BASE-T connector loopback. Set register bit 24.0 to 1.
- 2. Disable pair swap correction. Set register bit 18.5 to 1.

#### 1.17.6 SERDES LOOPBACKS

For test purposes, the SerDes and SerDes macro interfaces provides several data loops. The following illustration shows the SerDes loopbacks.

## FIGURE 1-71: DATA LOOPS OF THE SERDES MACRO



# 1.17.6.1 SGMII Mode

When the MAC interface is configured in SGMII mode, write the following 16-bit value to register 18G:

- Bits 15:12 0x9
- Bits 11:8: Port address (0x0 to 0x3)
- · Bits 7:4: Loopback type
- Bits 3:0: 0x2

where loopback type is:

· 0x0: No loopback

- · 0x2: Input loopback
- · 0x4: Facility loopback
- 0x8: Equipment loopback

#### 1.17.6.2 QSGMII Mode

When the MAC interface is configured in QSGMII mode, write the following 16-bit value to register 18G:

- Bits 15:12 0x9
- Bits 11:8: Port address (0x0)
- · Bits 7:4: Loopback type
- Bits 3:0: 0x2

where loopback type is:

- · 0x0: No loopback
- 0x2: Input loopback
- · 0x4: Facility loopback
- · 0x8: Equipment loopback

**Note:** Loopback configuration affects all ports associated with a QSGMII. Individual port loopback within a QSGMII is not possible.

#### 1.17.6.3 Fiber Media Port Mode

When the SerDes is configured as a fiber media port, write the following 16-bit value to register 18G:

- · Bits 15:12: 0x8
- · Bits 11:8: Port address
- · Bits 7:4: Loopback type
- Bits 3:0: 0x2

where port address is:

- · 0x1: Fiber0 port
- · 0x2: Fiber1 port
- · 0x4: Fiber2 port
- · 0x8: Fiber3 port

Port addresses for fiber media SerDes can be OR'ed together to address multiple ports using a single command. bit 18G.15 will be cleared when the internal configuration is complete.

## 1.17.6.4 Facility Loop

The recovered and de-multiplexer deserializer data output is looped back to the serializer data input and replaces the data delivered by the digital core. This test loop provides the possibility to test the complete analog macro data path from outside including input buffer, clock and data recovery, serialization and output buffer. The data received by the input buffer must be transmitted by the output buffer after some delay.

Additional configuration of the SerDes macros is required for facility loopback mode. When entering facility loopback mode, the set = 1 option should be run; when exiting facility loopback mode, the set = 0 option should be run.

```
PhyWrite(PhyBaseAddr, 31, 0x0010);
PhyWrite(PhyBaseAddr, 18, 0x8s03);
// where "s" is the physical address of the SerDes macro
PhyWrite(PhyBaseAddr, 18, 0xd7cb);
PhyWrite(PhyBaseAddr, 18, 0x8007);
tmp1 = PhyRead(PhyBaseAddr, 18);
tmp2 = tmp1 & 0x0ff0;
if (set)
    tmp3 = tmp2 | 0x0010;
else
    tmp3 = tmp2 & 0x0fe0;
tmp4 = tmp3 | 0x8006;
PhyWrite(PhyBaseAddr, 18, tmp4);
if (SGMII)
```

```
PhyWrite(PhyBaseAddr, 18, 0x9p40);
// where "p" is the logical address of the SGMII interface
else
    PhyWrite(PhyBaseAddr, 18, 0x8p40);
// where "p" is the logical address of the Fiber media interface
// PhyBaseAddr is the 5-bit base address of the internal PHYs.
// The upper 3 bits are set by the PHYADD[4:2] pins and the
// lower 2 bits are 0.
```

Additional configuration of the enhanced SerDes macro is required for facility loopback mode. When entering facility loopback mode, the set = 1 option should be run; when exiting facility loopback mode, the set = 0 option should be run.

```
PhyWrite(PhyBaseAddr, 31, 0x0010);
PhyWrite (PhyBaseAddr, 18, 0x8013);
PhyWrite(PhyBaseAddr, 18, 0xd7cb);
PhyWrite(PhyBaseAddr, 18, 0x8007);
tmp1 = PhyRead(PhyBaseAddr, 18);
tmp2 = tmp1 \& 0x0ff0;
if (set)
    tmp3 = tmp2 | 0x0100;
else
   tmp3 = tmp2 \& 0x0ef0;
tmp4 = tmp3 | 0x8006;
PhyWrite(PhyBaseAddr, 18, tmp4);
PhyWrite(PhyBaseAddr, 18, 0x9c40);
// PhyBaseAddr is the 5-bit base address of the internal PHYs.
// The upper 3 bits are set by the PHYADD[4:2] pins and the
// lower 2 bits are 0.
```

#### 1.17.6.5 Equipment Loop

The 1-bit data stream at the serializer output is looped back to the deserializer and replaces the received data stream from the input buffer. This test loop provides the possibility to verify the digital data path internally. The transmit data goes through the serialization, the clock and data recovery and deserialization before the data is fed back to the digital core.

**Note:** After entering equipment loopback mode, the following workaround should be run with set = 1 option in case external signal is not present; when exiting equipment loopback mode, the set = 0 option should be run:

#### SGMII/QSGMII SerDes

```
PhyWrite(<phy>, 31, 0x52b5);
PhyWrite(<phy>, 16, 0xa68c);
tmp17 = PhyRead(<phy>, 17);
if (set)
tmp17 \mid= 0x0010; //Set SigDet as desired, Set bit 4
else // clear SigDet
tmp17 &= 0xffef; //Clear SigDet, bit 4
PhyWrite(<phy>, 17, tmp17);
PhyWrite(<phy>, 16, 0x868c);
PhyWrite(<phy>, 31, 0x0);
Fiber media SerDes
PhyWrite(<phy>, 31, 0x52b5);
PhyWrite(<phy>, 16, 0xa68a);
tmp17 = PhyRead(<phy>, 17);
if (set)
tmp17 \mid= 0x0010; //Set SigDet as desired, Set bit 4
else // clear SigDet
tmp17 &= 0xffef; //Clear SigDet, bit 4
PhyWrite(<phy>, 17, tmp17);
PhyWrite(<phy>, 16, 0x868a);
PhyWrite(\langle phy \rangle, 31, 0x0);
```

## 1.17.6.6 Input Loop

The received 1-bit data stream of the input buffer is looped back asynchronously to the output buffer. This test loop provides the possibility to test only the analog parts of the SGMII interface because only the input and output buffer are part of this loop.

Note: When the enhanced SerDes macro is in input loopback, the output is inverted relative to the input.

The following table shows the SerDes macro address map.

TABLE 1-33: SERDES MACRO ADDRESS MAP

SerDes Macro	Physical Address (s)	Interface Logical Type (p)	Address
SerDes0	0x0	Fiber0	0x1
SerDes1	0x1	SGMII1	0x1
SerDes2	0x2	Fiber1	0x2
SerDes3	0x3	SGMII2	0x2
SerDes4	0x4	Fiber2	0x4
SerDes5	0x5	SGMII3	0x3
SerDes6	0x6	Fiber3	0x8

#### 1.17.7 VERIPHY CABLE DIAGNOSTICS

The VSC8574 includes a comprehensive suite of cable diagnostic functions that are available using SMI reads and writes. These functions enable a variety of cable operating conditions and status to be accessed and checked. The VeriPHY suite has the ability to identify the cable length and operating conditions and to isolate a variety of common faults that can occur on the Cat5 twisted pair cabling.

Note:

When a link is established on the twisted pair interface in the 1000BASE-T mode, VeriPHY can run without disrupting the link or disrupting any data transfer. However, when a link is established in 100BASE-TX or 10BASE-T modes, VeriPHY causes the link to drop while the diagnostics are running. After diagnostics are finished, the link is re-established.

The following diagnostic functions are part of the VeriPHY suite:

- · Detecting coupling between cable pairs
- · Detecting cable pair termination
- · Determining cable length

#### 1.17.7.1 Coupling Between Cable Pairs

Shorted wires, improper termination, or high crosstalk resulting from an incorrect wire map can cause error conditions, such as anomalous coupling between cable pairs. These conditions can prevent the device from establishing a link in any speed.

#### 1.17.7.2 Cable Pair Termination

Proper termination of Cat5 cable requires a 100  $\Omega$  differential impedance between the positive and negative cable terminals. IEEE 802.3 allows for a termination of 115  $\Omega$  maximum and 85  $\Omega$  minimum. VeriPHY diagnostics can report anomalous termination that falls outside of this range. The diagnostics can also determine the presence of an open or shorted cable pair.

## 1.17.7.3 Cable Length

When the Cat5 cable in an installation is properly terminated, VeriPHY reports the approximate cable length in meters. If there is a cable fault the distance to the fault is reported.

## 1.17.7.4 Mean Square Error Noise

The average absolute error can be read out when either a 100BASE-TX or 1000BASE-T link is established. In the case of 1000BASE-T link, there are four average absolute error terms, one for each twisted pair over which signal is received. Use the following script to read average absolute error for 100BASE-TX:

```
PhyWrite(<phy>, 31, 0x52b5);
PhyWrite(<phy>, 16, 0xa3c0);
PhyRead(<phy>, 16);
tmp17 = PhyRead(<phy>, 17);
tmp18 = PhyRead(<phy>, 18);
mse = (tmp18 << 4) | (tmp17 >> 12);
PhyWrite(<phy>, 31, 0);
```

The returned average absolute error is in units of 1/2,048 and can be found in the mse variable.

```
PhyWrite(<phy>, 31, 0x52b5);
PhyWrite(<phy>, 16, 0xa3c0);
PhyRead(<phy>, 16);
tmp17 = PhyRead(<phy>, 17);
tmp18 = PhyRead(<phy>, 18);
mseA = (tmp18 << 4) | (tmp17 >> 12);
mseB = tmp17 & 0x0fff;
PhyWrite(<phy>, 16, 0xa3c2);
PhyRead(<phy>, 16);
tmp17 = PhyRead(<phy>, 17);
tmp18 = PhyRead(<phy>, 18);
mseC = (tmp18 << 4) | (tmp17 >> 12);
mseD = tmp17 & 0x0fff;
PhyWrite(<phy>, 31, 0);
```

The returned average absolute error is in units of 1/2,048 and can be found in the mseA, mseB, mseC, and mseD variables for each twisted pair.


## 1.17.8 JTAG BOUNDARY SCAN

The VSC8574 supports the test access port (TAP) and boundary scan architecture described in IEEE 1149.1. The device includes an IEEE 1149.1-compliant test interface, referred to as a JTAG TAP interface.

The JTAG boundary scan logic on the VSC8574, accessed using its TAP interface, consists of a boundary scan register and other logic control blocks. The TAP controller includes all IEEE-required signals (TMS, TCK, TDI, and TDO), in addition to the optional asynchronous reset signal TRST. The following illustration shows the TAP and boundary scan architecture

**Important** When JTAG is not in use, the TRST pin must be tied to ground with a pull-down resistor for normal operation.

FIGURE 1-72: TEST ACCESS PORT AND BOUNDARY SCAN ARCHITECTURE



After a TAP reset, the device identification register is serially connected between TDI and TDO by default. The TAP instruction register is loaded either from a shift register when a new instruction is shifted in, or, if there is no new instruction in the shift register, a default value of 6'b100000 (IDCODE) is loaded. Using this method, there is always a valid code in the instruction register, and the problem of toggling instruction bits during a shift is avoided. Unused codes are mapped to the BYPASS instruction.

# 1.17.9 JTAG INSTRUCTION CODES

The VSC8574 supports the following instruction codes:

TABLE 1-34: JTAG INSTRUCTION CODES

Instruction Code	Description
BYPASS	The bypass register contains a single shift-register stage and is used to provide a minimum-length serial path (one TCK clock period) between TDI and TDO to bypass the device when no test operation is required.
CLAMP	Allows the state of the signals driven from the component pins to be determined from the boundary scan register while the bypass register is selected as the serial path between TDI and TDO. While the CLAMP instruction is selected, the signals driven from the component pins do not change.
EXTEST	Allows tests of the off-chip circuitry and board-level interconnections by sampling input pins and loading data onto output pins. Outputs are driven by the contents of the boundary scan cells, which have to be updated with valid values, with the PRELOAD instruction, prior to the EXTEST instruction.
HIGHZ	Places the component in a state in which all of its system logic outputs are placed in a high-impedance state. In this state, an in-circuit test system can drive signals onto the connections normally driven by a component output without incurring a risk of damage to the component. This makes it possible to use a board where not all of the components are compatible with the IEEE 1149.1 standard.

TABLE 1-34: JTAG INSTRUCTION CODES (CONTINUED)

Instruction Code	Description
IDCODE	Provides the version number (bits 31:28), device family ID (bits 27:12), and the manufacturer identity (bits 11:1) to be serially read from the device.
SAMPLE/PRELOA D	Allows a snapshot of inputs and outputs during normal system operation to be taken and examined. It also allows data values to be loaded into the boundary scan cells prior to the selection of other boundary scan test instructions.
USERCODE	Provides the version number (bits 31:28), part number (bits 27:12), and the manufacturer identity (bits 11:1) to be serially read from the device.

The following tables provide information about the IDCODE and USERCODE binary values stored in the device JTAG registers.

TABLE 1-35: IDCODE JTAG DEVICE IDENTIFICATION REGISTER DESCRIPTIONS

Description	Device Version	Family ID	Manufacturing Identity	LSB
Bit field	31–28	27–12	11–1	0
Binary value	0000	1000 0101 0111 0100	000 0111 0100	1

TABLE 1-36: USERCODE JTAG DEVICE IDENTIFICATION REGISTER DESCRIPTIONS

Description	Device Version	Model Number	Manufacturing Identity	LSB
Bit field	31–28	27–12	11–1	0
Binary value	0010	1000 0101 0000 0100	000 0111 0100	1

The following table provides information about the location and IEEE compliance of the JTAG instruction codes used in the VSC8574. Instructions not explicitly listed in the table are reserved. For more information about these IEEE specifications, visit the IEEE Web site at www.IEEE.org.

TABLE 1-37: JTAG INSTRUCTION CODE IEEE COMPLIANCE

Instruction	Code	Selected Register	Register Width	IEEE 1149.1			
EXTEST	6'b000000	Boundary Scan	161	Mandatory			
SAMPLE/PRELOA D	6'b000001	Boundary Scan	161	Mandatory			
IDCODE	6'b100000	Device Identification	32	Optional			
USERCODE	6'b100101	Device Identification	32	Optional			
CLAMP	6'b000010	Bypass Register	1	Optional			
HIGHZ	6'b000101	Bypass Register	1	Optional			
BYPASS	6'b111111	Bypass Register	1	Mandatory			

## 1.17.10 BOUNDARY SCAN REGISTER CELL ORDER

All inputs and outputs are observed in the boundary scan register cells. All outputs are additionally driven by the contents of boundary scan register cells. Bidirectional pins have all three related boundary scan register cells: input, output, and control.

The complete boundary scan cell order is available as a BSDL file format on the Microchip Web site at www.Microchip.com.

## 1.18 100BASE-FX Halt Code Transmission and Reception

The VSC8574 device supports transmission and reception of halt code words in 100BASE-FX mode. There are three separate scripts provided to initiate transmission of halt code words, stop transmission of halt code words and detect reception of halt code words. Use the following scripts to implement each of these functions:

#### Sending the HALT codeword:

```
PhyWrite(<phy>, 31, 0x52b5);
PhyWrite(<phy>, 16, 0xac82);
reg18 = PhyRead(<phy>, 18);
reg18 = (reg18 \& 0xf0) | 0x0c;
PhyWrite(<phy>, 18, reg18);
PhyWrite(<phy>, 17, 0xe739);
PhyWrite(<phy>, 16, 0x8c82);
PhyWrite < <phy>, 16, 0xbe80);
reg17 = PhyRead(<phy>, 17);
reg18 = PhyRead(<phy>, 18);
reg17 = reg17 | 0x0040;
PhyWrite(<phy>, 18, reg18);
PhyWrite(<phy>, 17, reg17);
PhyWrite(<phy>, 16, 0x9e80);
PhyWrite(<phy>, 31, 0);
Stop sending the HALT codeword:
PhyWrite(<phy>, 31, 0x52b5);
PhyWrite < <phy>, 16, 0xbe80);
reg17 = PhyRead(<phy>, 17);
reg18 = PhyRead(<phy>, 18);
```

# reg17 = reg17 & ~0x0040; PhyWrite(<phy>, 18, reg18); PhyWrite(<phy>, 17, reg17); PhyWrite(<phy>, 16, 0x9e80);

PhyWrite(<phy>, 31, 0);

Detecting whether the HALT codeword is being sent by the link partner:

#### Turning on the pattern checker:

```
PhyWrite(<phy>, 31, 0x52b5);
PhyWrite(<phy>, 16, 0xbe80);
reg18 = PhyRead(<phy>, 18);
reg17 = PhyRead(<phy>, 17);
reg17 = reg17 | 4;
PhyWrite(<phy>, 18, reg18);
PhyWrite(<phy>, 17, reg17);
PhyWrite(<phy>, 16, 0x9e80);
```

#### Sweeping through all five pattern shifts checking for a match:

```
for (i = 0, matchfailed = 1; i < 5 && matchfailed; ++i) {
PhyWrite(<phy>, 16, 0xac84);
reg18 = PhyRead(<phy>, 18);
reg18 = (reg18 & 0xf0) | (patternset[i] >> 16)
PhyWrite(<phy>, 18, reg18);
PhyWrite(<phy>, 17, patternset[i] & 0xffff);
PhyWrite(<phy>, 16, 0x8c84);
PhyWrite(<phy>, 16, 0xbe84); // Dummy read to clear latched mismatch
PhyWrite(<phy>, 16, 0xbe84); // Read pattern check failure status
matchfailed = PhyRead(<phy>, 17) & 1; // Extract pattern check failure status
```

}

#### Turning off the pattern checker:

```
PhyWrite(<phy>, 16, 0xbe80);
reg18 = PhyRead(<phy>, 18);
reg17 = PhyRead(<phy>, 17);
reg17 = reg17 & ~4;
PhyWrite(<phy>, 18, reg18);
PhyWrite(<phy>, 17, reg17);
PhyWrite(<phy>, 16, 0x9e80);
PhyWrite(<phy>, 31, 0);
HALT codeword detected =!matchfailed;
```

# 1.19 Configuration

The VSC8574 can be configured by setting internal memory registers using the management interface. To configure the device, perform the following steps:

- 1. COMA MODE active, drive high (optional).
- Apply power.
- 3. Apply RefCLK and IEEE 1588 reference clock.
- 4. Release reset, drive high. Power and clock must be stable before releasing reset.
- Wait 120 ms minimum.
- 6. Apply patch from PHY\_API (required for production released optional for board testing).
- 7. Configure register 19G for MAC mode (to access register 19G, register 31 must be 0x10). Read register 19G. Set bits 15:14, MAC configuration as follows:

00: SGMII 01: QSGMII

10: Reserved

11: Reserved

Write new register 19G.

8. Configure register 18G for MAC on all 4 PHYs write:

SGMII: 0x80F0 QSGMII: 0x80E0

Read register 18G until bit 15 equals 0.

9. If Fiber Media on all 4 PHYs configure register 18G by writing:

Media 1000BASE-X: 0x8FC1 Media 100BASE-FX: 0x8FD1

- 10. If Fiber Media read register 18G till bit 15 equals 0.
- 11. Configure register 23 for MAC and Media mode (to access register 23, register 31 must be 0). Read register 23. Set bits 10:8 as follows:

000: Copper 010: 1000BASE-X 011: 100BASE-FX

Write new register 23.

- 12. Software reset. Read register 0 (to access register 0, register 31 must be 0). Set bit 15 to 1. Write new register 0.
- 13. Read register 0 until bit 15 equals 0.
- 14. Release the COMA\_MODE pin, drive low (only necessary if COMA\_MODE pin is driven high or unconnected).

#### 1.19.1 INITIALIZATION

The COMA\_MODE pin provides an optional feature that may be used to control when the PHYs become active. The typical usage is to keep the PHYs from becoming active before they have been fully initialized. For more information, see Section 1.19, Configuration. By not being active until after complete initialization keeps links from going up and down. Alternatively the COMA\_MODE pin may be connected low (ground) and the PHYs will be fully active once out of reset.

# 2.0 REGISTERS

This section provides information about how to configure the VSC8574 using its internal memory registers and the management interface. The registers marked reserved and factory test should not be read or written to, because doing so may produce undesired effects.

The default value documented for registers is based on the value at reset; however, in some cases, that value may change immediately after reset.

The access type for each register is shown using the following abbreviations:


- · RO: Read Only
- · ROCR: Read Only, Clear on Read
- · RO/LH: Read Only, Latch High
- · RO/LL: Read Only, Latch Low
- · R/W: Read and Write
- RWSC: Read Write Self Clearing

The VSC8574 uses several different types of registers:

- IEEE Clause 22 device registers with addresses from 0 to 31
- Three pages of extended registers with addresses from 16E1-30E1, 16E2-30E2, and 16E3-30E3
- · General-purpose registers with addresses from 0G to 30G
- IEEE Clause 45 devices registers accessible through the Clause 22 registers 13 and 14 to support IEEE 802.3az-2010 energy efficient Ethernet registers

The following illustration shows the relationship between the device registers and their address spaces.

FIGURE 2-1: REGISTER SPACE DIAGRAM



Reserved Registers—For main registers 16–31, extended registers 16E1–30E1, 16E2–30E2, 16E3–30E3, and general purpose registers 0G–30G, any bits marked as Reserved should be processed as read-only and their states as undefined.

Reserved Bits—In writing to registers with reserved bits, use a read-modify-then-write technique, where the entire register is read but only the intended bits to be changed are modified. Reserved bits cannot be changed and their read state cannot be considered static or unchanging.

## 2.1 Register and Bit Conventions

Registers are referred to by their address and bit number in decimal notation. A range of bits is indicated with a colon. For example, a reference to address 26, bits 15 through 14 is shown as 26.15:14.

A register with an E and a number attached (example 27E1) means it is a register contained within extended register page number 1. A register with a G attached (example 13G) means it is a GPIO page register.

Bit numbering follows the IEEE standard with bit 15 being the most significant bit and bit 0 being the least significant bit.

# 2.2 IEEE 802.3 and Main Registers

In the VSC8574, the page space of the standard registers consists of the IEEE 802.3 standard registers and the Microchip standard registers. The following table lists the names of the registers associated with the addresses as specified by IEEE 802.3.

TABLE 2-1: IEEE 802.3 REGISTERS

Address	Name
0	Mode Control
1	Mode Status
2	PHY Identifier 1
3	PHY Identifier 2
4	Autonegotiation Advertisement
5	Autonegotiation Link Partner Ability
6	Autonegotiation Expansion
7	Autonegotiation Next-Page Transmit
8	Autonegotiation Link Partner Next-Page Receive
9	1000BASE-T Control
10	1000BASE-T Status
11–12	Reserved
13	Clause 45 Access Registers from IEEE 802.3 Table 22-6 and 22.24.3.11-12 and Annex 22D
14	Clause 45 Access Registers from IEEE 802.3 Table 22-6 and 22.24.3.11-12 and Annex 22D
15	1000BASE-T Status Extension 1

The following table lists the names of the registers in the main page space of the device. These registers are accessible only when register address 31 is set to 0x0000.

TABLE 2-2: MAIN REGISTERS

Address	Name
16	100BASE-TX status extension
17	1000BASE-T status extension 2
18	Bypass control
19	Error Counter 1
20	Error Counter 2
21	Error Counter 3
22	Extended control and status
23	Extended PHY control 1
24	Extended PHY control 2
25	Interrupt mask
26	Interrupt status
27	Reserved

TABLE 2-2: MAIN REGISTERS (CONTINUED)

Address	Name
28	Auxiliary control and status
29	LED mode select
30	LED behavior
31	Extended register page access

# 2.2.1 MODE CONTROL

The device register at memory address 0 controls several aspects of VSC8574 functionality. The following table shows the available bit settings in this register and what they control.

TABLE 2-3: MODE CONTROL, ADDRESS 0 (0X00)

Bit	Name	Access	Description	Default
15	Software reset	R/W	Self-clearing. Restores all serial management interface (SMI) registers to default state, except for sticky and super-sticky bits.  1: Reset asserted.  0: Reset de-asserted. Wait [X] after setting this bit to initiate another SMI register access.	0
14	Loopback	R/W	1: Loopback enabled. 0: Loopback disabled. When loop back is enabled, the device functions at the current speed setting and with the current duplex mode setting (bits 6, 8, and 13 of this register).	0
13	Forced speed selection LSB	R/W	Least significant bit. MSB is bit 6. 00: 10 Mbps. 01: 100 Mbps. 10: 1000 Mbps. 11: Reserved.	0
12	Autonegotiation enable	R/W	Autonegotiation enabled.     Autonegotiation disabled.	1
11	Power-down	R/W	1: Power-down enabled.	0
10	Isolate	R/W	1: Disconnect the MAC-side interface of the device from the rest of the datapath. Traffic entering the PHY from either the MAC-side or media-side interface will terminate inside the PHY.	0
9	Restart autonegotiation	R/W	Self-clearing bit. 1: Restart autonegotiation on media interface.	0
8	Duplex <sup>1</sup>	R/W	1: Full-duplex. 0: Half-duplex.	0
7	Collision test enable	R/W	1: Collision test enabled.	0

TABLE 2-3: MODE CONTROL, ADDRESS 0 (0X00) (CONTINUED)

Bit	Name	Access	Description	Default
6	Forced speed selection MSB	R/W	Most significant bit. LSB is bit 13. <sup>2</sup> 00: 10 Mbps. 01: 100 Mbps. 10: 1000 Mbps. 11: Reserved.	10
5	Unidirectional enable	R/W	When bit 0.12 = 1 or bit 0.8 = 0, this bit is ignored. When bit 0.12 = 0 and bit 0.8 = 1, the behavior is as follows:  1: Enable transmit from media independent interface regardless of whether the PHY has determined that a valid link has been established.  0: Enable transmit from media independent interface only when the PHY has determined that a valid link has been established.  Note: This bit is only applicable in 100BASE-FX and 1000BASE-X fiber media modes.	0
4:0	Reserved	_	Reserved.	00000

- 1. Half-duplex is not supported when the 1588 unit is operating.
- 2. Before selecting the 1000 Mbps forced speed mode, manually configure the PHY as master or slave by setting bit 11 in register 9 (1000BASE-T Control). Each time the link drops, the PHY needs to be powered down manually to enable it to link up again using the master/slave setting specified in register 9.11.

## 2.2.2 MODE STATUS

The register at address 1 in the device main registers space allows you to read the currently enabled mode setting. The following table shows possible readouts of this register.

TABLE 2-4: MODE STATUS, ADDRESS 1 (0X01)

Bit	Name	Access	Description	Default
15	100BASE-T4 capability	RO	1: 100BASE-T4 capable.	0
14	100BASE-TX FDX capability	RO	1: 100BASE-TX FDX capable.	1
13	100BASE-TX HDX capability	RO	1: 100BASE-TX HDX capable.	1
12	10BASE-T FDX capability	RO	1: 10BASE-T FDX capable.	1
11	10BASE-T HDX capability	RO	1: 10BASE-T HDX capable.	1
10	100BASE-T2 FDX capability	RO	1: 100BASE-T2 FDX capable.	0
9	100BASE-T2 HDX capability	RO	1: 100BASE-T2 HDX capable.	0
8	Extended status enable	RO	1: Extended status information present in register 15.	1

TABLE 2-4: MODE STATUS, ADDRESS 1 (0X01) (CONTINUED)

Bit	Name	Access	Description	Default
7	Unidirectional ability	RO	1: PHY able to transmit from media independent interface regardless of whether the PHY has determined that a valid link has been established. 0: PHY able to transmit from media independent interface only when the PHY has determined that a valid link has been established.	1
			Note: This bit is only applicable to 100BASE-FX and 1000BASE-X fiber media modes.	
6	Preamble suppression capability	RO	MF preamble can be suppressed.     WF required.	1
5	Autonegotiation complete	RO	1: Autonegotiation complete.	0
4	Remote fault	RO	Latches high. 1: Far-end fault detected.	0
3	Autonegotiation capability	RO	1: Autonegotiation capable.	1
2	Link status	RO	Latches low. 1: Link is up.	0
1	Jabber detect	RO	Latches high. 1: Jabber condition detected.	0
0	Extended capability	RO	1: Extended register capable.	1

# 2.2.3 DEVICE IDENTIFICATION

All 16 bits in both register 2 and register 3 in the VSC8574 are used to provide information associated with aspects of the device identification. The following tables list the expected readouts.

TABLE 2-5: IDENTIFIER 1, ADDRESS 2 (0X02)

Bit	Name	Access	Description	Default
15:0	Organizationally unique identifier (OUI)	RO	OUI most significant bits (3:18)	0×0007

TABLE 2-6: IDENTIFIER 2, ADDRESS 3 (0X03)

Bit	Name	Access	Description	Default
15:10	OUI	RO	OUI least significant bits (19:24)	000001
9:4	Microchip model number	RO	VSC8574 (0xA)	001010
3:0	Device revision number	RO	See register 30G for the extended revision identification of this device.	0010

## 2.2.4 AUTONEGOTIATION ADVERTISEMENT

The bits in address 4 in the main registers space control the VSC8574 ability to notify other devices of the status of its autonegotiation feature. The following table shows the available settings and readouts.

TABLE 2-7: DEVICE AUTONEGOTIATION ADVERTISEMENT, ADDRESS 4 (0X04)

Bit	Name	Access	Description	Default
15	Next page transmission request	R/W	1: Request enabled	0
14	Reserved	RO	Reserved	0
13	Transmit remote fault	R/W	1: Enabled	0
12	Reserved	R/W	Reserved	0
11	Advertise asymmetric pause	R/W	1: Advertises asymmetric pause	0
10	Advertise symmetric pause	R/W	1: Advertises symmetric pause	0
9	Advertise100BASE-T4	R/W	1: Advertises 100BASE-T4	0
8	Advertise100BASE-TX FDX	R/W	1: Advertise 100BASE-TX FDX	1
7	Advertise100BASE-TX HDX	R/W	1: Advertises 100BASE-TX HDX	1
6	Advertise10BASE-T FDX	R/W	1: Advertises 10BASE-T FDX	1
5	Advertise10BASE-T HDX	R/W	1: Advertises 10BASE-T HDX	1
4:0	Advertise selector	R/W	_	00001

### 2.2.5 LINK PARTNER AUTONEGOTIATION CAPABILITY

The bits in main register 5 can be used to determine if the Cat5 link partner (LP) used with the VSC8574 is compatible with the autonegotiation functionality.

TABLE 2-8: AUTONEGOTIATION LINK PARTNER ABILITY, ADDRESS 5 (0X05)

Bit	Name	Access	Description	Default
15	LP next page transmission request	RO	1: Requested	0
14	LP acknowledge	RO	1: Acknowledge	0
13	LP remote fault	RO	1: Remote fault	0
12	Reserved	RO	Reserved	0
11	LP advertise asymmetric pause	RO	1: Capable of asymmetric pause	0
10	LP advertise symmetric pause	RO	1: Capable of symmetric pause	0
9	LP advertise 100BASE-T4	RO	1: Capable of 100BASE-T4	0
8	LP advertise 100BASE-TX FDX	RO	1: Capable of 100BASE-TX FDX	0
7	LP advertise 100BASE-TX HDX	RO	1: Capable of 100BASE-TX HDX	0
6	LP advertise 10BASE-T FDX	RO	1: Capable of 10BASE-T FDX	0
5	LP advertise 10BASE-T HDX	RO	1: Capable of 10BASE-T HDX	0
4:0	LP advertise selector	RO		00000

#### 2.2.6 AUTONEGOTIATION EXPANSION

The bits in main register 6 work together with those in register 5 to indicate the status of the LP autonegotiation functioning. The following table shows the available settings and readouts.

TABLE 2-9: AUTONEGOTIATION EXPANSION, ADDRESS 6 (0X06)

Bit	Name	Access	Description	Default
15:5	Reserved	RO	Reserved.	All zeros
4	Parallel detection fault	RO	This bit latches high. 1: Parallel detection fault.	0
3	LP next page capable	RO	1: LP is next page capable.	0
2	Local PHY next page capable	RO	1: Local PHY is next page capable.	1
1	Page received	RO	This bit latches low. 1: New page is received.	0
0	LP is autonegotiation capable	RO	1: LP is capable of autonegotiation.	0

#### 2.2.7 TRANSMIT AUTONEGOTIATION NEXT PAGE

The settings in register 7 in the main registers space provide information about the number of pages in an autonegotiation sequence. The following table shows the settings available.

TABLE 2-10: AUTONEGOTIATION NEXT PAGE TRANSMIT, ADDRESS 7 (0X07)

Bit	Name	Access	Description	Default
15	Next page	R/W	1: More pages follow	0
14	Reserved	RO	Reserved	0
13	Message page	R/W	1: Message page 0: Unformatted page	1
12	Acknowledge 2	R/W	Complies with request     Cannot comply with request	0
11	Toggle	RO	1: Previous transmitted LCW = 0 0: Previous transmitted LCW = 1	0
10:0	Message/unformatted code	R/W	_	0000000001

# 2.2.8 AUTONEGOTIATION LINK PARTNER NEXT PAGE RECEIVE

The bits in register 8 of the main register space work together with register 7 to determine certain aspects of the LP autonegotiation. The following table shows the possible readouts.

TABLE 2-11: AUTONEGOTIATION LP NEXT PAGE RECEIVE, ADDRESS 8 (0X08)

			· · · · · · · · · · · · · · · · · · ·	•
Bit	Name	Access	Description	Default
15	LP next page	RO	1: More pages follow	0
14	Acknowledge	RO	1: LP acknowledge	0
13	LP message page	RO	1: Message page 0: Unformatted page	0
12	LP acknowledge 2	RO	1: LP complies with request	0
11	LP toggle	RO	1: Previous transmitted LCW = 0 0: Previous transmitted LCW = 1	0
10:0	LP message/unformatted code	RO	_	All zeros

## 2.2.9 1000BASE-T CONTROL

The VSC8574's 1000BASE-T functionality is controlled by the bits in register 9 of the main register space. The following table shows the settings and readouts available.

TABLE 2-12: 1000BASE-T CONTROL, ADDRESS 9 (0X09)

Bit	Name	Access	Description	Default
15:13	Transmitter test mode	R/W	000: Normal 001: Mode 1: Transmit waveform test 010: Mode 2: Transmit jitter test as master 011: Mode 3: Transmit jitter test as slave 100: Mode 4: Transmitter distortion test 101–111: Reserved	000
12	Master/slave manual configuration	R/W	1: Master/slave manual configuration enabled	0
11	Master/slave value	R/W	This register is only valid when bit 9.12 is set to 1. 1: Configure PHY as master during negotiation 0: Configure PHY as slave during negotiation	0
10	Port type	R/W	1: Multi-port device 0: Single-port device	1
9	1000BASE-T FDX capability	R/W	1: PHY is 1000BASE-T FDX capable	1
8	1000BASE-T HDX capability	R/W	1: PHY is 1000BASE-T HDX capable	1
7:0	Reserved	R/W	Reserved	0x00

**Note:** Transmitter test mode (bits 15:13) operates in the manner described in IEEE 802.3 section 40.6.1.1.2. When using any of the transmitter test modes, the automatic media sense feature must be disabled. For more information, see Section 2.2.21, Extended PHY Control Set 1.

# 2.2.10 1000BASE-T STATUS

The bits in register 10 of the main register space can be read to obtain the status of the 1000BASE-T communications enabled in the device. The following table shows the readouts.

TABLE 2-13: 1000BASE-T STATUS, ADDRESS 10 (0X0A)

Bit	Name	Access	Description	Default
15	Master/slave configuration fault	RO	This bit latches high.  1: Master/slave configuration fault detected  0: No master/slave configuration fault detected	0
14	Master/slave configuration resolution	RO	Local PHY configuration resolved to master     Cocal PHY configuration resolved to slave	1
13	Local receiver status	RO	1: Local receiver is operating normally	0
12	Remote receiver status	RO	1: Remote receiver OK	0
11	LP 1000BASE-T FDX capability	RO	1: LP 1000BASE-T FDX capable	0

TABLE 2-13: 1000BASE-T STATUS, ADDRESS 10 (0X0A) (CONTINUED)

Bit	Name	Access	Description	Default
10	LP 1000BASE-T HDX capability	RO	1: LP 1000BASE-T HDX capable	0
9:8	Reserved	RO	Reserved	00
7:0	Idle error count	RO	Self-clearing register	0x00

#### 2.2.11 MMD ACCESS CONTROL REGISTER

The bits in register 13 of the main register space are a window to the EEE registers as defined in IEEE 802.3az-2010 Clause 45.

TABLE 2-14: MMD EEE ACCESS, ADDRESS 13 (0X0D)

Bit	Name	Access	Description
15:14	Function	R/W	00: Address 01: Data, no post increment 10: Data, post increment for read and write 11: Data, post increment for write only
13:5	Reserved	R/W	Reserved
4:0	DVAD	R/W	Device address as defined in IEEE 802.3az-2010 table 45–1

## 2.2.12 MMD ADDRESS OR DATA REGISTER

The bits in register 14 of the main register space are a window to the EEE registers as defined in IEEE 802.3az-2010 Clause 45.

TABLE 2-15: MMD ADDRESS OR DATA REGISTER, ADDRESS 14 (0X0E)

Bit	Name	Access	Description
15:0	Register Address/Data	R/W	When register 13.15:14 = 2'b00, address of register of the device that is specified by 13.4:0. Otherwise, the data to be written to or read from the register.

# 2.2.13 1000BASE-T STATUS EXTENSION 1

Register 15 provides additional information about the operation of the device 1000BASE-T communications. The following table shows the readouts available.

TABLE 2-16: 1000BASE-T STATUS EXTENSION 1, ADDRESS 15 (0X0F)

Bit	Name	Access	Description	Default
15	1000BASE-X FDX capability	RO	1: PHY is 1000BASE-X FDX capable	1
14	1000BASE-X HDX capability	RO	1: PHY is 1000BASE-X HDX capable	1
13	1000BASE-T FDX capability	RO	1: PHY is 1000BASE-T FDX capable	1
12	1000BASE-T HDX capability	RO	1: PHY is 1000BASE-T HDX capable	1
11:0	Reserved	RO	Reserved	0x000

## 2.2.14 100BASE-TX/FX STATUS EXTENSION

Register 16 in the main registers page space of the VSC8574 provides additional information about the status of the device's 100BASE-TX/100BASE-FX operation.

TABLE 2-17: 100BASE-TX/FX STATUS EXTENSION, ADDRESS 16 (0X10)

Bit	Name	Access	Description	Default
15	100BASE-TX/FX Descrambler	RO	1: Descrambler locked	0
14	100BASE-TX/FX lock error	RO	Self-clearing bit. 1: Lock error detected	0
13	100BASE-TX/FX disconnect state	RO	Self-clearing bit. 1: PHY 100BASE-TX link disconnect detected	0
12	100BASE-TX/FX current link status	RO	1: PHY 100BASE-TX link active	0
11	100BASE-TX/FX receive error	RO	Self-clearing bit.  1: Receive error detected	0
10	100BASE-TX/FX transmit error	RO	Self-clearing bit. 1: Transmit error detected	0
9	100BASE-TX/FX SSD error	RO	Self-clearing bit. 1: Start-of-stream delimiter error detected	0
8	100BASE-TX/FX ESD error	RO	Self-clearing bit. 1: End-of-stream delimiter error detected	0
7:0	Reserved	RO	Reserved	_

# 2.2.15 1000BASE-T STATUS EXTENSION 2

The second status extension register is at address 17 in the device main registers space. It provides information about another set of parameters associated with 1000BASE-T communications. For information about the first status extension register, see Table 2-16.

TABLE 2-18: 1000BASE-T STATUS EXTENSION 2, ADDRESS 17 (0X11)

Bit	Name	Access	Description	Default
15	1000BASE-T descrambler	RO	1: Descrambler locked.	0
14	1000BASE-T lock error	RO	Self-clearing bit. 1: Lock error detected	0
13	1000BASE-T disconnect state	RO	Self-clearing bit. 1: PHY 1000BASE-T link disconnect detected	0
12	1000BASE-T current link status	RO	1: PHY 1000BASE-T link active	0
11	1000BASE-T receive error	RO	Self-clearing bit. 1: Receive error detected	0
10	1000BASE-T transmit error	RO	Self-clearing bit. 1: Transmit error detected	0
9	1000BASE-T SSD error	RO	Self-clearing bit. 1: Start-of-stream delimiter error detected	0

TABLE 2-18: 1000BASE-T STATUS EXTENSION 2, ADDRESS 17 (0X11) (CONTINUED)

Bit	Name	Access	Description	Default
8	1000BASE-T ESD error	RO	Self-clearing bit. 1: End-of-stream delimiter error detected	0
7	1000BASE-T carrier extension error	RO	Self-clearing bit. 1: Carrier extension error detected	0
6	Non-compliant BCM5400 detected	RO	1: Non-compliant BCM5400 link partner detected	0
5	MDI crossover error	RO	1: MDI crossover error was detected	0
4:0	Reserved	RO	Reserved	_

## 2.2.16 BYPASS CONTROL

The bits in this register control aspects of functionality in effect when the device is disabled for the purpose of traffic bypass. The following table shows the settings available.

TABLE 2-19: BYPASS CONTROL, ADDRESS 18 (0X12)

	l .		· · · · · · · · · · · · · · · · · · ·	
Bit	Name	Access	Description	Default
15	Transmit disable	R/W	1: PHY transmitter disabled	0
14	4B5B encoder/decoder	R/W	R/W 1: Bypass 4B/5B encoder/decoder	
13	Scrambler	R/W	R/W 1: Bypass scrambler	
12	Descrambler	R/W	1: Bypass descrambler	0
11	PCS receive	R/W	1: Bypass PCS receiver	0
10	PCS transmit	R/W	1: Bypass PCS transmit	0
9	LFI timer	R/W	1: Bypass Link Fail Inhibit (LFI) timer	0
8	Reserved	RO	Reserved	_
7	HP Auto-MDIX at forced 10/100	R/W	Sticky bit. 1: Disable HP Auto-MDIX at forced 10/100 speeds	1
6	Non-compliant BCM5400 detect disable	R/W	Sticky bit. 1: Disable non-compliant BCM5400 detection	0
5	Disable pair swap correction (HP Auto-MDIX when autonegotiation enabled)	R/W	Sticky bit. 1: Disable the automatic pair swap correction	0
4	Disable polarity correction	R/W	Sticky bit. 1: Disable polarity inversion correction on each subchannel	0
3	Parallel detect control	R/W	Sticky bit. 1: Do not ignore advertised ability 0: Ignore advertised ability	1
2	Pulse shaping filter	R/W	1: Disable pulse shaping filter	0
1	Disable automatic 1000BASE-T next page exchange	R/W	Sticky bit. 1: Disable automatic 1000BASE T next page exchanges	0
0	Reserved	RO	Reserved	

#### Note:

If bit 18.1 is set to 1 in this register, automatic exchange of next pages is disabled, and control is returned to the user through the SMI after the base page is exchanged. The user then must send the correct sequence of next pages to the link partner, determine the common capabilities, and force the device into the correct configuration following the successful exchange of pages.

#### 2.2.17 ERROR COUNTER 1

The bits in register 19 provide an error counter. The following table shows the settings available.

TABLE 2-20: ERROR COUNTER 1, ADDRESS 19 (0X13)

Bit	Name	Access	Access Description	
15:8	Reserved	RO	Reserved.	_
7:0	100/1000 receive error counter	_	8-bit counter that saturates when it reaches 255. These bits are self-clearing when read.	0x00

## 2.2.18 ERROR COUNTER 2

The bits in register 20 provide an error counter. The following table shows the settings available.

TABLE 2-21: ERROR COUNTER 2, ADDRESS 20 (0X14)

Bit	Name	Access	Description	Default
15:8	Reserved	RO	Reserved.	
7:0	100/1000 false carrier counter	RO	8-bit counter that saturates when it reaches 255. These bits are self-clearing when read.	0x00

#### 2.2.19 ERROR COUNTER 3

The bits in register 21 provide an error counter. The following table shows the settings available.

TABLE 2-22: ERROR COUNTER 3, ADDRESS 21 (0X15)

Bit	Name	Access	Access Description	
15:8	Reserved	RO	Reserved.	_
7:0	Copper media link disconnect counter	_	8-bit counter that saturates when it reaches 255. These bits are self-clearing when read.	0x00

## 2.2.20 EXTENDED CONTROL AND STATUS

The bits in register 22 provide additional device control and readouts. The following table shows the settings available.

TABLE 2-23: EXTENDED CONTROL AND STATUS, ADDRESS 22 (0X16)

Bit	Name	Access	Description	Default
15	Force 10BASE-T link high	R/W	Sticky bit. 1: Bypass link integrity test 0: Enable link integrity test	0
14	Jabber detect disable	R/W	Sticky bit. 1: Disable jabber detect	0
13	Disable 10BASE-T echo	R/W	Sticky bit. 1: Disable 10BASE-T echo	1
12	Disable SQE mode	R/W	Sticky bit. 1: Disable SQE mode	1

TABLE 2-23: EXTENDED CONTROL AND STATUS, ADDRESS 22 (0X16) (CONTINUED)

Bit	Name	Access	Description	Default
11:10	10BASE-T squelch control	R/W	Sticky bit. 00: Normal squelch 01: Low squelch 10: High squelch 11: Reserved	00
9	Sticky reset enable	R/W	Super-sticky bit. 1: Enabled	1
8	EOF Error	RO	This bit is self-clearing. 1: EOF error detected	0
7	10BASE-T disconnect state	RO	This bit is self-clearing. 1: 10BASE-T link disconnect detected	0
6	10BASE-T link status	RO	1: 10BASE-T link active	0
5:1	Reserved	RO	Reserved	
0	SMI broadcast write	R/W	Sticky bit. 1: Enabled	0

The following information applies to the extended control and status bits:

- When bit 22.15 is set, the link integrity state machine is bypassed and the PHY is forced into a link pass status.
- When bits 22.11:10 are set to 00, the squelch threshold levels are based on the IEEE standard for 10BASE-T. When set to 01, the squelch level is decreased, which can improve the bit error rate performance on long loops. When set to 10, the squelch level is increased and can improve the bit error rate in high-noise environments.
- When bit 22.9 is set, all sticky register bits retain their values during a software reset. Clearing this bit causes all sticky register bits to change to their default values upon software reset. Super-sticky bits retain their values upon software reset regardless of the setting of bit 22.9.
- When bit 22.0 is set, if a write to any PHY register (registers 0–31, including extended registers), the same write is
  broadcast to all PHYs. For example, if bit 22.0 is set to 1 and a write to PHY0 is executed (register 0 is set to
  0x1040), all PHYs' register 0s are set to 0x1040. Disabling this bit restores normal PHY write operation. Reads are
  still possible when this bit is set, but the value that is read corresponds only to the particular PHY being
  addressed.

# 2.2.21 EXTENDED PHY CONTROL SET 1

The following table shows the settings available.

TABLE 2-24: EXTENDED PHY CONTROL 1, ADDRESS 23 (0X17)

Bit	Name	Access	Description	Default
15:13	Reserved	R/W	Reserved	0
12	MAC interface mode	R/W	Super-sticky bit. 0: SGMII 1: 1000BASE-X.	0
			<b>Note:</b> Register 19G.15:14 must be = 00 fo this selection to be valid.	r
11	AMS preference	R/W	Super-sticky bit. 1: Cat5 copper preferred. 0: SerDes fiber/SFP preferred.	0

TABLE 2-24: EXTENDED PHY CONTROL 1, ADDRESS 23 (0X17) (CONTINUED)

Bit	Name	Access	Description	Default
10:8	Media operating mode	R/W	Super-sticky bits. 000: Cat5 copper only. 001: SerDes fiber/SFP protocol transfer mode only. 010: 1000BASE-X fiber/SFP media only with autonegotiation performed by the PHY. 011: 100BASE-FX fiber/SFP on the fiber media pins only. 101: Automatic media sense (AMS) with Cat5 media or SerDes fiber/SFP protocol transfer mode. 110: AMS with Cat5 media or 1000BASE-X fiber/SFP media with autonegotiation performed by PHY. 111: AMS with Cat5 media or 100BASE-FX fiber/SFP media. 100: AMS.	000
7:6	Force AMS override	R/W	Sticky bits. 00: Normal AMS selection 01: Force AMS to select SerDes media only 10: Force AMS to select copper media only 11: Reserved	00
5:4	Reserved	RO	Reserved.	_
3	Far-end loopback mode	R/W	1: Enabled.	0
2:0	Reserved	RO	Reserved.	

**Note:** After configuring bits 13:8 of the extended PHY control register set 1, a software reset (register 0, bit 15) must be written to change the device operating mode. On read, these bits only indicate the actual operating mode and not the pending operating mode setting before a software reset has taken place.

# 2.2.22 EXTENDED PHY CONTROL SET 2

The second set of extended controls is located in register 24 in the main register space for the device. The following table shows the settings and readouts available.

TABLE 2-25: EXTENDED PHY CONTROL 2, ADDRESS 24 (0X18)

Bit	Name	Access	Description	Default
15:13	100BASE-TX edge rate control	R/W	Sticky bit. 011: +5 edge rate (slowest) 010: +4 edge rate 001: +3 edge rate 000: +2 edge rate 111: +1 edge rate 110: Default edge rate 101: -1 edge rate 100: -2 edge rate (fastest)	001
12	PICMG 2.16 reduced power mode	R/W	Sticky bit. 1: Enabled	0
11:6	Reserved	RO	Reserved	_

TABLE 2-25: EXTENDED PHY CONTROL 2, ADDRESS 24 (0X18) (CONTINUED)

Bit	Name	Access	Description	Default
5:4	Jumbo packet mode	R/W	Sticky bit.  00: Normal IEEE 1.5 kB packet length 01: 9 kB jumbo packet length (12 kB with 60 ppm or better reference clock) 10: 12 kB jumbo packet length (16 kB with 70 ppm or better reference clock) 11: Reserved	00
3:1	Reserved	RO	Reserved	_
0	1000BASE-T connector loopback	R/W	1: Enabled	0

Note:

When bits 5:4 are set to jumbo packet mode, the default maximum packet values are based on 100 ppm driven reference clock to the device. Controlling the ppm offset between the MAC and the PHY as specified in the bit description results in a higher jumbo packet length.

# 2.2.23 INTERRUPT MASK

These bits control the device interrupt mask. The following table shows the settings available.

TABLE 2-26: INTERRUPT MASK, ADDRESS 25 (0X19)

Bit	Name	Access	Description	Default
15	MDINT interrupt status enable	R/W	Sticky bit. 1: Enabled.	0
14	Speed state change mask	R/W	Sticky bit. 1: Enabled.	0
13	Link state change mask	R/W	Sticky bit. 1: Enabled.	0
12	FDX state change mask	R/W	Sticky bit. 1: Enabled.	0
11	Autonegotiation error mask	R/W	Sticky bit. 1: Enabled.	0
10	Autonegotiation complete mask	R/W	Sticky bit. 1: Enabled.	0
9	Inline powered device (PoE) detect mask	R/W	Sticky bit. 1: Enabled.	0
8	Symbol error interrupt mask	R/W	Sticky bit. 1: Enabled.	0
7	Fast link failure interrupt mask <sup>(1)</sup>	R/W	Sticky bit. 1: Enabled.	0
6:5	Reserved	R/W	_	0
4	AMS media changed mask <sup>(2)</sup>	R/W	Sticky bit. 1: Enabled.	0
3	False carrier interrupt mask	R/W	Sticky bit. 1: Enabled.	0
2	Link speed downshift detect mask	R/W	Sticky bit. 1: Enabled.	0
1	Master/Slave resolution error mask	R/W	Sticky bit. 1: Enabled.	0
0	RX_ER interrupt mask	R/W	Sticky bit. 1: Enabled.	0

<sup>1.</sup> The interrupt is only valid for 100 Mbps and 1000 Mbps speeds. Notification at 10 Mbps speed requires use of the FASTLINK-FAIL pin.

**Note:** When bit 25.15 is set, the MDINT pin is enabled. When enabled, the state of this pin reflects the state of bit 26.15. Clearing this bit only inhibits the MDINT pin from being asserted. Also, before enabling this bit, read register 26 to clear any previously inactive interrupts pending that will cause bit 25.15 to be set.

<sup>2.</sup> If hardware interrupts are not used, the mask can still be set and the status polled for changes.

#### 2.2.24 INTERRUPT STATUS

The status of interrupts already written to the device is available for reading from register 26 in the main registers space. The following table shows the expected readouts.

TABLE 2-27: INTERRUPT STATUS, ADDRESS 26 (0X1A)

Bit	Name	Access	Description	Default
15	Interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0
14	Speed state change status	RO	Self-clearing bit. 1: Interrupt pending.	0
13	Link state change status	RO	Self-clearing bit. 1: Interrupt pending.	0
12	FDX state change status	RO	Self-clearing bit. 1: Interrupt pending.	0
11	Autonegotiation error status	RO	Self-clearing bit. 1: Interrupt pending.	0
10	Autonegotiation complete status	RO	Self-clearing bit. 1: Interrupt pending.	0
9	Inline powered device detect status	RO	Self-clearing bit. 1: Interrupt pending.	0
8	Symbol error status	RO	Self-clearing bit. 1: Interrupt pending.	0
7	Fast link failure detect status	RO	Self-clearing bit. 1: Interrupt pending.	0
6:5	Reserved	RO	_	0
4	AMS media changed mask <sup>1</sup>	RO	Self-clearing bit. 1: Interrupt pending.	0
3	False carrier interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0
2	Link speed downshift detect status	RO	Self-clearing bit. 1: Interrupt pending.	0
1	Master/Slave resolution error status	RO	Self-clearing bit. 1: Interrupt pending.	0
0	RX_ER interrupt status	RO	Self-clearing bit. 1: Interrupt pending.	0

<sup>1.</sup> If hardware interrupts are not used, the mask can still be set and the status polled for changes.

The following information applies to the interrupt status bits:

- All set bits in this register are cleared after being read (self-clearing). If bit 26.15 is set, the cause of the interrupt can be read by reading bits 26.14:0.
- For bits 26.14 and 26.12, bit 0.12 must be set for this interrupt to assert.
- For bit 26.2, bits 4.8:5 must be set for this interrupt to assert.
- For bit 26.0, this interrupt will not occur when RX\_ER is used for carrier-extension decoding of a link partner's data transmission.

#### 2.2.25 DEVICE AUXILIARY CONTROL AND STATUS

Register 28 provides control and status information for several device functions not controlled or monitored by other device registers. The following table shows the settings available and the expected readouts.

TABLE 2-28: AUXILIARY CONTROL AND STATUS, ADDRESS 28 (0X1C)

Bit	Name	Access	Description	Default
15	Autonegotiation complete	RO	Duplicate of bit 1.5	0
14	Autonegotiation disabled	RO	Inverted duplicate of bit 0.12	0
13 <sup>1</sup>	HP Auto-MDIX crossover indication		1: HP Auto-MDIX crossover performed internally	0

TABLE 2-28: AUXILIARY CONTROL AND STATUS, ADDRESS 28 (0X1C) (CONTINUED)

Bit	Name	Access	Description	Default
12	CD pair swap	RO	1: CD pairs are swapped	0
11	A polarity inversion	RO	1: Polarity swap on pair A	0
10	B polarity inversion	RO	1: Polarity swap on pair B	0
9	C polarity inversion	RO	1: Polarity swap on pair C	0
8	D polarity inversion	RO	1: Polarity swap on pair D	0
7	ActiPHY link status time-out control [1]	R/W	Sticky bit. Bits 7 and 2 are part of the ActiPHY Link Status time-out control. Bit 7 is the MSB. 00: 2.3 seconds 01: 3.3 seconds 10: 4.3 seconds 11: 5.3 seconds	0
6	ActiPHY mode enable	R/W	Sticky bit. 1: Enabled	0
5	FDX status	RO	1: Full-duplex 0: Half-duplex	00
4:3	Speed status	RO	00: Speed is 10BASE-T 01: Speed is 100BASE-TX or 100BASE-FX 10: Speed is 1000BASE-T or 1000BASE-X 11: Reserved	0
2	ActiPHY link status time-out control [0]	R/W	Sticky bit. Bits 7 and 2 are part of the ActiPHY Link Status time-out control. Bit 7 is the MSB. 00: 2.3 seconds 01: 3.3 seconds 10: 4.3 seconds 11: 5.3 seconds	1
1:0	Media mode status	RO	00: No media selected 01: Copper media selected 10: SerDes (Fiber) media selected 11: Reserved	00

<sup>1.</sup> In 1000BT mode, if Force MDI crossover is performed while link is up, the 1000BT link must be re-negotiated in order for this bit to reflect the actual Auto-MDIX setting.

## 2.2.26 LED MODE SELECT

The device LED outputs are controlled using the bits in register 29 of the main register space. The following table shows the information needed to access the functionality of each of the outputs. For more information about LED modes, see Table 1-28. For information about enabling the extended LED mode bits in Register 19E1 bits 13 to 12, see Table 1-29.

TABLE 2-29: LED MODE SELECT, ADDRESS 29 (0X1D)

Bit	Name	Access	Description	Default
15:12	LED3 mode select	R/W	Sticky bit. Select from LED modes 0–15.	1000
11:8	LED2 mode select	R/W	Sticky bit. Select from LED modes 0–15.	0000
7:4	LED1 mode select	R/W	Sticky bit. Select from LED modes 0–15.	0010
3:0	LED0 mode select	R/W	Sticky bit. Select from LED modes 0–15.	0001

# 2.2.27 LED BEHAVIOR

The bits in register 30 control and enable you to read the status of the pulse or blink rate of the device LEDs. The following table shows the settings you can write to the register or read from the register.

TABLE 2-30: LED BEHAVIOR, ADDRESS 30 (0X1E)

Bit	Name	Access	Description	Default
15	Copper and fiber LED combine disable	R/W	Sticky bit 0: Combine enabled (Copper/Fiber on link/linkXXXX/activity LED) 1: Disable combination (link/linkXXXX/activity LED; indicates copper only)	0
14	Activity output select	R/W	Sticky bit 1: Activity LED becomes TX_Activity and fiber activity LED becomes RX_Activity 0: TX and RX activity both displayed on activity LEDs	0
13	Reserved	RO	Reserved	_
12	LED pulsing enable	R/W	Sticky bit 0: Normal operation 1: LEDs pulse with a 5 kHz, programmable duty cycle when active	0
11:10	LED blink/pulse- stretch rate	R/W	Sticky bit 00: 2.5 Hz blink rate/400 ms pulse-stretch 01: 5 Hz blink rate/200 ms pulse-stretch 10: 10 Hz blink rate/100 ms pulse-stretch 11: 20 Hz blink rate/50 ms pulse-stretch The blink rate selection for PHY0 globally sets the rate used for all LED pins on all PHY ports	01
9	Reserved	RO	Reserved	_
8	LED3 pulse- stretch/blink select	R/W	Sticky bit 1: Pulse-stretch 0: Blink	0
7	LED2 pulse- stretch/blink select	R/W	Sticky bit 1: Pulse-stretch 0: Blink	0
6	LED1 pulse- stretch/blink select	R/W	Sticky bit 1: Pulse-stretch 0: Blink	0
5	LED0 pulse- stretch/blink select	R/W	Sticky bit 1: Pulse-stretch 0: Blink	0
4	Reserved	RO	Reserved	
3	LED3 combine feature disable	R/W	Sticky bit 0: Combine enabled (link/activity, duplex/collision) 1: Disable combination (link only, duplex only)	0

TABLE 2-30: LED BEHAVIOR, ADDRESS 30 (0X1E) (CONTINUED)

Bit	Name	Access	Description	Default
2	LED2 combine feature disable	R/W	Sticky bit 0: Combine enabled (link/activity, duplex/collision) 1: Disable combination (link only, duplex only)	0
1	LED1 combine feature disable	R/W	Sticky bit 0: Combine enabled (link/activity, duplex/collision) 1: Disable combination (link only, duplex only)	0
0	LED0 combine feature disable	R/W	Sticky bit 0: Combine enabled (link/activity, duplex/collision) 1: Disable combination (link only, duplex only)	0

Note: Bits 30.11:10 are active only in port 0 and affect the behavior of LEDs for all the ports.

## 2.2.28 EXTENDED PAGE ACCESS

To provide functionality beyond the IEEE 802.3-specified registers and main device registers, the VSC8574 includes an extended set of registers that provide an additional 15 register spaces.

The register at address 31 controls the access to the extended registers for the VSC8574. Accessing the GPIO page register space is similar to accessing the extended page registers. The following table shows the settings available.

TABLE 2-31: EXTENDED/GPIO REGISTER PAGE ACCESS, ADDRESS 31 (0X1F)

Bit	Name	Access	Description	Default
15:0	Extended/GPIO page register access	R/W	0x0000: Register 16–30 accesses main register space. Writing 0x0000 to register 31 restores the main register access. 0x0001: Registers 16–30 access extended register space 1 0x0002: Registers 16–30 access extended register space 2 0x0003: Registers 16–30 access extended register space 3 0x0010: Registers 0–30 access GPIO register space 0x1588: Registers 16-18 1588 registers	0x0000

## 2.3 Extended Page 1 Registers

To access the extended page 1 registers (16E1–30E1), enable extended register access by writing 0x0001 to register 31. Writing 0x0000 to register 31 restores the main register access.

When extended page 1 register access is enabled, reads and writes to registers 16–30 affect the extended registers 16E1–30E1 instead of those same registers in the IEEE-specified register space. Registers 0–15 are not affected by the state of the extended page register access.

TABLE 2-32: EXTENDED REGISTERS PAGE 1 SPACE

Address	Name
16E1	SerDes Media Control
17E1	Reserved
18E1	Cu Media CRC good counter
19E1	Extended mode and SIGDET control

TABLE 2-32: EXTENDED REGISTERS PAGE 1 SPACE (CONTINUED)

Address	Name
20E1	Extended PHY control 3 (ActiPHY)
21E1-22E1	Reserved
23E1	Extended PHY control 4 (PoE and CRC error counter)
24E1	VeriPHY 1
25E1	VeriPHY 2
26E1	VeriPHY 3
27E1-28E1	Reserved
29E1	Ethernet packet generator (EPG) 1
30E1	EPG 2

## 2.3.1 SERDES MEDIA CONTROL

Register 16E1 controls some functions of the SerDes media interface on ports 0–3. These settings are only valid for those ports. The following table shows the setting available in this register.

TABLE 2-33: SERDES MEDIA CONTROL, ADDRESS 16E1 (0X10)

Bit	Name	Access	Description	Default
15:14	Transmit remote fault	R/W	Remote fault indication sent to link partner (LP)	00
13:12	Link partner (LP) remote fault	RO	Remote fault bits sent by LP during autonegotiation	00
11:10	Reserved	RO	Reserved	_
9	Allow 1000BASE-X link-up	R/W	Sticky bit. 1: Allow 1000BASE-X fiber media link-up capability 0: Suppress 1000BASE-X fiber media link-up capability	1
8	Allow 100BASE-FX link-up	R/W	Sticky bit. 1: Allow 100BASE-FX fiber media link-up capability 0: Suppress 100BASE-FX fiber media link-up capability	1
7	Reserved	RO	Reserved	
6	Far end fault detected in 100BASE-FX	RO	Self-clearing bit. 1: Far end fault in 100BASE-FX detected	0
5:0	Reserved	RO	Reserved	_

## 2.3.2 CU MEDIA CRC GOOD COUNTER

Register 18E1 makes it possible to read the contents of the CRC good counter for packets that are received on the Cu media interface; the number of CRC routines that have executed successfully. The following table shows the expected readouts.

TABLE 2-34: CU MEDIA CRC GOOD COUNTER, ADDRESS 18E1 (0X12)

Bit	Name	Access	Description	Default
15	Packet since last read	RO	Self-clearing bit. 1: Packet received since last read.	0
14	Reserved	RO	Reserved.	_
13:0	Cu Media CRC good counter contents	RO	Self-clearing bit. Counter containing the number of packets with valid CRCs modulo 10,000; this counter does not saturate and will roll over to zero on the next good packet received after 9,999.	0x000

## 2.3.3 EXTENDED MODE CONTROL

Register 19E1 controls the extended LED and other chip modes. The following table shows the settings available.

TABLE 2-35: EXTENDED MODE CONTROL, ADDRESS 19E1 (0X13)

Bit	Name	Access	Description	Default
15	LED3 Extended Mode	R/W	Sticky bit. 1: See Section 1.13.2, Extended LED Modes	0
14	LED2 Extended Mode	R/W	Sticky bit. 1: See Section 1.13.2, Extended LED Modes	0
13	LED1 Extended Mode	R/W	Sticky bit. 1: See Section 1.13.2, Extended LED Modes	0
12	LED0 Extended Mode	R/W	Sticky bit. 1: See Section 1.13.2, Extended LED Modes	0
11	LED Reset Blink Suppress	R/W	Sticky bit.  1: Blink LEDs after COMA_MODE is de-asserted  0: Suppress LED blink after COMA_MODE is de-asserted	0
10:5	Reserved	RO	Reserved	0
4	Fast link failure	R/W	Sticky bit. Enable fast link failure pin. This must be done from PHY0 only. 1: Enabled 0: Disabled (GPIO9 pin becomes general purpose I/O)	0

TABLE 2-35: EXTENDED MODE CONTROL, ADDRESS 19E1 (0X13) (CONTINUED)

Bit	Name	Access	Description	Default
3:2	Force MDI crossover	R/W	Sticky bits. 00: Normal HP Auto-MDIX operation 01: Reserved 10: Copper media forced to MDI 11: Copper media forced MDI-X	00
1	Reserved	RO	Reserved	_
0	GPIO[3:0]/SIGDET[3:0] pin polarity	R/W	Sticky bit. 1: Active low 0: Active high	0

## 2.3.4 ACTIPHY CONTROL

Register 20E1 controls the device ActiPHY sleep timer, its wake-up timer, and its link speed downshifting feature. The following table shows the settings available.

TABLE 2-36: EXTENDED PHY CONTROL 3, ADDRESS 20E1 (0X14)

Bit	Name	Access	Description	Default
15	Disable carrier extension	R/W	1: Disable carrier extension in 1000BASE-T copper links	1
14:13	ActiPHY sleep timer	R/W	Sticky bit. 00: 1 second 01: 2 seconds 10: 3 seconds 11: 4 seconds	01
12:11	ActiPHY wake-up timer	R/W	Sticky bit. 00: 160 ms 01: 400 ms 10: 800 ms 11: 2 seconds	00
10	Reserved	RO	Reserved	_
9	PHY address reversal	R/W	Sticky bit. Reverse PHY address Enabling causes physical PHY 0 to have address of 3, PHY 1 address of 2, PHY 2 address of 1, and PHY 3 address of 0. Changing this bit to 1 should initially be done from PHY 0 and changing to 0 from PHY3 1: Enabled 0: Disabled	0
8	Reserved	RO	Valid only on PHY0	_
7:6	Media mode status	RO	00: No media selected 01: Copper media selected 10: SerDes media selected 11: Reserved	00
5	Enable 10BASE-T no preamble mode	R/W	Sticky bit. 1: 10BASE-T will assert RX_DV indication when data is presented to the receiver even without a preamble preceding it	0

TABLE 2-36: EXTENDED PHY CONTROL 3, ADDRESS 20E1 (0X14) (CONTINUED)

Bit	Name	Access	Description	Default
4	Enable link speed autodownshift feature	R/W	Sticky bit. 1: Enable auto link speed downshift from 1000BASE-T	0
3:2	Link speed auto downshift control	R/W	Sticky bits. 00: Downshift after 2 failed 1000BASE-T autonegotiation attempts 01: Downshift after 3 failed 1000BASE-T autonegotiation attempts 10: Downshift after 4 failed 1000BASE-T autonegotiation attempts 11: Downshift after 5 failed 1000BASE-T autonegotiation attempts	01
1	Link speed auto downshift status	RO	No downshift     Downshift is required or has occurred	0
0	Reserved	RO	Reserved	_

# 2.3.5 POE AND MISCELLANEOUS FUNCTIONALITY

The register at address 23E1 controls various aspects of inline powering and the CRC error counter in the VSC8574.

TABLE 2-37: EXTENDED PHY CONTROL 4, ADDRESS 23E1 (0X17)

Bit	Name	Access	Description	Default
15:11	PHY address	RO	PHY address; latched on reset	
10	Inline powered device detection	R/W	Sticky bit. 1: Enabled	0
9:8	Inline powered device detection status	RO	Only valid when bit 10 is set. 00: Searching for devices 01: Device found; requires inline power 10: Device found; does not require inline power 11: Reserved	00
7:0	Cu Media CRC error counter	RO	Self-clearing bit	_

RC error counter for packets received on the Cu media interface. The value saturates at 0xFF and subsequently clears when read and restarts count.0x00

### 2.3.6 VERIPHY CONTROL 1

Register 24E1 in the extended register space provides control over the device VeriPHY diagnostics features. There are three separate VeriPHY control registers. The following table shows the settings available and describes the expected readouts.

TABLE 2-38: VERIPHY CONTROL REGISTER 1, ADDRESS 24E1 (0X18)

Bit	Name	Access	Description	Default
15	VeriPHY trigger	R/W	Self-clearing bit. 1: Triggers the VeriPHY algorithm and clears when VeriPHY has completed. Settings in registers 24E–26E become valid after this bit clears.	0
14	VeriPHY valid	RO	1: VeriPHY results in registers 24E–26E are valid.	0
13:8	Pair A (1, 2) distance	RO	Loop length or distance to anomaly for pair A (1, 2).	0x00
7:6	Reserved	RO	Reserved.	_
5:0	Pair B (3, 6) distance	RO	Loop length or distance to anomaly for pair B (3, 6).	0x00

**Note:** The resolution of the 6-bit length field is 3 meters.

### 2.3.7 VERIPHY CONTROL 2

The register at address 25E1 consists of the second of the three device registers that provide control over VeriPHY diagnostics features. The following table shows the expected readouts.

TABLE 2-39: VERIPHY CONTROL REGISTER 2, ADDRESS 25E1 (0X19)

Bit	Name	Access	Description	Default
15:14	Reserved	RO	Reserved	
13:8	Pair C (4, 5) distance	RO	Loop length or distance to anomaly for pair C (4, 5)	0x00
7:6	Reserved	RO	Reserved	_
5:0	Pair D (7, 8) distance	RO	Loop length or distance to anomaly for pair D (7, 8)	0x00

**Note:** The resolution of the 6-bit length field is 3 meters.

### 2.3.8 VERIPHY CONTROL 3

The register at address 26E1 consists of the third of the three device registers that provide control over VeriPHY diagnostics features. Specifically, this register provides information about the termination status (fault condition) for all four link partner pairs. The following table shows the expected readouts.

TABLE 2-40: VERIPHY CONTROL REGISTER 3, ADDRESS 26E1 (0X1A)

Bit	Name	Access	Description	Default
15:12	Pair A (1, 2) termination status	RO	Termination fault for pair A (1, 2)	0x00
11:8	Pair B (3, 6) termination status	RO	Termination fault for pair B (3, 4)	0x00
7:4	Pair C (4, 5) termination status	RO	Termination fault for pair C (4, 5)	0x00
3:0	Pair D (7, 8) termination status	RO	Termination fault for pair D (7, 8)	0x00

The following table shows the meanings for the various fault codes.

TABLE 2-41: VERIPHY CONTROL REGISTER 3 FAULT CODES

Code	Denotes
0000	Correctly terminated pair
0001	Open pair
0010	Shorted pair
0100	Abnormal termination
1000	Cross-pair short to pair A
1001	Cross-pair short to pair B
1010	Cross-pair short to pair C
1011	Cross-pair short to pair D
1100	Abnormal cross-pair coupling with pair A
1101	Abnormal cross-pair coupling with pair B
1110	Abnormal cross-pair coupling with pair C
1111	Abnormal cross-pair coupling with pair D

## 2.3.9 ETHERNET PACKET GENERATOR CONTROL 1

The EPG control register provides access to and control of various aspects of the EPG testing feature. There are two separate EPG control registers. The following table shows the settings available in the first register.

TABLE 2-42: EPG CONTROL REGISTER 1, ADDRESS 29E1 (0X1D)

Bit	Name	Access	Description	Default
15	EPG enable	R/W	1: Enable EPG	0
14	EPG run or stop	R/W	1: Run EPG	0
13	Transmission duration	R/W	1: Continuous (sends in 10,000-packet increments) 0: Send 30,000,000 packets and stop	0
12:11	Packet length	R/W	00: 125 bytes 01: 64 bytes 10: 1518 bytes 11: 10,000 bytes (jumbo packet)	0
10	Interpacket gap	R/W	1: 8,192 ns 0: 96 ns	0
9:6	Destination address	R/W	Lowest nibble of the 6-byte destination address	0001
5:2	Source address	R/W	Lowest nibble of the 6-byte destination address	0000
1	Payload type	R/W	Randomly generated payload pattern     Fixed based on payload pattern	0
0	Bad frame check sequence (FCS) generation	R/W	Generate packets with bad FCS     Generate packets with good FCS	0

The following information applies to the EPG control number 1:

• Do not run the EPG when the VSC8574 is connected to a live network.

- bit 29E1.13 (continuous EPG mode control): When enabled, this mode causes the device to send continuous packets. When disabled, the device continues to send packets only until it reaches the next 10,000-packet increment mark. It then ceases to send packets.
- The 6-byte destination address in bits 9:6 is assigned one of 16 addresses in the range of 0xFF FF FF FF FF FF through 0xFF FF FF FF FF.
- The 6-byte source address in bits 5:2 is assigned one of 16 addresses in the range of 0xFF FF FF FF FF FF through 0xFF FF FF FF FF.
- If any of bits 13:0 are changed while the EPG is running (bit 14 is set to 1), bit 14 must be cleared and then set back to 1 for the change to take effect and to restart the EPG.

### 2.3.10 ETHERNET PACKET GENERATOR CONTROL 2

Register 30E1 consists of the second set of bits that provide access to and control over the various aspects of the EPG testing feature. The following table shows the settings available.

TABLE 2-43: EPG CONTROL REGISTER 2, ADDRESS 30E1 (0X1E)

Bit	Name	Access	Description	Default
15:	EPG packet payload	R/W	Data pattern repeated in the payload of packets generated by the EPG	0x00

**Note:** If any of bits 15:0 in this register are changed while the EPG is running (bit 14 of register 29E1 is set to 1), that bit (29E1.14) must first be cleared and then set back to 1 for the change to take effect and to restart the EPG.

# 2.4 Extended Page 2 Registers

To access the extended page 2 registers (16E2–30E2), enable extended register access by writing 0x0002 to register 31. For more information, see Table 2-31.

When extended page 2 register access is enabled, reads and writes to registers 16–30 affect the extended registers 16E2–30E2 instead of those same registers in the IEEE-specified register space. Registers 0–15 are not affected by the state of the extended page register access.

Writing 0x0000 to register 31 restores the main register access.

The following table lists the addresses and register names in the extended register page 2 space. These registers are accessible only when the device register 31 is set to 0x0002.

TABLE 2-44: EXTENDED REGISTERS PAGE 2 SPACE

Address	Name
16E2	Cu PMD Transmit Control
17E2	EEE Control
18E2-29E2	Reserved
30E2	Ring Resiliency Control

### 2.4.1 CU PMD TRANSMIT CONTROL

The register at address 16E2 consists of the bits that provide control over the amplitude settings for the transmit side Cu PMD interface. These bits provide the ability to make small adjustments in the signal amplitude to compensate for minor variations in the magnetics from different vendors. Extreme caution must be exercised when changing these settings from the default values as they have a direct impact on the signal quality. Changing these settings also affects the linearity and harmonic distortion of the transmitted signals. For help with changing these values, contact your Microchip representative.

TABLE 2-45: CU PMD TRANSMIT CONTROL, ADDRESS 16E2 (0X10)

Bit	Name	Access	Description	Default
15:12	1000BASE-T signal	R/W	Sticky bits.	0000
	amplitude trim <sup>1</sup>		1000BASE-T signal amplitude  1111: -1.7%	
			1110: -2.6%	
			1101: -3.5%	
			1100: -4.4%	
			1011: -5.3%	
			1010: -7%	
			1001: -8.8%	
			1000: -10.6%	
			0111: 5.5%	
			0110: 4.6%	
			0101: 3.7%	
			0100: 2.8%	
			0011: 1.9%	
			0010: 1%	
			0001: 0.1%	
			0000: -0.8%	

TABLE 2-45: CU PMD TRANSMIT CONTROL, ADDRESS 16E2 (0X10) (CONTINUED)

Bit	Name	Access	Description	Default
11:8	100BASE-TX signal amplitude trim <sup>2</sup>	R/W	Sticky bits. 100BASE-TX signal amplitude 1111: -1.7% 1110: -2.6% 1101: -3.5% 1100: -4.4% 1011: -5.3% 1010: -7% 1001: -8.8% 1000: -10.6% 0111 5.5% 0110: 4.6% 0101: 3.7% 0100: 2.8% 0011: 1.9% 0010: 1% 0000: -0.8%	0010
7:4	10BASE-T signal amplitude trim <sup>3</sup>	R/W	Sticky bits.  10BASE-T signal amplitude  1111: -7%  1110: -7.9%  1101: -8.8%  1100: -9.7%  1011: -10.6%  1010: -11.5%  1000: -13.3%  0111: 0%  0110: -0.7%  0101: -1.6%  0100: -2.5%  0011: -3.4%  0010: -4.3%  0001: -5.2%  0000: -6.1%	1011
3:0	10BASE-Te signal amplitude trim	R/W	Sticky bits.  10BASE-Te signal amplitude  1111: -30.45%  1110: -31.1%  1101: -31.75%  1100: -32.4%  1011: -33.05%  1010: -33.7%  1000: -35%  0111: -25.25%  0110: -25.9%  0110: -25.9%  0101: -26.55%  0100: -27.2%  0011: -27.85%  0010: -28.5%  0000: -29.85%	1110

- 1. Changes to 1000BASE-T amplitude may result in unpredictable side effects.
- 2. Adjust 100BASE-TX to specific magnetics.
- 3. Amplitude is limited by  $V_{CC}$  (2.5V).

## 2.4.2 EEE CONTROL

The register at address 17E2 consists of the bits that provide additional control over the chip behavior in energy efficient Ethernet (IEEE 802.3az-2010) mode.

TABLE 2-46: EEE CONTROL, ADDRESS 17E2 (0X11)

Bit	Name	Access	Description	Default
15	Enable 10BASE-Te	R/W	Sticky bit. Enable energy efficient (IEEE 802.3az-2010) 10BASE-Te operating mode.	0
14	Enable LED in fiber unidirectional mode	R/W	Sticky bit. 1: Enable LED functions in fiber unidirectional mode.	0
13:10	Invert LED polarity	R/W	Sticky bits. Invert polarity of LED[3:0]_[3:0] signals. Default is to drive an active low signal on the LED pins. This also applies to enhanced serial LED mode. For more information, see Section TABLE 1-31:, Enhanced Serial LED Mode.	0000
9:6	Reserved	RO	Reserved.	_
5	Enable 1000BASE- T force mode	R/W	Sticky bit. 1: Enable 1000BASE-T force mode to allow PHY to link-up in 1000BASE-T mode without forcing master/slave when register 0, bits 6 and 13 are set to 2'b10.	0
41	Force transmit LPI	R/W	Sticky bit.  1: Enable the EPG to transmit LPI on the MDI, ignore data from the MAC interface.  0: Transmit idles being received from the MAC.	0
3	Inhibit 100BASE-TX transmit EEE LPI	R/W	Sticky bit. 1: Disable transmission of EEE LPI on transmit path MDI in 100BASE-TX mode when receiving LPI from MAC.	0
2	Inhibit 100BASE-TX receive EEE LPI	R/W	Sticky bit. 1: Disable transmission of EEE LPI on receive path MAC interface in 100BASE-TX mode when receiving LPI from the MDI.	0
1	Inhibit 1000BASE-T transmit EEE LPI	R/W	Sticky bit.  1: Disable transmission of EEE LPI on transmit path MDI in 1000BASE-T mode when receiving LPI from MAC.	0
0	Inhibit 1000BASE-T receive EEE LPI	R/W	Sticky bit. 1: Disable transmission of EEE LPI on receive path MAC interface in 1000BASE-T mode when receiving LPI from the MDI.	0

<sup>1. 17</sup>E2 bits 4:0 are for debugging purposes only, not for operational use.

### 2.4.3 RING RESILIENCY CONTROL

The following table shows the register settings for the ring resiliency controls at address 30E2.

TABLE 2-47: RING RESILIENCY, ADDRESS 30E2

Bit	Name	Access	Description	Default
15	Ring resiliency startup enable (master TR enable)	R/W	Sticky	0
14	Advertise ring resiliency	R/W	Sticky	0
13	LP ring resiliency advertisement	RO		0
12	Force ring resiliency enable (override autoneg)	R/W	Sticky	0
11:6	Reserved	RO	Reserved	000000
5:4	Ring resiliency status	RO	Ring resiliency status (from r1000 DSP SM) 00: Timing slave 10: Timing slave becoming master 11: Timing master 01: Timing master becoming slave	11
3:1	Reserved	RO	Reserved	000
0	Start switchover (only when not in progress)	RWSC		0

<sup>1.</sup> Reflects autoneg master/slave at initial link-up

# 2.5 Extended Page 3 Registers

To access the extended page 3 registers (16E3–30E3), enable extended register access by writing 0x0003 to register 31. For more information, see Table 2-31.

When extended page 3 register access is enabled, reads and writes to registers 16–30 affect the extended registers 16E3–30E3 instead of those same registers in the IEEE-specified register space. Registers 0–15 are not affected by the state of the extended page register access.

Writing 0x0000 to register 31 restores the main register access.

The following table lists the addresses and register names in the extended register page 3 space. These registers are accessible only when the device register 31 is set to 0x0003.

TABLE 2-48: EXTENDED REGISTERS PAGE 3 SPACE

Address	Name
16E3	MAC SerDes PCS Control
17E3	MAC SerDes PCS Status
18E3	MAC SerDes Clause 37 Advertised Ability
19E3	MAC SerDes Clause 37 Link Partner Ability
20E3	MAC SerDes Status
21E3	Media SerDes Transmit Good Packet Counter
22E3	Media SerDes Transmit CRC Error Counter

TABLE 2-48: EXTENDED REGISTERS PAGE 3 SPACE (CONTINUED)

Address	Name
23E3	Media SerDes PCS Control
24E3	Media SerDes PCS Status
25E3	Media SerDes Clause 37 Advertised Ability
26E3	Media SerDes Clause 37 Link Partner Ability
27E3	Media SerDes status
28E3	Fiber Media CRC Good Counter
29E3	Fiber Media CRC Error Counter
30E3	Reserved

# 2.5.1 MAC SERDES PCS CONTROL

The register at address 16E3 consists of the bits that provide access to and control over MAC SerDes PCS block. The following table shows the settings available.

TABLE 2-49: MAC SERDES PCS CONTROL, ADDRESS 16E3 (0X10)

Bit	Name	Access	Description	Default
15	MAC interface disable	R/W	Sticky bit. 1: 1000BASE-X MAC interface disable when media link down.	0
14	MAC interface restart	R/W	Sticky bit. 1: 1000BASE-X MAC interface restart on media link change.	0
13	MAC interface PD enable	R/W	Sticky bit.  1: MAC interface autonegotiation parallel detect enable.	0
12	MAC interface autonegotiation restart	R/W	Self-clearing bit. 1: Restart MAC interface autonegotiation.	0
11	Force advertised ability	R/W	1: Force 16-bit advertised ability from register 18E3.	0
10:8	SGMII preamble control	R/W	000: No effect on the start of packet. 001: If both the first two nibbles of the 10/100 packet are not 0x5, a byte of 0x55 must be prefixed to the output, otherwise there will be no effect on the start of packet. 010: If both the first two nibbles of the 10/100 packet are not 0x5, a byte of 0x55 must be prefixed to the output. An additional byte of 0x55 must be prefixed to the output if the next two nibbles are also not 0x5. 011–111: Reserved.	001
7	MAC SerDes autonegotiation enable	R/W	Sticky bit. 1: MAC SerDes ANEG enable.	0
6	SerDes polarity at input of MAC	R/W	1: Invert polarity of signal received at input of MAC.	0
5	SerDes polarity at output of MAC	R/W	1: Invert polarity of signal at output of MAC.	

TABLE 2-49: MAC SERDES PCS CONTROL, ADDRESS 16E3 (0X10) (CONTINUED)

Bit	Name	Access	Description	Default
4	Fast link status enable	R/W	Use fast link fail indication as link status indication to MAC SerDes.     Use normal link status indication to MAC SerDes.	0
3	Reserved	R/W	Reserved.	0
2:0	Reserved	RO	Reserved.	_

## 2.5.2 MAC SERDES PCS STATUS

The register at address 17E3 consists of the bits that provide status from the MAC SerDes PCS block. The following table shows the settings available.

TABLE 2-50: MAC SERDES PCS STATUS, ADDRESS 17E3 (0X11)

Bit	Name	Access	Description
15:13	Reserved	RO	Reserved
12	SGMII alignment error	RO	1: SGMII alignment error occurred
11	MAC interface LP autonegotiation restart	RO	MAC interface link partner     autonegotiation restart request occurred
10	Reserved	RO	Reserved
9:8	MAC remote fault	RO	01, 10, and 11: Remote fault detected from MAC 00: No remote fault detected from MAC
7	Asymmetric pause advertisement	RO	1: Asymmetric pause advertised by MAC
6	Symmetric pause advertisement	RO	1: Symmetric pause advertised by MAC
5	Full duplex advertisement	RO	1: Full duplex advertised by MAC
4	Half duplex advertisement	RO	1: Half duplex advertised by MAC
3	MAC interface LP autonegotiation capable	RO	1: MAC interface link partner autonegotiation capable
2	MAC interface link status	RO	1: MAC interface link status connected
1	MAC interface autonegotiation complete	RO	1: MAC interface autonegotiation complete
0	MAC comma detect	RO	Comma currently detected     comma currently not detected

## 2.5.3 MAC SERDES CLAUSE 37 ADVERTISED ABILITY

The register at address 18E3 consists of the bits that provide access to and control over MAC SerDes Clause 37 advertised ability. The following table shows the settings available.

TABLE 2-51: MAC SERDES CL37 ADVERTISED ABILITY, ADDRESS 18E3 (0X12)

Bit	Name	Access	Description	Default
15:0	MAC SerDes advertised ability		Current configuration code word being advertised (this register is read/write if 16E3.11 = 1)	0x01E0

### 2.5.4 MAC SERDES CLAUSE 37 LINK PARTNER ABILITY

The register at address 19E3 consists of the bits that provide status of the MAC SerDes link partner's Clause 37 advertised ability. The following table shows the settings available.

TABLE 2-52: MAC SERDES CL37 LP ABILITY, ADDRESS 19E3 (0X13)

Bit	Name	Access	Description
15:0	MAC SerDes LP ability	RO	Last configuration code word received from link partner

### 2.5.5 MAC SERDES STATUS

The register at address 20E3 consists of the bits that provide access to MAC SerDes status. The following table shows the settings available.

TABLE 2-53: MAC SERDES STATUS, ADDRESS 20E3 (0X14)

Bit	Name	Access	Description
15	Reserved	RO	Reserved
14	MAC comma detect	RO	Super-sticky bit. Cleared upon SW reset.  1: Comma detected  0: Comma not detected
13	QSGMII sync status	RO	_
12:0	Reserved	RO	Reserved

## 2.5.6 MEDIA SERDES TRANSMIT GOOD PACKET COUNTER

The register at address 21E3 consists of the bits that provide status of the media SerDes transmit good packet counter. The following table shows the settings available.

TABLE 2-54: MEDIA SERDES TX GOOD PACKET COUNTER, ADDRESS 21E3 (0X15)

Bit	Name	Access	Description
15	Tx good packet counter active	RO	1: Transmit good packet counter active
14	Reserved	RO	Reserved
13:0	Tx good packet count	RO	Transmit good packet count modulo 10000

## 2.5.7 MEDIA SERDES TRANSMIT CRC ERROR COUNTER

The register at address 22E3 consists of the bits that provide status of the media SerDes transmit packet count that had a CRC error. The following table shows the settings available.

TABLE 2-55: MEDIA SERDES TX CRC ERROR COUNTER, ADDRESS 22E3 (0X16)

Bit	Name	Access	Description
15:8	Reserved	RO	Reserved
7:0	Tx CRC packet count	RO	Transmit CRC packet count (saturates at 255)

## 2.5.8 MEDIA SERDES PCS CONTROL

The register at address 23E3 consists of the bits that provide access to and control over Media SerDes PCS control. The following table shows the settings available.

TABLE 2-56: MEDIA SERDES PCS CONTROL, ADDRESS 23E3 (0X17)

Bit	Name	Access	Description	Default
15:14	Reserved	RO	Reserved	_
13	Media interface autonegotiation parallel-detection	R/W	Sticky bit. 1: SerDes media autonegotiation parallel detect enabled	0
12	Reserved	RO	Reserved	_
11	Force advertised ability	R/W	1: Force 16-bit advertised ability from register 25E3.15:0	0
10:7	Reserved	RO	Reserved	_
6	Polarity reversal input	_	Media SerDes polarity reversal input 0: No polarity reversal (default) 1: Polarity reversed	0
5	Polarity reversal output	_	Media SerDes polarity reversal output 0: No polarity reversal (default) 1: Polarity reversed	0
4:0	Reserved	RO	Reserved	_

# 2.5.9 MEDIA SERDES PCS STATUS

The register at address 24E3 consists of the bits that provide status of the Media SerDes PCS block. The following table shows the settings available.

TABLE 2-57: MEDIA SERDES PCS STATUS, ADDRESS 24E3 (0X18)

Bit	Name	Access	Description
15:14	Reserved	RO	Reserved
13	SerDes protocol transfer	RO	100 Mb or 100BASE-FX link status
12	SerDes protocol transfer	RO	10 Mb link status
11	Media interface link partner autonegotiation restart	RO	Media interface link partner autonegotiation restart request occurred
10	Reserved	RO	Reserved
9:8	Remote fault detected	RO	01, 10, 11: Remote fault detected from link partner
7	Link partner asymmetric pause	RO	Asymmetric pause advertised by link partner
6	Link partner symmetric pause	RO	Symmetric pause advertised by link partner
5	Link partner full duplex advertisement	RO	1: Full duplex advertised by link partner
4	Link partner half duplex advertisement	RO	1: Half duplex advertised by link partner

TABLE 2-57: MEDIA SERDES PCS STATUS, ADDRESS 24E3 (0X18) (CONTINUED)

Bit	Name	Access	Description
3	Link partner autonegotiation capable	RO	Media interface link partner autonegotiation capable
2	Media interface link status	RO	1: Media interface link status
1	Media interface autonegotiation complete	RO	Media interface autonegotiation complete
0	Reserved		Reserved

### 2.5.10 MEDIA SERDES CLAUSE 37 ADVERTISED ABILITY

The register at address 25E3 consists of the bits that provide access to and control over Media SerDes Clause 37 advertised ability. The following table shows the settings available.

TABLE 2-58: MEDIA SERDES CL37 ADVERTISED ABILITY, ADDRESS 25E3 (0X19)

Bit	Name	Access	Description	Default
15:0	Media SerDes advertised ability	R/W	Current configuration code word being advertised. This register is read/write when 23E3.11 = 1.	0x0000

### 2.5.11 MEDIA SERDES CLAUSE 37 LINK PARTNER ABILITY

The register at address 26E3 consists of the bits that provide status of the media SerDes link partner's Clause 37 advertised ability. The following table shows the settings available.

TABLE 2-59: MAC SERDES CL37 LP ABILITY, ADDRESS 26E3 (0X1A)

Bit	Name	Access	Description
15:0	Media SerDes LP ability	RO	Last configuration code word received from link partner

### 2.5.12 MEDIA SERDES STATUS

The register at address 27E3 consists of the bits that provide access to Media SerDes status. The following table shows the settings available.

TABLE 2-60: MEDIA SERDES STATUS, ADDRESS 27E3 (0X1B)

Bit	Name	Access	Description
15	K28.5 comma realignment	RO	Self-clearing bit. 1: K28.5 comma re-alignment has occurred
14	Signal detect	RO	Self-clearing bit. Sticky bit. 1: SerDes media signal detect
13:0	Reserved	RO	Reserved

#### 2.5.13 FIBER MEDIA CRC GOOD COUNTER

Register 28E3 makes it possible to read the contents of the CRC good counter for packets that are received on the Fiber media interface; the number of CRC routines that have executed successfully. The following table shows the expected readouts.

TABLE 2-61: FIBER MEDIA CRC GOOD COUNTER, ADDRESS 28E3 (0X1C)

Bit	Name	Access	Description	Default
15	Packet since last read	RO	Self-clearing bit. 1: Packet received since last read.	0
14	Reserved	RO	Reserved.	_
13:0	Fiber media CRC good counter contents	RO	Self-clearing bit. Counter containing the number of packets with valid CRCs. This counter does not saturate and will roll over.	0x000

### 2.5.14 FIBER MEDIA CRC ERROR COUNTER

Register 29E3 makes it possible to read the contents of the CRC error counter for packets that are received on the Fiber media interface. The following table shows the expected readouts.

TABLE 2-62: FIBER MEDIA CRC ERROR COUNTER, ADDRESS 29E3 (0X1D)

Bit	Name	Access	Description	Default
15:8	Reserved	RO	Reserved.	_
7:0	Fiber Media CRC error counter	RO	Self-clearing bit. CRC error counter for packets received on the Fiber media interface. The value saturates at 0xFF and subsequently clears when read and restarts count.	0x00

# 2.6 General Purpose Registers

Accessing the general purpose register space is similar to accessing the extended page registers. Set register 31 to 0x0010. This sets all 32 registers to the general purpose register space.

To restore main register page access, write 0x0000 to register 31.

The following table lists the addresses and register names in the general purpose register page space. These registers are accessible only when the device register 31 is set to 0x0010. All general purpose register bits are super-sticky. This register space is global in nature to all four PHY's in the VSC8574 device.

TABLE 2-63: GENERAL PURPOSE REGISTERS PAGE SPACE

Address	Name
0G-12G	Reserved
13G	LED/SIGDET/GPIO Control
14G	GPIO Control 2
15G	GPIO Input
16G	GPIO Output
17G	GPIO Output Enable
18G	Micro Command
19G	MAC Mode and Fast Link Configuration
20G	Two-Wire Serial MUX Control 1
21G	Two-Wire Serial MUX Control 2

TABLE 2-63: GENERAL PURPOSE REGISTERS PAGE SPACE (CONTINUED)

Address	Name
22G	Two-Wire Serial MUX Data Read/Write
23G	Recovered Clock 0 Control
24G	Recovered Clock 1 Control
25G	Enhanced LED Control
26G	Reserved
27G	Reserved
28G	Reserved
29G	Global Interrupt Status
30G	Extended Revision ID

## 2.6.1 RESERVED GENERAL PURPOSE ADDRESS SPACE

The bits in registers 0G to 12G of the general purpose register space are reserved.

# 2.6.2 SIGDET/GPIO CONTROL

The SIGDET control bits configure the GPIO[3:0]/SIGDET[3:0] pins to function either as signal detect pins for each fiber media port, or as GPIOs. The following table shows the values that can be written.

TABLE 2-64: SIGDET/GPIO CONTROL, ADDRESS 13G (0X0D)

Bit	Name	Access	Description	Default
15:14	GPIO7/I2C_SCL_3	R/W	00: SCL for PHY3 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G <sup>1</sup>	00
13:12	GPIO6/I2C_SCL_2	R/W	00: SCL for PHY2 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G <sup>2</sup>	00
11:10	GPIO5/I2C_SCL_1	R/W	00: SCL for PHY1 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G <sup>3</sup>	00
9:8	GPIO4/I2C_SCL_0	R/W	00: SCL for PHY0 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G <sup>4</sup>	00
7:6	GPIO3/SIGDET3 control	R/W	00: SIGDET operation 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G	00

TABLE 2-64: SIGDET/GPIO CONTROL, ADDRESS 13G (0X0D) (CONTINUED)

Bit	Name	Access	Description	Default
5:4	GPIO2/SIGDET2 control	R/W	00: SIGDET operation 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G	00
3:2	GPIO1/SIGDET1 control	R/W	00: SIGDET operation 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G	00
1:0	GPIO0/SIGDET0 control	R/W	00: SIGDET operation 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G	00

- 1. Register 20G bit 3 must be clear in order for this setting to take effect.
- 2. Register 20G bit 2 must be clear in order for this setting to take effect.
- 3. Register 20G bit 1 must be clear in order for this setting to take effect.
- 4. Register 20G bit 0 must be clear in order for this setting to take effect.

## 2.6.3 GPIO CONTROL 2

The GPIO control 2 register configures the functionality of the COMA\_MODE and 1588 control input pins, and provides control for possible GPIO pin options.

TABLE 2-65: GPIO CONTROL 2, ADDRESS 14G (0X0E)

Bit	Name	Access	Description	Default
15:14	GPIO12/1588_SPI_CS and GPIO13/1588_SPI_DO	R/W	GPIO12/1588_SPI_CS and GPIO13/1588_SPI_DO control. 00: 1588_SPI_CS/1588_SPI_DO operation. 01: Reserved. 10: Reserved. 11: GPIO12/GPIO13 operation. Controlled by MII registers 15G to 17G.	_
13	COMA_MODE output enable (active low)	R/W	1: COMA_MODE pin is an input. 0: COMA_MODE pin is an output.	1
12	COMA_MODE output data	R/W	Value to output on the COMA_MODE pin when it is configured as an output.	0
11	COMA_MODE input data	RO	Data read from the COMA_MODE pin.	
10	Tri-state enable for two-wire serial bus	R/W	1: Tri-states two-wire serial bus output signals instead of driving them high. This allows those signals to be pulled above VDD25 using an external pull-up resistor. 0: Drive two-wire serial bus output signals to high and low values as appropriate.	1
9	Tri-state enable for LEDs	R/W	1: Tri-state LED output signals instead of driving them high. This allows the signals to be pulled above V <sub>DDIO</sub> using an external pull-up resistor.  0: Drive LED bus output signals to high and low values.	1
8	Reserved	RO	Reserved	0

TABLE 2-65: GPIO CONTROL 2, ADDRESS 14G (0X0E) (CONTINUED)

Bit	Name	Access	Description	Default
7:6	GPIO11	R/W	GPIO11 control. 00: Reserved 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G	_
5:4	GPIO10/1588_LOAD_SA VE	R/W	GPIO10/1588_LOAD_SAVE control. 00: 1588_LOAD_SAVE operation 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G	_
3:2	GPIO9/FASTLINK_FAIL	R/W	GPIO9/FASTLINK_FAIL control. 00: FASTLINK_FAIL operation 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G	_
1:0	GPIO8/I2C_SDA	R/W	GPIO8/I2C_SDA control. 00: I2C_SDA operation 01: Reserved 10: Reserved 11: Controlled by MII registers 15G to 17G	

## 2.6.4 GPIO INPUT

The input register contains information about the input to the device GPIO pins. Read from this register to access the data on the device GPIO pins. The following table shows the readout you can expect.

TABLE 2-66: GPIO INPUT, ADDRESS 15G (0X0F)

Bit	Name	Access	Description	Default
15:14	Reserved	RO	Reserved	00
13	GPIO13/1588_SPI_DO	RO	GPIO13/1588_SPI_DO input	1
12	GPIO12/1588_SPI_CS	RO	GPIO12/1588_SPI_CS input	1
11	GPIO11	RO	GPIO11 input	0
10	GPIO10/1588_LOAD_SAVE	RO	GPIO10/1588_LOAD_SAVE input	0
9	GPIO9/FASTLINK_FAIL	RO	GPIO9/FASTLINK_FAIL input	1
8	GPIO8/I2C_SDA	RO	GPIO8/I2C_SDA input	1
7	GPI07/I2C_SCL_3	RO	GPIO7/I2C_SCL_3 input	1
6	GPIO6/I2C_SCL_2	RO	GPIO6/I2C_SCL_2 input	1
5	GPIO5/I2C_SCL_1	RO	GPIO5/I2C_SCL_1 input	1
4	GPIO4/I2C_SCL_0	RO	GPIO4/I2C_SCL_0 input	1
3	GPIO3/SIGDET3	RO	GPIO3/SIGDET3 input	1
2	GPIO2/SIGDET2	RO	GPIO2/SIGDET2 input	1
1	GPIO1/SIGDET1	RO	GPIO1/SIGDET1 input	1
0	GPIO0/SIGDET0	RO	GPIO0/SIGDET0 input	0

## 2.6.5 GPIO OUTPUT

The output register allows you to access and control the output from the device GPIO pins. The following table shows the values you can write.

TABLE 2-67: GPIO OUTPUT, ADDRESS 16G (0X10)

Bit	Name	Access	Description	Default
15:14	Reserved	RO	Reserved	_
13	GPIO13/1588_SPI_DO	R/W	GPIO13/1588_SPI_DO output	0
12	GPIO12/1588_SPI_CS	R/W	GPIO12/1588_SPI_CS output	0
11	GPIO11	R/W	GPIO11 output	0
10	GPIO10/1588_LOAD_SAVE	R/W	GPIO10/1588_LOAD_SAVE output	0
9	GPIO9/FASTLINK_FAIL	R/W	GPIO9/FASTLINK_FAIL output	0
8	GPIO8/I2C_SDA	R/W	GPIO8/I2C_SDA output	0
7	GPI07/I2C_SCL_3	R/W	GPIO7/I2C_SCL_3 output	0
6	GPIO6/I2C_SCL_2	R/W	GPIO6/I2C_SCL_2 output	0
5	GPIO5/I2C_SCL_1	R/W	GPIO5/I2C_SCL_1 output	0
4	GPIO4/I2C_SCL_0	R/W	GPIO4/I2C_SCL_0 output	0
3	GPIO3/SIGDET3	R/W	GPIO3/SIGDET3 output	0
2	GPIO2/SIGDET2	R/W	GPIO2/SIGDET2 output	0
1	GPIO1/SIGDET1	R/W	GPIO1/SIGDET1 output	0
0	GPIO0/SIGDET0	R/W	GPIO0/SIGDET0 output	0

# 2.6.6 GPIO PIN CONFIGURATION

Register 17G in the GPIO register space controls whether a particular GPIO pin functions as an input or an output. The following table shows the settings available.

TABLE 2-68: GPIO INPUT/OUTPUT CONFIGURATION, ADDRESS 17G (0X11)

Bit	Name	Access	Description	Default
15:14	Reserved	RO	Reserved	
13	GPIO13/1588_SPI_DO	R/W	GPIO13/1588_SPI_DO output enable	0
12	GPIO12/1588_SPI_CS	R/W	GPIO12/1588_SPI_CS output enable	0
11	GPIO11	R/W	GPIO11 output enable	0
10	GPIO10/1588_LOAD_SAVE	R/W	GPIO10/1588_LOAD_SAVE output enable	0
9	GPIO9/FASTLINK_FAIL	R/W	GPIO9/FASTLINK_FAIL output enable	0
8	GPIO8/I2C_SDA	R/W	GPIO8/I2C_SDA output enable	0
7	GPIO7/I2C_SCL_3	R/W	GPIO7/I2C_SCL_3 output enable	0
6	GPIO6/I2C_SCL_2	R/W	GPIO6/I2C_SCL_2 output enable	0
5	GPIO5/I2C_SCL_1	R/W	GPIO5/I2C_SCL_1 output enable	0
4	GPIO4/I2C_SCL_0	R/W	GPIO4/I2C_SCL_0 output enable	0
3	GPIO3/SIGDET3	R/W	GPIO3/SIGDET3 output enable	0

TABLE 2-68: GPIO INPUT/OUTPUT CONFIGURATION, ADDRESS 17G (0X11) (CONTINUED)

Bit	Name	Access	Description	Default
2	GPIO2/SIGDET2	R/W	GPIO2/SIGDET2 output enable	0
1	GPIO1/SIGDET1	R/W	GPIO1/SIGDET1 output enable	0
0	GPIO0/SIGDET0	R/W	GPIO0/SIGDET0 output	0

### 2.6.7 MICROPROCESSOR COMMAND

Register 18G is a command register. Bit 15 tells the internal processor to execute the command. When bit 15 is cleared the command has completed. Software needs to wait until bit 15 = 0 before proceeding with the next PHY register access. Bit 14 = 1 typically indicates an error condition where the squelch patch was not loaded. Use the following steps to execute the command:

- 1. Write desired command
- 2. Check bit 15 (move existing text)
- 3. Check bit 14 (if set, then error)

Note: Commands may take up to 25 ms to complete before bit 15 changes to 0.

TABLE 2-69: MICROPROCESSOR COMMAND REGISTER, ADDRESS 18G

Command	Setting
Enable 4 ports MAC SGMII	0x80F0
Enable 4 ports MAC QSGMII	0x80E0
QSGMII transmitter control <sup>1</sup>	_
1588 initialization <sup>2</sup>	0x801A
Enable 4 ports Media 1000BASE-X	0x8FC1 <sup>3</sup>
Enable 4 ports Media 100BASE-FX	0x8FD1 <sup>3</sup>

- Contact your Microchip representative for an initialization script that greatly simplifies the programming of QSGMII transmit controls.
- Initializes six analyzers in both 1588 IP blocks A and B. This needs to be done after reset and before the 1588 blocks are used.
- 3. The "F" in the command has a bit representing each of the four PHYs. To exclude a PHY from the configuration, set its bit to 0. For example, the configuration of PHY 3 and PHY 2 to 1000BASE-X would be 1100 or a "C" and the command would be 0x8CC1.

## 2.6.8 MAC CONFIGURATION AND FAST LINK

Register 19G in the GPIO register space controls the MAC interface mode and the selection of the source PHY for the fast link failure indication. The following table shows the settings available for the GPIO9/FASTLINK-FAIL pin.

TABLE 2-70: MAC CONFIGURATION AND FAST LINK REGISTER, ADDRESS 19G (0X13)

Bit	Name	Access	Description	Default
15:14	MAC configuration	R/W	Select MAC interface mode 00: SGMII 01: QSGMII 10: Reserved 11: Reserved	00
13:4	Reserved	RO	Reserved	_
3:0	Fast link failure port setting	R/W	Select fast link failure PHY source 0000: Port0 0001: Port1 0010: Port2 0011: Port3 1100–1111: Output disabled	0xF

## 2.6.9 TWO-WIRE SERIAL MUX CONTROL 1

The following table shows the settings available to control the integrated two-wire serial MUX.

TABLE 2-71: TWO-WIRE SERIAL MUX CONTROL 1, ADDRESS 20G (0X14)

Bit	Name	Access	Description	Default
15:9	Two-wire serial device address	R/W	Top 7 bits of the 8-bit address sent out on the two wire serial stream. The bottom bit is the read/write signal, which is controlled by register 21G, bit 8. SFPs use 0xA0.	0xA0
8:6	Reserved	RO	Reserved.	_
5:4	Two-wire serial SCL clock frequency	R/W	00: 50 kHz 01: 100 kHz 10: 400 kHz 11: 2 MHz	01
3	Two-wire serial MUX port 3 enable	R/W	1: Enabled. 0: Two-wire serial disabled. Becomes GPIO pin.	0
2	Two-wire serial MUX port 2 enable	R/W	Enabled.     Two-wire serial disabled. Becomes GPIO pin.	0
1	Two-wire serial MUX port 1 enable	R/W	Enabled.     Two-wire serial disabled. Becomes GPIO pin.	0
0	Two-wire serial MUX port 0 enable	R/W	1: Enabled. 0: Two-wire serial disabled. Two-wire serial MUX port 0 becomes GPIO pin if serial LED function is enabled, regardless of the settings of this bit.	0

## 2.6.10 TWO-WIRE SERIAL MUX CONTROL 2

Register 21G is used to control the two-wire serial MUX for status and control of two-wire serial slave devices.

TABLE 2-72: TWO-WIRE SERIAL MUX INTERFACE STATUS AND CONTROL, ADDRESS 21G (0X15)

Bit	Name	Access	Description	Default
15	Two-wire serial MUX ready	RO	1: Two-wire serial MUX is ready for read or write	1
14:12	Reserved	RO	Reserved	_
11:10	PHY port Address	R/W	Specific VSC8574 PHY port being addressed.	00
9	Enable two-wire serial MUX access	R/W	Self-clearing bit.  1: Execute read or write through the two-wire serial MUX based on the settings of register bit 21G.8	0
8	Two-wire serial MUX read or write	R/W	Read from two-wire serial MUX     Write to two-wire serial MUX	1
7:0	Two-wire serial MUX address	R/W	Sets the address of the two-wire serial MUX used to direct read or write operations.	0x00

## 2.6.11 TWO-WIRE SERIAL MUX DATA READ/WRITE

Register 22G in the extended register space enables access to the two-wire serial MUX.

TABLE 2-73: TWO-WIRE SERIAL MUX DATA READ/WRITE, ADDRESS 22G (0X16)

Bit	Name	Access	Description	Default
15:8	Two-wire serial MUX read data	RO	Eight-bit data read from two-wire serial MUX; requires setting both register 21G.9 and 21G.8 to 1.	_
7:0	Two-wire serial MUX write data	R/W	Eight-bit data to be written to two-wire serial MUX.	0x00

## 2.6.12 RECOVERED CLOCK 1 CONTROL

Register 23G in the extended register space controls the functionality of the recovered clock 1 output signal.

TABLE 2-74: RECOVERED CLOCK 1 CONTROL, ADDRESS 23G (0X17)

Bit	Name	Access	Description	Default
15	Enable RCVRDCLK1	R/W	Enable recovered clock 1 output     Disable recovered clock 1 output	0
14:11	Clock source select	R/W	Select bits for source PHY for recovered clock: 0000: PHY0 0001: PHY1 0010: PHY2 0011: PHY3 0100–1111: Reserved	0000
10:8	Clock frequency select	R/W	Select output clock frequency: 000: 25 MHz output clock 001: 125 MHz output clock 010: 31.25 MHz output clock 011–111: Reserved	000

TABLE 2-74: RECOVERED CLOCK 1 CONTROL, ADDRESS 23G (0X17) (CONTINUED)

Bit	Name	Access	Description	Default
7:6	Reserved	RO	Reserved.	_
5:4	Clock squelch level	R/W	Select clock squelch level 00: Automatically squelch clock to low when the link is not up, is unstable, is up in a mode that does not support the generation of a recovered clock (1000BASE-T master or 10BASE-T), or is up in EEE mode (100BASE-TX or 1000BASE-T slave). 01: Same as 00 except that the clock is also generated in 1000BASE-T master and 10BASE-T link-up modes. This mode also generates a recovered clock output in EEE mode during reception of LP_IDLE. 10: Squelch only when the link is not up. 11: Disable clock squelch.  Note: A clock from the SerDes or Cu PHY	_
			will be output on the recovered clock output in this mode when the link is down.	
			When the CLK_SQUELCH_IN pin is set high, it squelches the recovered clocks regardless of bit settings.	
3	Reserved	RO	Reserved.	_
2:0	Clock selection for specified PHY	R/W	000: Serial media recovered clock 001: Copper PHY recovered clock 010: Copper PHY transmitter TCLK 011–111: Reserved	000

# 2.6.13 RECOVERED CLOCK 2 CONTROL

Register 24G in the extended register space controls the functionality of the recovered clock 2 output signal.

TABLE 2-75: RECOVERED CLOCK 2 CONTROL, ADDRESS 24G (0X18)

Bit	Name	Access	Description	Default
15	Enable RCVRDCLK2	R/W	Enable recovered clock 2 output	0
14:11	Clock source select	R/W	Select bits for source PHY for recovered clock: 0000: PHY0 0001: PHY1 0010: PHY2 0011: PHY3 0100–1111: Reserved	0000
10:8	Clock frequency select	R/W	Select output clock frequency: 000: 25 MHz output clock 001: 125 MHz output clock 010: 31.25 MHz output clock 011–111: Reserved	000
7:6	Reserved	RO	Reserved	_

TABLE 2-75: RECOVERED CLOCK 2 CONTROL, ADDRESS 24G (0X18) (CONTINUED)

Bit	Name	Access	Description		Default
5:4	Clock squelch level	R/W	00: Automati the link is no that does no recovered cl 10BASE-T), (100BASE-T 01: Same as generated in 10BASE-T li generates a mode during 10: Squelch	squelch level: ically squelch clock to low when of up, is unstable, is up in a mode of support the generation of a lock (1000BASE-T master or or is up in EEE mode TX or 1000BASE-T slave). s 00 except that the clock is also in 1000BASE-T master and ink-up modes. This mode also recovered clock output in EEE g reception of LP_IDLE only when the link is not up clock squelch.	_
			\	A clock from the SerDes or Cu PHY will be output on the recovered clock output in this mode when the link is down.	
			\	A clock from the SerDes or Cu PHY will be output on the recovered clock output in this mode when the link is down.	
			When the CLK_SQUELCH_IN pin is set high, it squelches the recovered clocks regardless of bit settings.		
3	Reserved	RO	Reserved		
2:0	Clock selection for specified PHY	R/W	000: Serial media recovered clock 001: Copper PHY recovered clock 010–111: Reserved		000

# 2.6.14 ENHANCED LED CONTROL

The following table contains the bits to control advanced functionality of the parallel and serial LED signals.

TABLE 2-76: ENHANCED LED CONTROL, ADDRESS 25G (0X19)

Bit	Name	Access	Description	Default
15:8	LED pulsing duty cycle control	R/W	Programmable control for LED pulsing duty cycle when bit 30.12 is set to 1. Valid settings are between 0 and 198. A setting of 0 corresponds to a 0.5% duty cycle and 198 corresponds to a 99.5% duty cycle. Intermediate values change the duty cycle in 0.5% increments	00
7	Port 1 enhanced serial LED output enable	R/W	Enable the enhanced serial LED output functionality for port 1 LED pins. 1: Enhanced serial LED outputs 0: Normal function	0
6	Port 0 enhanced serial LED output enable	R/W	Enable the enhanced serial LED output functionality for port 0 LED pins. 1: Enhanced serial LED outputs 0: Normal function	0

TABLE 2-76: ENHANCED LED CONTROL, ADDRESS 25G (0X19) (CONTINUED)

Bit	Name	Access	Description	Default
5:3	Serial LED frame rate selection	R/W	Select frame rate of serial LED stream 000: 2500 Hz frame rate 001: 1000 Hz frame rate 010: 500 Hz frame rate 011: 250 Hz frame rate 100: 200 Hz frame rate 100: 200 Hz frame rate 101: 125 Hz frame rate 111: 40 Hz frame rate 111: Output basic serial LED stream See Table 1-30.	
2:1	Serial LED select	R/W	Select which LEDs from each PHY to enable on the serial stream 00: Enable all four LEDs of each PHY 01: Enable LEDs 2, 1 and 0 of each PHY 10: Enable LEDs 1 and 0 of each PHY 11: Enable LED 0 of each PHY	00
0	LED port swapping	R/W	See Section 1.13.5, LED Port Swapping.	_

# 2.6.15 GLOBAL INTERRUPT STATUS

The following table contains the interrupt status from the various sources to indicate which one caused that last interrupt on the pin.

TABLE 2-77: GLOBAL INTERRUPT STATUS, ADDRESS 29G (0X1D)

Bit	Name	Access	Default	Description
15:12	Reserved	RO	0001	Reserved
11	PHY3 1588 <sup>1</sup>	RO	1	PHY3 1588 interrupt source indication 0: PHY3 1588 caused the interrupt 1: PHY3 1588 did not cause the interrupt
10	PHY2 1588 <sup>1</sup>	RO	1	PHY 2 1588 interrupt source indication 0: PHY2 1588 caused the interrupt 1: PHY2 1588 did not cause the interrupt
9	PHY1 1588 <sup>1</sup>	RO	1	PHY 1 1588 interrupt source indication 0: PHY1 1588 caused the interrupt 1: PHY1 1588 did not cause the interrupt
8	PHY0 1588 <sup>1</sup>	RO	1	PHY 0 1588 interrupt source indication 0: PHY0 1588 caused the interrupt 1: PHY0 1588 did not cause the interrupt
7:4	Reserved	R	1111	Reserved
3	PHY3 interrupt source <sup>1</sup>	RO	1	PHY3 interrupt source indication 0: PHY3 caused the interrupt 1: PHY3 did not cause the interrupt

TABLE 2-77: GLOBAL INTERRUPT STATUS, ADDRESS 29G (0X1D) (CONTINUED)

Bit	Name	Access	Default	Description
2	PHY2 interrupt source <sup>1</sup>	RO	1	PHY2 interrupt source indication 0: PHY2 caused the interrupt 1: PHY2 did not cause the interrupt
1	PHY1 interrupt source <sup>1</sup>	RO	1	PHY1 interrupt source indication 0: PHY1 caused the interrupt 1: PHY1 did not cause the interrupt
0	PHY0 interrupt source <sup>1</sup>	RO	1	PHY0 interrupt source indication 0: PHY0 caused the interrupt 1: PHY0 did not cause the interrupt

<sup>1.</sup> This bit is set to 1 when the corresponding PHY's Interrupt Status register 26 (0x1A) is read.

For information about 1588 IP register access, see Section 1.10.25, Accessing 1588 IP Registers.

# 2.6.16 EXTENDED REVISION ID

The following table lists the extended revision ID information.

TABLE 2-78: EXTENDED REVISION ID, ADDRESS 30G (0X1E)

Bit	Name	Access	Default	Description
15:1	Reserved	RO	0x0000	Reserved
0	Ext Rev ID	RO	0x1	Revision E

# 2.7 Clause 45 Registers to Support Energy Efficient Ethernet and 802.3bf

This section describes the Clause 45 registers that are required to support energy efficient Ethernet. Access to these registers is through the IEEE standard registers 13 and 14 (MMD access control and MMD data or address registers) as described in section 4.2.11 and 4.2.12.

The following table lists the addresses and register names in the Clause 45 register page space. When the link is down, 0 is the value returned for the x.180x addresses.

TABLE 2-79: CLAUSE 45 REGISTERS PAGE SPACE

Address	Name
1.1801	Tx maximum delay through PHY (PMA/PMD/PCS, until 1588 block)
1.1803	Tx minimum delay through PHY (PMA/PMD/PCS, until 1588 block)
1.1805	Rx maximum delay through PHY (PMA/PMD/PCS, until 1588 block)
1.1807	Rx minimum delay through PHY (PMA/PMD/PCS, until 1588 block)
3.1	PCS status 1
3.1801	Tx maximum delay through 1588
3.1803	Tx minimum delay through 1588
3.1805	Rx maximum delay through 1588
3.1807	Rx minimum delay through 1588
3.20	EEE capability
3.22	EEE wake error counter
4.1801	Tx maximum delay through xMII (SGMII, QSGMII, including FIFO variations)
4.1803	Tx minimum delay through xMII (SGMII, QSGMII, including FIFO variations)

TABLE 2-79: CLAUSE 45 REGISTERS PAGE SPACE (CONTINUED)

Address	Name
4.1805	Rx maximum delay through xMII (SGMII, QSGMII, including FIFO variations)
4.1807	Rx minimum delay through xMII (SGMII, QSGMII, including FIFO variations)
7.60	EEE advertisement
7.61	EEE link partner advertisement

## 2.7.1 PCS STATUS 1

The bits in the PCS Status 1 register provide a status of the EEE operation from the PCS for the link that is currently active.

TABLE 2-80: PCS STATUS 1, ADDRESS 3.1

Bit	Name	Access	Description
15:12	Reserved	RO	Reserved
11	Tx LPI received	RO/LH	1: Tx PCS has received LPI 0: LPI not received
10	Rx LPI received	RO/LH	Rx PCS has received LPI     Use the control of
9	Tx LPI indication	RO	1: Tx PCS is currently receiving LPI 0: PCS is not currently receiving LPI
8	Rx LPI indication	RO	Rx PCS is currently receiving LPI     PCS is not currently receiving LPI
7:3	Reserved	RO	Reserved
2	PCS receive link status	RO	1: PCS receive link up 0: PCS receive link down
1:0	Reserved	RO	Reserved

# 2.7.2 EEE CAPABILITY

This register is used to indicate the capability of the PCS to support EEE functions for each PHY type. The following table shows the bit assignments for the EEE capability register.

TABLE 2-81: EEE CAPABILITY, ADDRESS 3.20

Bit	Name	Access	Description
15:3	Reserved	RO	Reserved
2	1000BASE-T EEE	RO	1: EEE is supported for 1000BASE-T 0: EEE is not supported for 1000BASE-T
1	100BASE-TX EEE	RO	1: EEE is supported for 100BASE-TX 0: EEE is not supported for 100BASE-TX
0	Reserved	RO	Reserved

### 2.7.3 EEE WAKE ERROR COUNTER

This register is used by PHY types that support EEE to count wake time faults where the PHY fails to complete its normal wake sequence within the time required for the specific PHY type. The definition of the fault event to be counted is defined for each PHY and can occur during a refresh or a wakeup as defined by the PHY. This 16-bit counter is reset to all zeros when the EEE wake error counter is read or when the PHY undergoes hardware or software reset.

TABLE 2-82: EEE WAKE ERROR COUNTER, ADDRESS 3.22

Bit	Name	Access	Description
15:0	Wake error counter	RO	Count of wake time faults for a PHY

### 2.7.4 EEE ADVERTISEMENT

This register defines the EEE advertisement that is sent in the unformatted next page following a EEE technology message code. The following table shows the bit assignments for the EEE advertisement register.

TABLE 2-83: EEE ADVERTISEMENT, ADDRESS 7.60

Bit	Name	Access	Description	Default
15:3	Reserved	RO	Reserved	_
2	1000BASE-T EEE	R/W	1: Advertise that the 1000BASE-T has EEE capability 0: Do not advertise that the 1000BASE-T has EEE capability	0
1	100BASE-TX EEE	R/W	1: Advertise that the 100BASE-TX has EEE capability 0: Do not advertise that the 100BASE-TX has EEE capability	0
0	Reserved	RO	Reserved	_

# 2.7.5 EEE LINK PARTNER ADVERTISEMENT

All the bits in the EEE LP Advertisement register are read only. A write to the EEE LP advertisement register has no effect. When the AN process has been completed, this register will reflect the contents of the link partner's EEE advertisement register. The following table shows the bit assignments for the EEE advertisement register.

TABLE 2-84: EEE ADVERTISEMENT, ADDRESS 7.61

Bit	Name	Access	Description
15:3	Reserved	RO	Reserved
2	1000BASE-T EEE	RO	Link partner is advertising EEE capability for 1000BASE-T     Link partner is not advertising EEE capability for 1000BASE-T
1	100BASE-TX EEE	RO	Link partner is advertising EEE capability for 100BASE-TX     Link partner is not advertising EEE capability for     100BASE-TX
0	Reserved	RO	Reserved

The following table shows the bit assignments for the 802.3bf registers. When the link is down, 0 is the value returned. cl45reg1\_1801 would be device address of 1 and register address of 1801.

TABLE 2-85: 802.3BF REGISTERS

Register	Name	Function
1.1801	cl45reg1_1801_val[15:0]	Tx maximum delay through PHY (PMA/PMD/PCS, until 1588 block)
1.1803	cl45reg1_1803_val[15:0]	Tx minimum delay through PHY (PMA/PMD/PCS, until 1588 block)
1.1805	cl45reg1_1805_val[15:0]	Rx maximum delay through PHY (PMA/PMD/PCS, until 1588 block)
1.1807	cl45reg1_1807_val[15:0]	Rx minimum delay through PHY (PMA/PMD/PCS, until 1588 block)
3.1801	cl45reg3_1801_val[15:0]	Tx maximum delay through 1588
3.1803	cl45reg3_1803_val[15:0]	Tx minimum delay through 1588
3.1805	cl45reg3_1805_val[15:0]	Rx maximum delay through 1588
3.1807	cl45reg3_1807_val[15:0]	Rx minimum delay through 1588
4.1801	cl45reg4_1801_val[15:0]	Tx maximum delay through xMII (SGMII, QSGMII, including FIFO variations)
4.1803	cl45reg4_1803_val[15:0]	Tx minimum delay through xMII (SGMII, QSGMII, including FIFO variations)
4.1805	cl45reg4_1805_val[15:0]	Rx maximum delay through xMII (SGMII, QSGMII, including FIFO variations)
4.1807	cl45reg4_1807_val[15:0]	Rx minimum delay through xMII (SGMII, QSGMII, including FIFO variations)

## 3.0 ELECTRICAL SPECIFICATIONS

This section provides the DC characteristics, AC characteristics, recommended operating conditions, and stress ratings for the VSC8574 device.

#### 3.1 DC Characteristics

This section contains the DC specifications for the VSC8574 device.

#### 3.1.1 VDD25

The following table shows the DC specifications for the pins referenced to VDD25. The specifications listed in the following table are valid only when  $V_{DD1} = 1.0V$ ,  $V_{DD1A} = 1.0V$ , or  $V_{DD25A} = 2.5V$ .

TABLE 3-1: VDD25 DC CHARACTERISTICS

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Output high voltage	V <sub>OH</sub>	2.0	2.8	V	IOH = -1.0 mA
Output low voltage	V <sub>OL</sub>	-0.3	0.4	V	IOL = 1.0 mA
Input high voltage	V <sub>IH</sub>	1.85	3.3	V	_
Input low voltage	V <sub>IL</sub>	-0.3	0.7	V	_
Input leakage current	I <sub>ILEAK</sub>	-32	32	μΑ	Internal resistor included
Output leakage current	I <sub>OLEAK</sub>	-32	32	μΑ	Internal resistor included
Output low current drive strength	I <sub>OL</sub>	_	6	mA	_
Output high current drive strength	I <sub>OH</sub>	-6	_	mA	_

### 3.1.2 LED AND GPIO

The following table shows the DC specifications for the LED and GPIO pins.

TABLE 3-2: LED AND GPIO CHARACTERISTICS

Pin	Symbol	Minimum	Maximum	Unit
LED	I <sub>OH</sub>	_	24	mA
LED	I <sub>OL</sub>	-24	_	mA
GPIO	I <sub>OH</sub>	_	12	mA
GPIO	I <sub>OL</sub>	-12	_	mA

## 3.1.3 INTERNAL PULL-UP OR PULL-DOWN RESISTORS

Internal pull-up or pull-down resistors are specified in the following table. For more information about signals with internal pull-up or pull-down resistors, see Section 4.3, Pins by Function.

All internal pull-up resistors are connected to their respective I/O supply.

TABLE 3-3: INTERNAL PULL-UP OR PULL-DOWN RESISTORS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Internal pull-up resistor, GPIO	R <sub>PU_GPIO</sub>	33	53	90	kΩ
Internal pull-up resistor, all others	R <sub>PU</sub>	96	120	144	kΩ
Internal pull-down resistor	R <sub>PD</sub>	96	120	144	kΩ

#### 3.1.4 REFERENCE CLOCK

The following table shows the DC specifications for a differential reference clock input signal

TABLE 3-4: REFERENCE CLOCK DC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Input voltage range	$V_{IP}, V_{IN}$	-25	_	1260	mV
Input differential peak-to-peak voltage	V <sub>ID</sub>	150 <sup>1</sup>	_	1200	mV
Input common-mode voltage	V <sub>ICM</sub>	0	_	1200 <sup>2</sup>	mV
Differential input impedance	R <sub>I</sub>	_	100	_	Ω

- 1. To meet jitter specifications, the minimum  $|V_{ID}|$  must be 400 mV. When using a single-ended clock input, the REFCLK\_P low voltage must be less than  $V_{DDA} 200$  mV, and the high voltage level must be greater than  $V_{DDA} + 200$  mV
- The maximum common-mode voltage is provided without a differential signal. The common-mode voltage is only limited by the maximum and minimum input voltage range and by the differential amplitude of the input signal.

#### 3.1.5 1588 REFERENCE CLOCK

The following table shows the DC specifications for a differential 1588 reference clock input signal.

TABLE 3-5: 1588 REFERENCE CLOCK DC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Input voltage range	$V_{IP}, V_{IN}$	-25	_	1260	mV
Input differential peak-to-peak voltage	V <sub>ID</sub>	150	_	1200	mV
Input common-mode voltage	V <sub>ICM</sub>	0	_	1200 <sup>1</sup>	mV
Differential input impedance	R <sub>I</sub>	_	100	_	Ω

<sup>1.</sup> The maximum common-mode voltage is provided without a differential signal. The common-mode voltage is only limited by the maximum and minimum input voltage range and by the differential amplitude of the input signal.

#### 3.1.6 SERDES INTERFACE (SGMII)

The SerDes output drivers are designed to operate in SGMII/LVDS mode. The SGMII/LVDS mode meets or exceeds the DC requirements of Serial-GMII Specification Revision 1.9 (ENG-46158), unless otherwise noted. The following table lists the DC specifications for the SGMII driver. The values are valid for all configurations, unless stated otherwise.

TABLE 3-6: SERDES DRIVER DC SPECIFICATIONS


Parameter	Symbol	Minimum	Maximum	Unit	Condition
Output high voltage, V <sub>OA</sub> or V <sub>OB</sub>	V <sub>OH</sub>	_	1050	mV	R <sub>L</sub> = 100Ω ±1%
Output low voltage, V <sub>OA</sub> or V <sub>OB</sub>	V <sub>OL</sub>	0	_	mV	R <sub>L</sub> = 100Ω ±1%
Output differential peak voltage	V <sub>OD</sub>	350	450	mV	$V_{DD_{VS}} = 1.0V$ $R_{L} = 100\Omega \pm 1\%$
Output differential peak voltage, fiber media 1000BASE-X	V <sub>OD</sub>	350	450	mV	$V_{DD_{VS}} = 1.0V$ $R_{L} = 100\Omega \pm 1\%$
Output offset voltage <sup>1</sup>	V <sub>OS</sub>	420	580	mV	$V_{DD_{-}VS} = 1.0V$ $R_{L} = 100\Omega \pm 1\%$

TABLE 3-6: SERDES DRIVER DC SPECIFICATIONS (CONTINUED)


Parameter	Symbol	Minimum	Maximum	Unit	Condition
DC output impedance, single-ended, SGMII mode	R <sub>O</sub>	40	140	Ω	V <sub>C</sub> = 1.0V See Figure 3-3
R <sub>O</sub> mismatch between A and B, SGMII mode <sup>2</sup>	$\Delta R_{O}$	_	10	%	V <sub>C</sub> = 1.0V See Figure 3-3
Change in  V <sub>OD</sub>   between 0 and 1, SGMII mode	$\Delta  V_{OD} $	_	25	mV	R <sub>L</sub> = 100Ω ±1%
Change in V <sub>OS</sub> between 0 and 1, SGMII mode	ΔV <sub>OS</sub>	_	25	mV	R <sub>L</sub> = 100Ω ±1%
Output current, driver shorted to GND, SGMII mode	I <sub>OSA</sub>  ,  I <sub>OSB</sub>	_	40	mA	_
Output current, drivers shorted together, SGMII mode	I <sub>OSAB</sub>	_	12	mA	_

- 1. Requires AC-coupling for SGMII compliance.
- 2. Matching of reflection coefficients. For more information about test methods, see IEEE Std 1596.3-1996.

FIGURE 3-1: SGMII DC TRANSMIT TEST CIRCUIT




## FIGURE 3-2: SGMII DC DEFINITIONS



$$\Delta |V_{OD}| = ||V_{OAH} - V_{OBL}| - |V_{OBH} - V_{OAL}||$$
  
 $\Delta V_{OS} = |\frac{1}{2}(V_{OAH} + V_{OBL}) - \frac{1}{2}(V_{OAL} + V_{OBH})||$ 

#### FIGURE 3-3: SGMII DC DRIVER OUTPUT IMPEDANCE TEST CIRCUIT




The following table lists the DC specifications for the SGMII receivers.

TABLE 3-7: SERDES RECEIVER DC SPECIFICATIONS

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Input voltage range, V <sub>IA</sub> or V <sub>IB</sub>	VI	-25	1250	mV	_
Input differential peak-to-peak voltage	V <sub>ID</sub>	100	1000	mV	_
Input common-mode voltage <sup>1</sup>	V <sub>ICM</sub>	0	V <sub>DD_A</sub> <sup>2</sup>	mV	Without any differential signal
Receiver differential input impedance	R <sub>I</sub>	80	120	Ω	_
Input differential hysteresis, SGMII mode	V <sub>HYST</sub>	25	_	mV	_

- 1. SGMII compliancy requires external AC-coupling. When interfacing with specific Microchip devices, DC-coupling is possible. For more information, contact your local Microchip sales representative.
- 2. The common-mode voltage is only limited by the maximum and minimum input voltage range and the input signal's differential amplitude.

## FIGURE 3-4: SGMII DC INPUT DEFINITIONS



#### 3.1.7 ENHANCED SERDES INTERFACE (QSGMII)

All DC specifications for the enhanced SerDes interface are compliant with QSGMII Specification Revision 1.3 and meet or exceed the requirements in the standard. They are also compliant with OIF-CEI-02.0 requirements where applicable.

The enhanced SerDes interface supports the following operating modes: SGMII, QSGMII, and SFP. The values in the following table apply to the modes specified in the condition column.

The following table shows the DC specifications for the enhanced SerDes driver.

TABLE 3-8: ENHANCED SERDES DRIVER DC SPECIFICATIONS

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Output differential peak voltage, SFP and QSGMII modes	$ V_{ODp} $	250	400	mV	$V_{DD\_VS}$ = 1.0V $R_L$ = 100 $\Omega$ ±1% maximum drive
Output differential peak voltage, SGMII mode <sup>1</sup>	V <sub>ODp</sub>	150	400	mV	$V_{DD_{_{_{_{_{_{_{_{_{_{_{_{_{_{_{1}}}}}}}}}$
DC output impedance, single-ended, SGMII mode	R <sub>O</sub>	40	140	Ω	V <sub>C</sub> = 1.0V See Figure 3-3
R <sub>O</sub> mismatch between A and B, SGMII mode <sup>2</sup>	$\Delta R_{O}$	_	10	%	V <sub>C</sub> = 1.0V See Figure 3-3
Change in  V <sub>OD</sub>   between 0 and 1, SGMII mode	$\Delta  V_{OD} $	_	25	mV	$R_L = 100\Omega \pm 1\%$
Change in V <sub>OS</sub> between 0 and 1, SGMII mode	ΔV <sub>OS</sub>	_	25	mV	$R_L = 100\Omega \pm 1\%$
Output current, drivers shorted to ground, SGMII and QSGMII modes	I <sub>OSA</sub>  ,  I <sub>OSB</sub>	_	40	mA	_
Output current, drivers shorted together, SGMII and QSGMII modes	I <sub>OSAB</sub>	_	12	mA	_

- 1. Voltage is adjustable in 64 steps.
- Matching of reflection coefficients. For more information about test methods, see IEEE Std 1596.3-1996.

The following table lists the DC specifications for the enhanced SerDes receiver.

TABLE 3-9: ENHANCED SERDES RECEIVER DC SPECIFICATIONS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Input voltage range, V <sub>IA</sub> or V <sub>IB</sub> <sup>1</sup>	VI	-0.25	_	1.2	V
Input differential peak-to-peak voltage	V <sub>ID</sub>	100	_	1600	mV
Input common-mode voltage	V <sub>ICM</sub>	0	_	1200	mV
Receiver differential input impedance	R <sub>I</sub>	80	100	120	Ω

1. QSGMII DC input sensitivity is less than 400 mV.

## 3.1.8 CURRENT CONSUMPTION

The following tables show the current consumption values for each mode. Add significant margin above the values for sizing power supplies.

**TABLE 3-10: CURRENT CONSUMPTION** 

Mode	Typical			Maximu	ım		Unit	Condition		
		1V Analog	2.5V Digital	2.5V Analog	1V Digital			2.5V Analog		
Reset	52	55	9	1	460	110	13	5	mA	_
Power down	110	170	10	20	525	220	15	25	mA	_

TABLE 3-10: CURRENT CONSUMPTION (CONTINUED)

Mode	Typical				Maximu	ım		Unit	Condition	
	1V Digital	1V Analog	2.5V Digital	2.5V Analog	1V Digital	1V Analog	2.5V Digital	2.5V Analog		
1000BASE-T	395	200	10	445	900	270	15	500	mA	4-port SGMII
100BASE-TX	190	185	10	290	640	245	15	310	mA	4-port SGMII
10BASE-T	145	180	10	240	575	240	15	245	mA	4-port SGMII
10BASE-Te	145	180	10	205	575	240	15	210	mA	4-port SGMII
1000BASE-X	155	240	10	20	585	300	15	25	mA	4-port SGMII
100BASE-FX	140	235	10	20	565	290	15	25	mA	4-port SGMII
1000BASE-T	475	255	10	445	980	270	15	500	mA	4-port SGMII + 1588
100BASE-TX	240	235	10	290	670	245	15	310	mA	4-port SGMII + 1588
10BASE-T	195	230	10	240	600	240	15	245	mA	4-port SGMII + 1588
10BASE-Te	195	230	10	205	600	240	15	210	mA	4-port SGMII + 1588
1000BASE-X	235	240	10	20	670	300	15	25	mA	4-port SGMII + 1588
100BASE-FX	175	235	10	20	600	290	15	25	mA	4-port SGMII + 1588
1000BASE-T	390	160	10	460	900	225	15	500	mA	4-port QSGMII
100BASE-TX	185	145	10	305	640	200	15	310	mA	4-port QSGMII
10BASE-T	140	140	10	237	575	195	15	245	mA	4-port QSGMII
10BASE-Te	140	140	10	210	575	195	15	210	mA	4-port QSGMII
1000BASE-X	150	200	10	20	585	255	15	25	mA	4-port QSGMII
100BASE-FX	135	195	10	20	565	245	15	25	mA	4-port QSGMII
1000BASE-T	475	210	10	460	980	270	15	500	mA	4-port QSGMII + 1588
100BASE-TX	240	190	10	295	670	245	15	310	mA	4-port QSGMII + 1588
10BASE-T	195	185	10	237	600	240	15	245	mA	4-port QSGMII + 1588
10BASE-Te	195	185	10	210	600	240	15	210	mA	4-port QSGMII + 1588
1000BASE-X	235	195	10	20	670	300	15	25	mA	4-port QSGMII + 1588
100BASE-FX	175	190	10	20	600	290	15	25	mA	4-port QSGMII + 1588

#### 3.1.9 THERMAL DIODE

The VSC8574 device includes an on-die diode and internal circuitry for monitoring die temperature (junction temperature). The operation and accuracy of the diode is not guaranteed and should only be used as a reference. Care should be taken to find compatible grounded cathode temperature monitoring device.

A thermal sensor, located on the board or in a stand-alone measurement kit, can monitor and display the die temperature of the switch for thermal management or instrumentation purposes.

Temperature measurement using a thermal diode is very sensitive to noise.

The following table provides the diode parameter and interface specifications. Note that the ThermDC pin is connected to VSS internally in the device.

**TABLE 3-11: THERMAL DIODE PARAMETERS** 

Parameter	Symbol Typical		Maximum	Unit
Forward bias current	IFW	_	1	mA
Diode ideality factor	n	1.008	_	_

Note: Microchip does not support or recommend operation of the thermal diode under reverse bias.

The ideality factor, n, represents the deviation from ideal diode behavior as exemplified by the diode equation:

$$I_{FW} = I_S \times \left( e^{V_d \times \frac{q}{nkT}} - 1 \right)$$

where, Is = saturation current, q = electronic charge, Vd = voltage across the diode, k = Boltzmann Constant, and T = absolute temperature (Kelvin).

#### 3.2 AC Characteristics

This section provides the AC specifications for the VSC8574 device.

#### 3.2.1 REFERENCE CLOCK

The following table shows the AC specifications for a 125 MHz differential reference clock source. Performance is guaranteed for 125 MHz differential clocks only; however, 125 MHz single-ended clocks are also supported for QSGMII interfaces.

25 MHz clock implementations are available but are limited to SGMII interfaces. For more information, contact your Microchip representative.

TABLE 3-12: REFERENCE CLOCK AC CHARACTERISTICS FOR QSGMII 125 MHZ DIFFERENTIAL CLOCK

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Reference clock frequency, REFCLK_SEL2 = 1	f		125.00		MHz	±100 ppm
Duty cycle	DC	40	50	60	%	_
Rise time and fall time	t <sub>r</sub> , t <sub>f</sub>	_	_	1.5	ns	20% to 80% threshold
RefClk input RMS jitter requirement, bandwidth between 12 kHz and 500 kHz <sup>1</sup>	_	_	_	20	ps	To meet jitter generation of 1G output data per IEEE 802.3z
RefClk input RMS jitter requirement, bandwidth between 500 kHz and 15 MHz <sup>1</sup>	_	_	_	4	ps	To meet jitter generation of 1G output data per IEEE 802.3z
RefClk input RMS jitter requirement, bandwidth between 15 MHz and 40 MHz <sup>1</sup>	_	_	_	20	ps	To meet jitter generation of 1G output data per IEEE 802.3z
RefClk input RMS jitter requirement, bandwidth between 40 MHz and 80 MHz <sup>1</sup>		_		100	ps	To meet jitter generation of 1G output data per IEEE 802.3z

TABLE 3-12: REFERENCE CLOCK AC CHARACTERISTICS FOR QSGMII 125 MHZ DIFFERENTIAL CLOCK (CONTINUED)


Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Jitter gain from RefClk to SerDes output, bandwidth between 0 MHz and 0.1 MHz	_	_	_	0.3	dB	
Jitter gain from RefClk to SerDes output, bandwidth between 0.1 MHz and 7 MHz	_	_	1	3	dB	_
Jitter gain from RefClk to SerDes output, bandwidth above 7 MHz	_	1–20 × log (f/7 MHz)	_	3–20 × log (f/7 MHz)	dB	_

<sup>1.</sup> Maximum RMS jitter allowed at the RefClk input for the given bandwidth.

## 3.2.2 RECOVERED CLOCK

This section provides the AC characteristics for the recovered clock output signals. The following illustration shows the test circuit for the recovered clock output signals.

FIGURE 3-5: TEST CIRCUIT FOR RECOVERED CLOCK OUTPUT SIGNALS



The following table shows the AC specifications for the RCVRDCLK1 and RCVRDCLK2 outputs.

TABLE 3-13: RECOVERED CLOCK AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Recovered clock frequency	f	_	125.00	_	MHz	_
Recovered clock frequency	f	_	31.25	_	MHz	_
Recovered clock frequency	f	_	25.00	_	MHz	_
Recovered clock cycle time	t <sub>RCYC</sub>	_	8.0	_	ns	
Recovered clock cycle time	t <sub>RCYC</sub>	_	32.0	_	ns	_
Recovered clock cycle time	t <sub>RCYC</sub>	_	40.0	_	ns	_
Frequency stability	$f_{STABILITY}$	_		50	ppm	_
Duty cycle, master mode	DC	40	50	60	%	_

TABLE 3-13: RECOVERED CLOCK AC CHARACTERISTICS (CONTINUED)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
Clock rise time and fall time	t <sub>R</sub> , t <sub>F</sub>	_	600	_	ps	20% to 80%
Peak-to-peak jitter, copper media interface (1000BASE- T slave mode)	JPP <sub>CLK_Cu</sub>	_	_	400	ps	10K samples
Peak-to-peak jitter, fiber media interface, 100BASE-FX	JPP <sub>CLK_FiF</sub>	_	_	1.2	ns	10K samples
Peak-to-peak jitter, fiber media interface, 1000BASE-X	JPP <sub>CLK_FiX</sub>	_	_	250	ps	10K samples

## 3.2.3 SERDES OUTPUTS

The values listed in the following table are valid for all configurations, unless otherwise noted.

TABLE 3-14: SERDES OUTPUTS AC SPECIFICATIONS

Parameter	Symbol	Minimum	Maximum	Unit	Condition
V <sub>OD</sub> ringing compared to V <sub>S</sub> , SGMII mode	V <sub>RING</sub>	_	±10	%	RL = 100Ω ±1%
V <sub>OD</sub> rise time and fall time, SGMII mode	t <sub>R</sub> , t <sub>F</sub>	100	200	ps	20% to 80% of $V_S$ RL = 100Ω ±1%
Differential peak-to-peak output voltage	V <sub>OD</sub>	_	30	mV	Tx disabled
Differential output return loss, 50 MHz to 625 MHz	R <sub>LO_DIFF</sub>	≥10	_	dB	RL = 100Ω ±1%
Differential output return loss, 625 MHz to 1250 MHz	R <sub>LO_DIFF</sub>	10–10 × log (f/625 MHz)	_	dB	RL = 100Ω ±1%
Common-mode return loss, 50 MHz to 625 MHz	RL <sub>OCM</sub>	6	_	dB	_
Interpair skew, SGMII mode	t <sub>SKEW</sub>	_	20	ps	_

## 3.2.4 SERDES DRIVER JITTER

The following table lists the jitter characteristics for the SerDes output driver.

TABLE 3-15: SERDES DRIVER JITTER CHARACTERISTICS

Parameter	Symbol	Maximum	Unit	Condition
Total jitter	TJ <sub>O</sub>	192	ps	Measured according to IEEE 802.3.38.5
Deterministic jitter	DJ <sub>O</sub>	80	ps	Measured according to IEEE 802.3.38.5

#### 3.2.5 SERDES INPUTS

The following table lists the AC specifications for the SerDes inputs.

TABLE 3-16: SERDES INPUT AC SPECIFICATIONS

Parameter	Maximum	Unit	Condition
Differential input return loss, 50 MHz to 625 MHz	≥10	dB	RL = 100Ω ±1%
Differential input return loss, 625 MHz to 1250 MHz	10–10 × log (f/625 MHz)	dB	RL = 100Ω ±1%

#### 3.2.6 SERDES RECEIVER JITTER TOLERANCE

The following table lists jitter tolerances for the SerDes receiver.

TABLE 3-17: SERDES RECEIVER JITTER TOLERANCE


Parameter	Symbol	Minimum	Unit	Condition
Total jitter tolerance, greater than 637 kHz, SFP mode	TJT <sub>I</sub>	600	ps	Measured according to IEEE 802.3 38.6.8
Deterministic jitter tolerance, greater than 637 kHz, SFP mode	DJT <sub>I</sub>	370	ps	Measured according to IEEE 802.3 38.6.8
Cycle distortion jitter tolerance, 100BASE-FX mode	JT <sub>CD</sub>	1.4	ns	Measured according to ISO/IEC 9314-3:1990
Data-dependent jitter tolerance, 100BASE-FX mode	DDJ	2.2	ns	Measured according to ISO/IEC 9314-3:1990
Random peak-to-peak jitter tolerance, 100BASE-FX mode	RJT	2.27	ns	Measured according to ISO/IEC 9314-3:1990


#### 3.2.7 ENHANCED SERDES INTERFACE

All AC specifications for the enhanced SerDes interface are compliant with QSGMII Specification Revision 1.3 and meet or exceed the requirements in the standard. They are also compliant with the OIF-CEI-02.0 requirements where applicable.

The enhanced SerDes interface supports the following modes of operation: SGMII, QSGMII, and SFP. The values in the tables in the following sections apply to the QSGMII modes listed in the condition column and are based on the test circuit shown in Figure 3-1. The transmit and receive eye specifications relate to the eye diagrams shown in the following illustration, with the compliance load as defined in the test circuit.

FIGURE 3-6: QSGMII TRANSIENT PARAMETERS





## 3.2.7.1 Enhanced SerDes Outputs

The following table provides the AC specifications for the enhanced SerDes outputs in SGMII mode.

TABLE 3-18: ENHANCED SERDES OUTPUTS AC SPECIFICATIONS, SGMII MODE

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Unit interval, 1.25G mode	UI	_	_	_	800 ps
V <sub>OD</sub> ringing compared to V <sub>S</sub>	$V_{RING}$	_	±10	%	R <sub>L</sub> = 100Ω ±1%
V <sub>OD</sub> rise time and fall time	t <sub>R</sub> , t <sub>F</sub>	100	200	ps	20% to 80% of $V_S$ $R_L = 10\Omega \pm 1\%$
Differential peak-to-peak output voltage	V <sub>OD</sub>	_	30	mV	Tx disabled
Differential output return loss, 50 MHz to 625 MHz	RL <sub>O_DIF</sub>	≥10	_	dB	$R_L = 100\Omega \pm 1\%$
Differential output return loss, 625 MHz to 1250 MHz	RL <sub>O_DIF</sub>	10–10 × log (f/625 MHz)	_	dB	$R_L = 100\Omega \pm 1\%$
Common-mode return loss, 50 MHz to 625 MHz	RL <sub>OCM</sub>	6	_	dB	_
Intrapair skew	t <sub>SKEW</sub>	_	20	ps	_

The following table provides the AC specifications for the enhanced SerDes outputs in QSGMII mode.

TABLE 3-19: ENHANCED SERDES OUTPUTS AC SPECIFICATIONS, QSGMII MODE

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Unit interval, 5G	UI	_	_	_	200 ps
V <sub>OD</sub> rise time and fall time	t <sub>R</sub> , t <sub>F</sub>	30	96	ps	20% to 80% of $V_S$ $R_L = 100\Omega \pm 1\%$
Differential peak-to-peak output voltage	V <sub>OD</sub>	_	30	mV	Tx disabled
Differential output return loss, 100 MHz to 2.5 GHz	RL <sub>O_DIF</sub>	8	_	dB	$R_L = 100\Omega \pm 1\%$
Differential output return loss, 2.5 GHz to 5 GHz	RL <sub>O_DIF</sub>	8 dB – 16.6 log (f/2.5 GHz)	_	dB	$R_L = 100\Omega \pm 1\%$
Eye mask X1	T_X1	_	0.15	UI	_
Eye mask X2	T_X2	_	0.4	UI	_
Eye mask Y1	T_Y1	200		mV	_
Eye mask Y2	T_Y2	_	450	mV	_

#### 3.2.7.2 Enhanced SerDes Driver Jitter Characteristics

The following table lists the jitter characteristics for the enhanced SerDes driver in QSGMII mode. For information about jitter characteristics for the enhanced SerDes driver in SGMII mode, see Table 3-15.

TABLE 3-20: ENHANCED SERDES DRIVER JITTER CHARACTERISTICS, QSGMII MODE

Parameter	Symbol	Maximum	Unit	Condition
Total output jitter	TJ <sub>O</sub>	60	ps	Measured according to IEEE 802.3.38.5.
Deterministic output jitter	DJ <sub>O</sub>	10	ps	Measured according to IEEE 802.3.38.5.

## 3.2.7.3 Enhanced SerDes Inputs

The following table lists the AC specifications for the enhanced SerDes inputs in SGMII mode.

TABLE 3-21: ENHANCED SERDES INPUT AC SPECIFICATIONS, SGMII MODE

Parameter	Symbol	Minimum	Unit	Condition
Unit interval, 1.25G	UI	_	ps	800 ps
Differential input return loss, 50 MHz to 625 MHz	RL <sub>I_DIFF</sub>	10	dB	$R_L = 100\Omega \pm 1\%$
Common-mode input return loss, 50 MHz to 625 MHz	RL <sub>ICM</sub>	6	dB	_

The following table lists the AC specifications for the enhanced SerDes inputs in QSGMII mode.

TABLE 3-22: ENHANCED SERDES INPUTS AC SPECIFICATIONS, QSGMII MODE

Parameter	Symbol	Minimum	Maximum	Unit	Condition
Unit interval, 5G	UI	_	_	_	200 ps
Differential input return loss, 100 MHz to 2.5 GHz	RL <sub>I_DIFF</sub>	8	_	dB	$R_L = 100\Omega \pm 1\%$
Differential input return loss, 2.5 GHz to 5 GHz	RL <sub>I_DIFF</sub>	8 dB – 16.6 log (f/2.5 GHz)	_	dB	$R_L = 100\Omega \pm 1\%$
Common-mode input return loss, 100 MHz to 2.5 GHz	RL <sub>ICM</sub>	6	_	dB	_
Eye mask X1	R_X1	_	0.3	UI	_
Eye mask Y1	R_Y1	_	50	mV	_
Eye mask Y2	R_Y2	_	450	mV	_

#### 3.2.7.4 Enhanced SerDes Receiver Jitter Tolerance

The following table lists the jitter tolerance for the enhanced SerDes receiver in QSGMII mode. For information about jitter tolerance for the enhanced SerDes receiver in SGMII mode, see Table 3-17.

TABLE 3-23: ENHANCED SERDES RECEIVER JITTER TOLERANCE, QSGMII MODE

Parameter	Symbol	Maximum	Unit	Condition
Bounded high-probability jitter <sup>1</sup>	BHPJ	90	ps	92 ps peak-to-peak random jitter and 38 ps sinusoidal jitter (SJHF).
Sinusoidal jitter, maximum	SJ <sub>MAX</sub>	1000	ps	_
Sinusoidal jitter, high frequency	SJ <sub>HF</sub>	10	ps	_
Total jitter tolerance	TJT <sub>I</sub>	120	ps	92 ps peak-to-peak random jitter and 38 ps sinusoidal jitter (SJHF).

1. This is the sum of uncorrelated bounded high probability jitter (0.15 UI), and correlated bounded high probability jitter (0.30 UI). Uncorrelated bounded high probability jitter is distribution where the value of the jitter shows no correlation to any signal level being transmitted, formally defined as deterministic jitter (DJ). Correlated bounded high probability jitter is jitter distribution where the value of the jitter shows a strong correlation to the signal level being transmitted.


#### 3.2.8 BASIC SERIAL LEDS

This section contains the AC specifications for the basic serial LEDs.

TABLE 3-24: BASIC SERIAL LEDS AC CHARACTERISTICS

Parameter	Symbol	Typical	Unit
LED_CLK cycle time	t <sub>CYC</sub>	1024	ns
Pause between LED port sequences	t <sub>PAUSE_port</sub>	3072	ns
Pause between LED bit sequences	t <sub>PAUSE_bit</sub>	25.541632	ms
LED_CLK to LED_DATA	t <sub>co</sub>	1	ns

FIGURE 3-7: BASIC SERIAL LED TIMING




#### 3.2.9 ENHANCED SERIAL LEDS

This section contains the AC specifications for the enhanced serial LEDs. The duty cycle of the LED\_PULSE signal is programmable and can be varied between 0.5% and 99.5%.

TABLE 3-25: ENHANCED SERIAL LEDS AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
LED_CLK cycle time	t <sub>CYC</sub>	_	256	_	ns
Pause between LED_DATA bit sequences	t <sub>PAUSE</sub>	0.396	_	24.996	ms
LED_CLK to LED_DATA	t <sub>CO</sub>	_	127	_	ns
LED_CLK to LED_LD	t <sub>CL</sub>	_	256	_	ns
LED_LD pulse width	t <sub>LW</sub>	_	128	_	ns
LED_PULSE cycle time	t <sub>PULSE</sub>	199	_	201	μs

FIGURE 3-8: ENHANCED SERIAL LED TIMING



#### 3.2.10 JTAG INTERFACE

This section provides the AC specifications for the JTAG interface. The specifications meet or exceed the requirements of IEEE 1149.1-2001. The JTAG receive signal requirements are requested at the pin of the device. The JTAG\_TRST signal is asynchronous to the clock, and does not have a setup or hold time requirement.

TABLE 3-26: JTAG INTERFACE AC SPECIFICATIONS

Parameter	Symbol	Minimum	Maximum	Unit	Condition	
TCK frequency	f	_	10	MHz	_	
TCK cycle time	t <sub>C</sub>	100	_	ns	_	
TCK high time	t <sub>W(CH)</sub>	40	_	ns	_	
TCK low time	t <sub>W(CL)</sub>	40	_	ns	_	
Setup time to TCK rising	t <sub>SU</sub>	10	_	ns	_	
Hold time from TCK rising	t <sub>H</sub>	10	_	ns	_	
TDO valid after TCK falling	t <sub>V(C)</sub>	_	28	ns	C <sub>L</sub> = 10 pF	

TABLE 3-26: JTAG INTERFACE AC SPECIFICATIONS (CONTINUED)

Parameter	Symbol	Minimum	Maximum	Unit	Condition
TDO hold time from TCK falling	t <sub>H(TDO)</sub>	0	_	ns	C <sub>L</sub> = 0 pF
TDO disable time <sup>1</sup>	t <sub>DIS</sub>	_	30	ns	See Figure 3-10.
TRST time low	t <sub>W(TL)</sub>	30	_	ns	_

1. The pin begins to float when a 300 mV change from the actual  $\rm V_{OH}/\rm V_{OL}$  level occurs.

FIGURE 3-9: JTAG INTERFACE TIMING DIAGRAM





FIGURE 3-10: TEST CIRCUIT FOR TDO DISABLE TIME



## 3.2.11 SERIAL MANAGEMENT INTERFACE


This section contains the AC specifications for the serial management interface (SMI).

TABLE 3-27: SERIAL MANAGEMENT INTERFACE AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
MDC frequency <sup>1</sup>	f <sub>CLK</sub>	_	2.5	12.5	MHz	
MDC cycle time	t <sub>CYC</sub>	80	400	_	ns	
MDC time high	t <sub>WH</sub>	20	50	_	ns	_
MDC time low	t <sub>WL</sub>	20	50	_	ns	_
Setup to MDC rising	t <sub>SU</sub>	10	_	_	ns	_
Hold from MDC rising	t <sub>H</sub>	10	_	_	ns	_
MDC rise time	t <sub>R</sub>	_	_	100 t <sub>CYC</sub> × 10% <sup>(1)</sup>	ns	MDC = 0: 1 MHz MDC = 1: MHz – f <sub>CLK</sub> maximum
MDC fall time	t <sub>F</sub>	_	_	100 t <sub>CYC</sub> × 10% <sup>(1)</sup>	_	_
MDC to MDIO valid	t <sub>CO</sub>	_	10	300	ns	Time-dependant on the value of the external pull-up resistor on the MDIO pin

<sup>1.</sup> For  $f_{CLK}$  above 1 MHz, the minimum rise time and fall time is in relation to the frequency of the MDC clock period. For example, if  $f_{CLK}$  is 2 MHz, the minimum clock rise time and fall time is 50 ns.

FIGURE 3-11: SERIAL MANAGEMENT INTERFACE TIMING



#### 3.2.12 RESET TIMING

This section contains the AC specifications that apply to device reset functionality. The signal applied to the NRESET input must comply with the specifications listed in the following table.

TABLE 3-28: RESET TIMING SPECIFICATIONS

Parameter	Symbol	Minimum	Maximum	Unit
NRESET assertion time after power supplies and clock stabilize	t <sub>W</sub>	2	_	ms
Recovery time from reset inactive to device fully active	t <sub>REC</sub>	_	105	ms
NRESET pulse width	t <sub>W(RL)</sub>	100	_	ns
Wait time between NRESET de-assert and access of the SMI interface	t <sub>WAIT</sub>	105	_	ms

#### 3.2.13 1588 TIMING SPECIFICATIONS

This section contains the AC specifications for the 1588 clock pins.

TABLE 3-29: 1588 TIMING SPECIFICATIONS AC CHARACTERISTICS

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
1588 reference clock frequency <sup>1</sup>	f	125	_	250	MHz	±100 ppm Jitter < 10 ps RMS
Duty cycle	DC	40	50	60	%	_
Rise time and fall time	t <sub>R</sub> , t <sub>F</sub>	_	1.5	_	ns	20% to 80% threshold

<sup>1.</sup> Supports a continuum of frequencies between 125 MHz and 250 MHz.

#### 3.2.14 SERIAL TIMESTAMP INTERFACE

This section contains information about the AC specifications for the serial timestamp interface.

TABLE 3-30: SERIAL TIMESTAMP INTERFACE


Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
1588_SPI_CLK frequency	_	_	_	62.5 <sup>1</sup>	MHz	
1588_SPI_DO clock-to-Q timing	t <sub>CLK-to-Q</sub>	<b>-</b> 5	_	0	ns	
1588_SPI_CS clock-to-Q timing	t <sub>CLK-to-Q</sub>	<b>-</b> 5	_	0	ns	_

<sup>1.</sup> SPI clock low time programmed through SI\_CLK\_LO\_CYCs must always equal 0x1 (8 nanoseconds) for correct bus operation. Duty cycle is dependent on SI\_CLK\_HI\_CYCs configuration.

The following illustration shows the serial timestamp interface timing diagram.

**Note:** Data changes state on a falling 1588\_SPI\_CLK edge in the default configuration. 1588\_SPI\_CLK can be inverted by setting the 1588 register bit TS\_FIFO\_SI\_CFG:SI\_CLK\_PHA.

FIGURE 3-12: SERIAL TIMESTAMP INTERFACE TIMING DIAGRAM



#### 3.2.15 LOCAL TIME COUNTER LOAD/SAVE TIMING

This section contains information about the AC specifications for the local time counter load/save signal.

FIGURE 3-13: LOCAL TIME COUNTER LOAD/SAVE TIMING DIAGRAM




TABLE 3-31: LOCAL TIME COUNTER LOAD/SAVE TIMING SPECIFICATIONS

Parameter	Symbol	Minimum	Maximum	Unit
Clock frequency	f	_	250	MHz
Clock cycle time	t <sub>C</sub>	4	_	ns
DI setup time to clock	t <sub>SU(DI)</sub>	2.8	_	ns
DI hold time from clock	t <sub>H(DI)</sub>	0.3	_	ns

## 3.3 Operating Conditions

The following table shows the recommended operating conditions for the VSC8574 device.

TABLE 3-32: RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Power supply voltage for V <sub>DD1</sub>	$V_{DD1}$	0.95	1.00	1.05	V
Power supply voltage for V <sub>DD1A</sub>	$V_{DD1A}$	0.95	1.00	1.05	V
Power supply voltage for V <sub>DD25</sub>	$V_{DD25}$	2.38	2.50	2.62	V
Power supply voltage for V <sub>DD25A</sub>	V <sub>DD25A</sub>	2.38	2.50	2.62	V
VSC8574 operating temperature <sup>1</sup>	Т	0	_	125	°C
VSC8574-05 operating temperature <sup>(1)</sup>	Т	-40	_	125	°C

Minimum specification is ambient temperature, and the maximum is junction temperature. For carrier class applications, the maximum operating temperature is 110 °C junction.

## 3.4 Stress Ratings

This section contains the stress ratings for the VSC8574 device.

**Warning** Stresses listed in the following table may be applied to devices one at a time without causing permanent damage. Functionality at or exceeding the values listed is not implied. Exposure to these values for extended periods may affect device reliability.

**TABLE 3-33: STRESS RATINGS** 

Parameter	Symbol	Minimum	Maximum	Unit
Power supply voltage for core supply	V <sub>VDD1</sub>	-0.3	1.10	V
Power supply voltage for analog circuits	$V_{VDD1A}$	-0.3	1.10	V
Power supply voltage for analog circuits	V <sub>VDD25A</sub>	-0.3	2.75	٧
Power supply voltage for digital I/O	$V_{VDD25}$	-0.3	2.75	٧
Input voltage for GPIO and logic input pins	_	_	3.3	٧
Storage temperature	T <sub>S</sub>	<b>-</b> 55	125	°C
Electrostatic discharge voltage, charged device model	V <sub>ESD_CDM</sub>	-250	250	٧
Electrostatic discharge voltage, human body model	V <sub>ESD_HBM</sub>	See note <sup>1</sup>		٧

This device has completed all required testing as specified in the JEDEC standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM), and complies with a Class 2 rating. The definition of Class 2 is any part that passes an ESD pulse of 2000V, but fails an ESD pulse of 4000V.

**Warning** This device can be damaged by electrostatic discharge (ESD) voltage. Microchip recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures may adversely affect reliability of the device.

## 4.0 PIN DESCRIPTIONS

The VSC8574 device has 256 pins, which are described in this section.

The pin information is also provided as an attached Microsoft Excel file so that you can copy it electronically. In Acrobat, double-click the attachment icon.

## 4.1 Pin Identifications

This section contains the pin descriptions for the VSC8574 device. The following table provides notations for definitions of the various pin types.

TABLE 4-1: PIN TYPE SYMBOL DEFINITIONS

Symbol	Pin Type	Description
3V	_	3.3V-tolerant pin.
ABIAS	Analog bias	Analog bias pin.
ADIFF	Analog differential	Analog differential signal pair.
I	Input	Input without on-chip pull-up or pull-down resistor.
I/O	Bidirectional	Bidirectional input or output signal.
NC	No connect	No connect pins must be left floating.
0	Output	Output signal.
OD	Open drain	Open drain output.
os	Open source	Open source output.
PD	Pull-down	On-chip pull-down resistor to VSS.
PU	Pull-up	On-chip pull-up resistor to VDD_IO.
ST	Schmitt-trigger	Input has Schmitt-trigger circuitry.

## 4.2 Pin Diagram

The following illustrations show the pin diagram for the VSC8574 device. For clarity, the device is shown in two halves, the top left and top right.

FIGURE 4-1: PIN DIAGRAM, TOP LEFT

ı	1	2	3	4	5	6	7	8
A	NC_1	TXVPA_3	TXVPB_3	TXVPC_3	TXVPD_3	TXVPA_2	TXVPB_2	TXVPC_2
В	VSS_1	TXVNA_3	TXVNB_3	TXVNC_3	TXVND_3	TXVNA_2	TXVNB_2	TXVNC_2
С	REFCLK_N	VDD25A_1	THERMDA	VDD25A_2	VSS_3	VDD25A_3	VDD1A_1	VDD1A_2
D	REFCLK_P	THERMDC_VSS	REF_FILT_A	REF_REXT_A	VSS_6	VSS_7	VSS_8	VSS_9
Ε	REFCLK_SEL2	TMS	TRST	VDD25A_6	VDD1_1	VSS_14	VSS_15	VSS_16
F	TDO	TDI	тск	VSS_20	VDD1_3	VSS_21	VSS_22	VSS_23
G	LED0_0	LED1_0	LED2_0	LED3_0	VDD1_5	VSS_27	VSS_28	VSS_29
Н	LED0_1	LED1_1	LED2_1	LED3_1	VDD1_7	VSS_33	VSS_34	VSS_35
J	LED0_2	LED1_2	LED2_2	LED3_2	VDD1_9	VSS_39	VSS_40	VSS_41
K	LED0_3	LED1_3	LED2_3	LED3_3	VDD1_11	VSS_45	VSS_46	VSS_47
L	RESERVED_5	RESERVED_11	COMA_MODE	RESERVED_3	VDD1_13	VSS_51	VSS_52	VSS_53
M	RESERVED_6	MDINT	NRESET	VDD25_2	VDD1_15	VSS_57	VSS_58	VSS_59
N	RESERVED_7	MDIO	RESERVED_9	RESERVED_10	VDD1_17	VSS_63	VSS_64	VSS_65
Р	RESERVED_8	MDC	VDD25_4	RESERVED_4	VDD25A_8	VDD1A_5	VDD1A_6	VDD1A_7
R	VSS_69	FIBROP_3	FIBRIP_3	RDP_3	TDP_3	FIBROP_2	FIBRIP_2	RDP_2
Т	NC_3	FIBRON_3	FIBRIN_3	RDN_3	TDN_3	FIBRON_2	FIBRIN_2	RDN_2

FIGURE 4-2: PIN DIAGRAM, TOP RIGHT

16	15	14	13	12	11	10	9
NC_2	TXVPB_0	TXVPA_0	TXVPD_1	TXVPC_1	TXVPB_1	TXVPA_1	TXVPD_2
VSS_2	TXVNB_0	TXVNA_0	TXVND_1	TXVNC_1	TXVNB_1	TXVNA_1	TXVND_2
TXVPC_0	TXVNC_0	VDD25A_5	VDD1A_4	VSS_4	VDD25A_4	RESERVED_1	VDD1A_3
TXVPD_0	TXVND_0	VSS_71	RESERVED_2	VSS_13	VSS_12	VSS_11	VSS_10
1588_SPI_CLK	CLK_SQUELCH_IN	VSS_72	VDD25A_7	VDD1_2	VSS_19	VSS_18	VSS_17
RCVRDCLK1	VSS_74	PHYADD4	VSS_73	VDD1_4	VSS_26	VSS_25	VSS_24
RCVRDCLK2	VSS_75	PHYADD3	PHYADD2	VDD1_6	VSS_32	VSS_31	VSS_30
VSS_77	VSS_76	GPIO13/1588_SPI_DO	VDD25_1	VDD1_8	VSS_38	VSS_37	VSS_36
1588_DIFF_INPUT_CLK_N	1588_DIFF_INPUT_CLK_P	GPIO12/1588_SPI_CS	VSS_78	VDD1_10	VSS_44	VSS_43	VSS_42
GPIO11	GPIO10/1588_LOAD_SAVE	GPIO9/FASTLINK-FAIL	GPIO8/I2C_SDA	VDD1_12	VSS_50	VSS_49	VSS_48
GPIO7/I2C_SCL_3	GPIO6/I2C_SCL_2	GPIO5/I2C_SCL_1	GPIO4/I2C_SCL_0	VDD1_14	VSS_56	VSS_55	VSS_54
GPIO3/SIGDET3	GPIO2/SIGDET2	GPIO1/SIGDET1	VDD25_3	VDD1_16	VSS_62	VSS_61	VSS_60
TDN_0	TDP_0	GPIO0/SIGDET0	SerDes_Rext_1	VDD1_18	VSS_68	VSS_67	VSS_66
RDN_0	RDP_0	SerDes_Rext_0	VDD25A_10	VDD25A_9	VDD1A_10	VDD1A_9	VDD1A_8
VSS_70	FIBRIP_0	FIBROP_0	TDP_1	RDP_1	FIBRIP_1	FIBROP_1	TDP_2
NC_4	FIBRIN_0	FIBRON_0	TDN_1	RDN_1	FIBRIN_1	FIBRON_1	TDN_2
	NC_2  VSS_2  TXVPC_0  TXVPD_0  1588_SPI_CLK  RCVRDCLK1  RCVRDCLK2  VSS_77  1588_DIFF_INPUT_CLK_N  GPIO11  GPIO7/I2C_SCL_3  GPIO3/SIGDET3  TDN_0  RDN_0  VSS_70	TXVPB_0         NC_2           TXVNB_0         VSS_2           TXVNC_0         TXVPC_0           TXVND_0         TXVPD_0           CLK_SQUELCH_IN         1588_SPI_CLK           VSS_74         RCVRDCLK1           VSS_75         RCVRDCLK2           VSS_76         VSS_77           1588_DIFF_INPUT_CLK_P         1588_DIFF_INPUT_CLK_N           GPIO10/1588_LOAD_SAVE         GPIO11           GPIO2/SIGDET2         GPIO3/SIGDET3           TDP_0         TDN_0           RDP_0         RDN_0           FIBRIP_0         VSS_70	TXVPA_0         TXVPB_0         NC_2           TXVNA_0         TXVNB_0         VSS_2           VDD25A_5         TXVNC_0         TXVPC_0           VSS_71         TXVND_0         TXVPD_0           VSS_72         CLK_SQUELCH_IN         1588_SPI_CLK           PHYADD4         VSS_74         RCVRDCLK1           PHYADD3         VSS_75         RCVRDCLK2           GPI013/1588_SPI_D0         VSS_76         VSS_77           GPI012/1588_SPI_CS         1588_DIFF_INPUT_CLK_P         1588_DIFF_INPUT_CLK_N           GPI09/FASTLINK-FAIL         GPI010/1588_LOAD_SAVE         GPI011           GPI05/12C_SCL_1         GPI06/12C_SCL_2         GPI07/12C_SCL_3           GPI01/SIGDET1         GPI02/SIGDET2         GPI03/SIGDET3           GPI00/SIGDET0         TDP_0         TDN_0           SerDes_Rext_0         RDP_0         RDN_0           FIBROP_0         FIBRIP_0         VSS_70	TXVPD_1         TXVPA_0         TXVPB_0         NC_2           TXVND_1         TXVNA_0         TXVNB_0         VSS_2           VDD1A_4         VDD25A_5         TXVNC_0         TXVPC_0           RESERVED_2         VSS_71         TXVND_0         TXVPD_0           VDD25A_7         VSS_72         CLK_SQUELCH_IN         1588_SPI_CLK           VSS_73         PHYADD4         VSS_74         RCVRDCLK1           PHYADD2         PHYADD3         VSS_75         RCVRDCLK2           VDD25_1         GPI013/1588_SPI_DD         VSS_76         VSS_77           VSS_78         GPI012/1588_SPI_CS         1588_DIFF_INPUT_CLK_P         1588_DIFF_INPUT_CLK_P         GPI011           GPIO8/12C_SDA         GPI09/FASTLINK-FAIL         GPI010/1588_LOAD_SAVE         GPI011           GPI04/12C_SCL_0         GPI05/12C_SCL_1         GPI06/12C_SCL_2         GPI07/12C_SCL_3           VDD25_3         GPI01/SIGDET1         GPI02/SIGDET2         GPI03/SIGDET3           SerDes_Rext_1         GPI00/SIGDET0         TDP_0         TDN_0           VDD25A_10         SerDes_Rext_0         RDP_0         RDN_0           TDP_1         FIBROP_0         FIBRIP_0         VSS_70	TXVPC_1         TXVPD_1         TXVPA_0         TXVPB_0         NC_2           TXVNC_1         TXVND_1         TXVNA_0         TXVNB_0         VSS_2           VSS_4         VDD1A_4         VDD25A_5         TXVNC_0         TXVPC_0           VSS_13         RESERVED_2         VSS_71         TXVND_0         TXVPD_0           VDD1_2         VDD25A_7         VSS_72         CLK_SQUELCH_IN         1588_SPI_CLK           VDD1_4         VSS_73         PHYADD4         VSS_74         RCVRDCLK1           VDD1_6         PHYADD2         PHYADD3         VSS_75         RCVRDCLK2           VDD1_8         VDD25_1         GPIO13/1588_SPI_D0         VSS_76         VSS_77           VDD1_10         VSS_78         GPIO12/1588_SPI_CS         1588_DFF_JNPUT_CLK_P         1588_DFF_JNPUT_CLK_P         1588_DFF_JNPUT_CLK_P         1588_DFF_JNPUT_CLK_N           VDD1_12         GPIO8/I2C_SDA         GPIO9/FASTLINK-FAIL         GPIO10/1588_LOAD_SAVE         GPIO11           VDD1_14         GPIO4/I2C_SCL_0         GPIO5/I2C_SCL_1         GPIO6/I2C_SCL_2         GPIO7/I2C_SCL_3           VDD1_16         VDD25_3         GPIO1/SIGDET1         GPIO2/SIGDET2         GPIO3/SIGDET3           VDD1_18         SerDes_Rext_1         GPIO3/SIGDET0         TD	TXVPB_1         TXVPC_1         TXVPD_1         TXVPA_0         TXVPB_0         NC_2           TXVNB_1         TXVNC_1         TXVND_1         TXVNA_0         TXVNB_0         VSS_2           VDD25A_4         VSS_4         VDD1A_4         VDD25A_5         TXVNC_0         TXVPC_0           VSS_12         VSS_13         RESERVED_2         VSS_71         TXVND_0         TXVPD_0           VSS_19         VDD1_2         VDD25A_7         VSS_72         CLK_SQUELCH_IN         1588_SPI_CLK           VSS_26         VDD1_4         VSS_73         PHYADD4         VSS_74         RCVRDCLK1           VSS_32         VDD1_6         PHYADD2         PHYADD3         VSS_75         RCVRDCLK2           VSS_38         VDD1_8         VDD25_1         GPIO13/1588_SPI_CO         VSS_76         VSS_77           VSS_44         VDD1_10         VSS_78         GPIO12/1588_SPI_CS         1588_DFF_PPUT_CLK_P         1588_DFF_PPUT_CLK_N           VSS_50         VDD1_12         GPIO8/12C_SDA         GPIO13/1588_SPI_CS         1588_DFF_PPUT_CLK_P         1588_DFF_PPUT_CLK_N           VSS_56         VDD1_14         GPIO4/12C_SCL_0         GPIO5/12C_SCL_1         GPIO10/1588_LOAD_SWE         GPIO11           VSS_62         VDD1_16         VDD25A	TXVPA_1         TXVPB_1         TXVPC_1         TXVPD_1         TXVPA_0         TXVPB_0         NC_2           TXVNA_1         TXVNB_1         TXVNC_1         TXVND_1         TXVNA_0         TXVNB_0         VSS_2           RESERVED_1         VDD25A_4         VSS_4         VDD1A_4         VDD25A_5         TXVNC_0         TXVPC_0           VSS_11         VSS_12         VSS_13         RESERVED_2         VSS_71         TXVND_0         TXVPD_0           VSS_18         VSS_19         VDD1_2         VDD25A_7         VSS_72         CLK_SQUELCH_IN         1588_SPI_CLK           VSS_25         VSS_26         VDD1_4         VSS_73         PHYADD4         VSS_74         RCVRDCLK1           VSS_31         VSS_32         VDD1_6         PHYADD2         PHYADD3         VSS_75         RCVRDCLK2           VSS_37         VSS_38         VDD1_8         VDD25_1         GPI031/1588_9FL00         VSS_76         VSS_77           VSS_43         VSS_44         VDD1_10         VSS_78         GPI021/1588_9FL05         1588_DFF_JBPUT_CLK_N         GPI031/1588_LON_5MB         GPI011           VSS_55         VSS_56         VDD1_14         GPI04/12C_SCL_0         GPI05/12C_SCL_1         GPI06/12C_SCL_2         GPI07/12C_SCL_3

# 4.3 Pins by Function

This section contains the functional pin descriptions for the VSC8574 device.

## 4.3.1 1588 SUPPORT

The following table lists the 1588 support pins.

TABLE 4-2: 1588 SUPPORT PINS

Name	Pin	Туре	Description
1588_DIFF_INPUT_CLK_N 1588_DIFF_INPUT_CLK_P	J16 J15	ADIFF	Differential reference clock input pair.
RESERVED_9	N3	NC	Leave pin unconnected (floating).

TABLE 4-2: 1588 SUPPORT PINS (CONTINUED)

Name	Pin	Туре	Description
RESERVED_10	N4	NC	Leave pin unconnected (floating).
RESERVED_11	L2	NC	Leave pin unconnected (floating).
1588_SPI_CLK	E16	0	1588 SPI clock.

## 4.3.2 GPIO AND 1588 SUPPORT

The following table lists the GPIO and 1588 support pins.

TABLE 4-3: GPIO AND 1588 SUPPORT PINS

Name	Pin	Туре	Description
GPIO10/1588_LOAD_SAVE	K15	I/O, PU, 3V	Sync signal to load the time to the 1588 engine. Rising edge triggered.
GPIO12/1588_SPI_CS	J14	I/O, PU, 3V	1588 SPI chip select.
GPIO13/1588_SPI_DO	H14	I/O, PU, 3V	1588 SPI data output.

## 4.3.3 GPIO AND SIGDET

The following table lists the GPIO and SIGDET pins.

TABLE 4-4: GPIO AND SIGDET PINS

Name	Pin	Туре	Description
GPIO0/SIGDET0 GPIO1/SIGDET1 GPIO2/SIGDET2 GPIO3/SIGDET3 GPIO4/I2C_SCL_0 GPIO5/I2C_SCL_1 GPIO6/I2C_SCL_2 GPIO7/I2C_SCL_3 GPIO8/I2C_SDA GPIO9/FASTLINK-FAIL GPIO11	N14 M14 M15 M16 L13 L14 L15 L16 K13 K14 K16	I/O, PU, 3V	General purpose input/output (GPIO). The multipurpose SIGDET pins, two-wire serial controller pins, and fast link fail pin can be configured to serve as GPIOs.

#### 4.3.4 JTAG

The following table lists the JTAG test pins.

TABLE 4-5: JTAG PINS

Name	Pin	Туре	Description		
TCK	F3	I, PU, ST, 3V	JTAG test clock input.		
TDI	F2	I, PU, ST, 3V	JTAG test serial data input.		
TDO	F1	0	JTAG test serial data output.		
TMS	E2	I, PU, ST, 3V	JTAG test mode select.		
TRST	E3	I, PU, ST, 3V	JTAG reset.  Note: When JTAG is not in use, this pin must be tied to ground with a pull-down resistor for normal operation.		

## 4.3.5 MISCELLANEOUS

The following table lists the miscellaneous pins.

TABLE 4-6: MISCELLANEOUS PINS

Name	Pin	Туре	Description
CLK_SQUELCH_IN	E15	I, PU, 3V	Input control to squelch recovered clock.
COMA_MODE	L3	I, PU, 3V	When this pin is asserted high, all PHYs are held in a powered down state. When de-asserted low, all PHYs are powered up and resume normal operation. This signal is also used to synchronize the operation of multiple chips on the same PCB to provide visual synchronization for LEDs driven by separate chips. <sup>(1)</sup>
LED0_[0:3] LED1_[0:3] LED2_[0:3] LED3_[0:3]	G1, H1, J1, K1 G2, H2, J2, K2 G3, H3, J3, K3 G4, H4, J4, K4	0	LED direct-drive outputs. All LEDs pins are active-low. A serial LED stream can also be implemented. See Section 2.2.26, LED Mode Select.  Note: LEDbit_port, where port = PHY port number and bit = the particular LED for the port.
NC_1 NC_2 NC_3 NC_4	A1 A16 T1 T16	NC	No connect.
PHYADD2 PHYADD3 PHYADD4	G13 G14 F14	I, PD, 3V	Device SMI address bits 4:2.
RCVRDCLK1 RCVRDCLK2	F16 G16	0	Clock output can be enabled or disabled and also output a clock frequency of 125 MHz or 25 MHz based on the selected active recovered media programmed for this pin. This pin is not active when NRESET is asserted. When disabled, the pin is held low.
REF_FILT_A	D3	ABIAS	Reference filter connects to an external 1 µF capacitor to analog ground.
REF_REXT_A	D4	ABIAS	Reference external connects to an external 2 k $\Omega$ (1%) resistor to analog ground.
REFCLK_N REFCLK_P	C1 D1	I, ADIFF	125 MHz or 25 MHz reference clock input pair. Must be capacitively coupled and LVDS compatible.
REFCLK_SEL2	E1	I, PU, 3 V	Selects the reference clock speed: 0: 25 MHz (VSS) 1: 125 MHz (2.5 V) Use 125 MHz for typical applications.
RESERVED_[1:8]	C10, D13, L4, P4, L1, M1, N1, P1	NC	Leave these pins unconnected (floating).
THERMDA	C3	А	Thermal diode anode.
THERMDC_VSS	D2	А	Thermal diode cathode connected to device ground. Temperature sensor must be chosen accordingly.

<sup>1.</sup> For more information, see Section 1.19.1, Initialization. For a typical bring-up example, see Section 1.19, Configuration.

## 4.3.6 POWER SUPPLY

The following table lists the power supply pins and associated functional pins. All power supply pins must be connected to their respective voltage input, even if certain functions are not used for a specific application. No power supply sequencing is required. However, clock and power must be stable before releasing Reset.

TABLE 4-7: POWER SUPPLY PINS

Name	Pin	Туре	Description
VDD1_[1:18]	E5, E12, F5, F12, G5, G12, H5, H12, J5, J12, K5, K12, L5, L12, M5, M12, N5, N12	1.0V	1.0V internal digital logic.
VDD1A_[1:10]	C7, C8, C9, C13, P6, P7, P8, P9, P10, P11	1.0V	1.0V analog power requiring additional PCB power supply filtering. Associated with the QSGMII/SGMII MAC receiver output pins.
VDD25_[1:4]	H13, M4, M13, P3	2.5V	2.5V general digital power supply. Associated with the LED, GPIO, JTAG, twisted pair interface, reference filter, reference external supply connect, and recovered clock pins.
VDD25A_[1:10]	C2, C4, C6, C11, C14, E4, E13, P5, P12, P13	2.5V	2.5V general analog power supply.
VSS_[1:4] VSS_[6:78]	B1, B16, C5, C12 D5, D6, D7, D8, D9, D10, D11, D12, E6, E7, E8, E9, E10, E11, F4, F6, F7, F8, F9, F10, F11, G6, G7, G8, G9, G10, G11, H6, H7, H8, H9, H10, H11, J6, J7, J8, J9, J10, J11, K6, K7, K8, K9, K10, K11, L6, L7, L8, L9, L10, L11, M6, M7, M8, M9, M10, M11, N6, N7, N8, N9, N10, N11, R1, R16, D14, E14, F13, F15, G15, H15, H16, J13	OV	General device ground.

## 4.3.7 SGMII/SERDES/QSGMII MAC INTERFACE

The following table lists the SerDes MAC interface pins.

TABLE 4-8: SERDES MAC INTERFACE PINS

Name	Pin	Туре	Description
RDN_0 RDP_0	P16 P15	O, ADIFF	PHY0 QSGMII/SGMII/SerDes MAC receiver output pair.
RDN_1 RDN_2 RDN_3 RDP_1 RDP_2 RDP_3	T12 T8 T4 R12 R8 R4	O, ADIFF	SGMII/SerDes MAC receiver output pair.
SerDes_Rext_0	P14	ABIAS	SerDes bias pins. Connect to a $620\Omega$ 1% resistor between SerDes_Rext_0 and SerDes_Rext_1.

TABLE 4-8: SERDES MAC INTERFACE PINS (CONTINUED)

Name	Pin	Туре	Description
SerDes_Rext_1	N13	ABIAS	SerDes bias pins. Connect to a 620 $\Omega$ 1% resistor between SerDes_Rext_0 and SerDes_Rext_1.
TDN_0 TDP_0	N16 N15	I, ADIFF	PHY0 QSGMII/SGMII/SerDes MAC transmitter input pair.
TDN_1 TDN_2 TDN_3 TDP_1 TDP_2 TDP_3	T13 T9 T5 R13 R9 R5	I, ADIFF	SGMII/SerDes MAC transmitter input pair.

## 4.3.8 SERDES MEDIA INTERFACE

The following table lists the SerDes media interface pins.

TABLE 4-9: SERDES MEDIA INTERFACE PINS

Name	Pin	Туре	Description
FIBRIN_0 FIBRIN_1 FIBRIN_2 FIBRIN_3	T15 T11 T7 T3	I, ADIFF	SerDes media receiver input pair.
FIBRIP_0 FIBRIP_1 FIBRIP_2 FIBRIP_3	R15 R11 R7 R3	I, ADIFF	SerDes media receiver input pair.
FIBRON_0 FIBRON_1 FIBRON_2 FIBRON_3	T10 T6	O, ADIFF	SerDes media transmitter output pair.
FIBROP_0 FIBROP_1 FIBROP_2 FIBROP_3	R14 R10 R6 R2	O, ADIFF	SerDes media transmitter output pair.

## 4.3.9 SERIAL MANAGEMENT INTERFACE

The following table lists the serial management interface (SMI) pins. The SMI pins are referenced to VDD25 and can be set to a 2.5 V power supply.

TABLE 4-10: SMI PINS

Name	Pin	Туре	Description	
MDC	P2	I, PD, 3 V	Management data clock. A 0 MHz to 12.5 MHz reference input is used to clock serial MDIO data into and out of the PHY.	
MDINT	M2	I/O, OS, OD	Management interrupt signal. Upon reset the device will configure these pins as active-low (open drain) or active-high (open source) based on the polarity of an external 10 k $\Omega$ resistor connection. These pins can be tied together in a wired-OR configuration with only a single pull-up or pull-down resistor.	
MDIO	N2	I/O, OD	Management data input/output pin. Serial data is written or read from this pin bidirectionally between the PHY and Station Manager, synchronously on the positive edge of MDC. One external pull-up resistor is required at the Station Manager, and its value depends on the MDC clock frequency and the total sur the capacitive loads from the MDIO pins.	
NRESET	МЗ	I, PD, ST, 3 V	Device reset. Active low input that powers down the device and sets all register bits to their default state.	

## 4.3.10 TWISTED PAIR INTERFACE

The following table lists the twisted pair interface pins.

TABLE 4-11: TWISTED PAIR INTERFACE PINS

Name	Pin	Туре	Description
TXVNA_0 TXVNA_1 TXVNA_2 TXVNA_3	B14 B10 B6 B2	ADIFF	TX/RX channel A negative signal
TXVNB_0 TXVNB_1 TXVNB_2 TXVNB_3	B15 B11 B7 B3	ADIFF	TX/RX channel B negative signal
TXVNC_0 TXVNC_1 TXVNC_2 TXVNC_3	C15 B12 B8 B4	ADIFF	TX/RX channel C negative signal
TXVND_0 TXVND_1 TXVND_2 TXVND_3	D15 B13 B9 B5	ADIFF	TX/RX channel D negative signal
TXVPA_0 TXVPA_1 TXVPA_2 TXVPA_3	A14 A10 A6 A2	ADIFF	TX/RX channel A positive signal

TABLE 4-11: TWISTED PAIR INTERFACE PINS (CONTINUED)

Name	Pin	Туре	Description
TXVPB_0 TXVPB_1 TXVPB_2 TXVPB_3	A15 A11 A7 A3	ADIFF	TX/RX channel B positive signal
TXVPC_0 TXVPC_1 TXVPC_2 TXVPC_3	C16 A12 A8 A4	ADIFF	TX/RX channel C positive signal
TXVPD_0 TXVPD_1 TXVPD_2 TXVPD_3	D16 A13 A9 A5	ADIFF	TX/RX channel D positive signal

## 5.0 PACKAGE INFORMATION

VSC8574XKS-02 and VSC8574XKS-05 are packaged in a lead(Pb)-free, 256-pin, plastic ball grid array (BGA) with a 17 mm × 17 mm body size, 1 mm pin pitch, and 1.8 mm maximum height.


Lead(Pb)-free products from Microchip comply with the temperatures and profiles defined in the joint IPC and JEDEC standard IPC/JEDEC J-STD-020. For more information, see the IPC and JEDEC standard.


This section provides the package drawing, thermal specifications, and moisture sensitivity rating for the VSC8574 device.

## 5.1 Package Drawing

The following illustration shows the package drawing for the VSC8574 device. The drawing contains the top view, bottom view, side view, dimensions, tolerances, and notes.

## FIGURE 5-1: PACKAGE DRAWING





#### Notes

- 1. All dimensions and tolerances are in millimeters (mm).
- 2. Ball diameter is 0.50 mm.
- 3. Radial true position is represented by typical values.
- Primary datum Z and seating plane are defined by the spherical crowns of the solder balls.
- Dimension is measured at the maximum solder ball diameter, parallel to primary datum Z.

## 5.2 Thermal Specifications

Thermal specifications for this device are based on the JEDEC JESD51 family of documents. These documents are available on the JEDEC Web site at www.jedec.org. The thermal specifications are modeled using a four-layer test board with two signal layers, a power plane, and a ground plane (2s2p PCB). For more information about the thermal measurement method used for this device, see the JESD51-1 standard.

TABLE 5-1: THERMAL RESISTANCES

Symbol	°C/W	Parameter
$\theta_{JCtop}$	5.9	Die junction to package case top
$\theta_{JB}$	12.7	Die junction to printed circuit board
$\theta_{JA}$	22	Die junction to ambient
θ <sub>JMA</sub> at 1 m/s	18.5	Die junction to moving air measured at an air speed of 1 m/s
θ <sub>JMA</sub> at 2 m/s	16.3	Die junction to moving air measured at an air speed of 2 m/s

To achieve results similar to the modeled thermal measurements, the guidelines for board design described in the JESD51 family of publications must be applied. For information about applications using BGA packages, see the following:

- JESD51-2A, Integrated Circuits Thermal Test Method Environmental Conditions, Natural Convection (Still Air)
- JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions, Forced Convection (Moving Air)
- · JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions, Junction-to-Board
- JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

## 5.3 Moisture Sensitivity

This device is rated moisture sensitivity level 4 as specified in the joint IPC and JEDEC standard IPC/JEDEC J-STD-020. For more information, see the IPC and JEDEC standard.

## 6.0 DESIGN CONSIDERATIONS

This section provides information about design considerations for the VSC8574 device.

#### 6.1 Link Status LED Remains on while COMA MODE pin is Asserted High

When the COMA\_MODE is asserted high, the link status LED may not deactivate unless the media cable is disconnected from the device.

While using COMA MODE, link status should be verified using status registers rather than LED indicators.

#### 6.2 LED Pulse Stretch Enable Turns OFF LED Pins

Enabling the pulse stretch function for LED0 or LED1 by setting register 30, bits 5:6 shuts off those LED pins.

Use the default blink function setting of LED0 and LED1 rather than pulse stretching. For more information, see Section 2.2.27, LED Behavior.

#### 6.3 AMS and 100BASE-FX

When the PHY operating mode (set in register 23) is AMS and the current active media is 100BASE-FX, register 0 bit 12 will be 0. This would normally indicate that auto-negotiation is disabled and the PHY is in forced mode. But in this mode, it has other meanings.

The workaround is to ensure that bit 12 is always written as 1 when doing writes or updates to register 0 in AMS mode.

## 6.4 10BASE-T Signal Amplitude

10BASE-T signal amplitude can be lower than the minimum specified in IEEE 802.3 paragraph 14.3.1.2.1 (2.2 V) at low supply voltages.

This issue is not estimated to present any system level impact. Performance is not impaired with cables up to 130 m with various link partners.

## 6.5 10BASE-T Link Recovery Failures

If the link disconnects when traffic is flowing while the device operates in a 10BASE-T mode, the PHY may not re-link.

There is a software workaround for this issue in which the device's internal microcontroller monitors link transitions in 10BASE-T mode and forces a soft power-down/power-up procedure to prevent a re-link failure.

A side effect of this software workaround is that the counts in registers 20 and 21 will be cleared (For more information, see Section 2.2.18, Error Counter 2 and Section 2.2.19, Error Counter 3).

## 6.6 SNR Degradation and Link Drops

The link may drop after approximately 100 master/slave relationship swaps with the ring resiliency feature when using Category 5 (Cat5) cables that are longer than 75m.

The workaround is to use a combination of an initialization script and a procedure change. Contact Microchip for the workaround solution if the ring resiliency feature is being enabled.

#### 6.7 Clause 45 Register 3.22

The clause 45, register 3.22 is cleared upon read only when the extended page access register (register 31) is set to 0.

This register cannot be read when the page access register is set to a value other than 0.

The workaround is to set extended page access register to 0 before accessing clause 45, register 3.22.

## 6.8 Clause 45 Register 3.1

Clause 45, register 3.1, Rx and Tx LPI received bits are cleared upon read only when the extended page access register (register 31) is set to 0.

This has a minor implication for software that needs to ensure that the extended page access register is set to 0 before reading clause 45, register 3.1.

The workaround is to set extended page access register to 0 before accessing clause 45, register 3.1.

#### 6.9 Clause 45 Register Address Post-Increment

Clause 45 register address post-increment only works when reading registers and only when extended page access register (register 31) is set to 0.

The workaround is to access the registers individually.

#### 6.10 Fast Link Failure Indication

The fast link failure indication for all the ports is enabled using port 0, register 19E.4.

The workaround is to set register 19E.4 = 1 in PHY 0 to enable Fast Link Fail indication.

#### 6.11 Timestamp accuracy in 10BASE-T mode

Timestamp accuracy in 10BASE-T mode is ±400 ns.

Timing accuracy is reduced on networks running in 10BASE-T mode. There is currently no workaround for this issue.

## 6.12 Near-End Loopback with AMS Enabled

Near-end loopback does not work when AMS is enabled. Near-end loopback is controlled by setting bit 14 of register 0.

The workaround is to disable AMS when enabling loopback. This is a debug feature and does not have any real life implications.

#### 6.13 Carrier Detect Assertion

Carrier detect assertion is set to false incorrectly when 9 out of 10 bits in the K28.1 word are in error.

No real life implication is expected, because the event that can trigger this error is extremely unlikely. If it does occur, the link may drop momentarily and come back up.

## 6.14 Link Status not Correct in Register 24E3.2 for 100BASE-FX Operation

The link status in register 24E3.2 only reflects the status of 1000BASE-X links. It does not reflect the status of 100BASE-FX links.

The workaround is to check register 28.4:3 for media operating mode (10 for fiber), 28.4:3 for speed status (100 for 100 Mbps), and then check 16.12 for current link status.

#### 6.15 Register 28.14 does not Reflect Autonegotiation Disabled in 100BASE-FX Mode

Register 28.14 does not reflect autonegotiation status in 100BASE-FX mode. It works correctly in all copper and 1000BASE-X media modes.

The workaround is to use register 0.12 for autonegotiation status in 100BASE-FX mode when AMS is disabled. For more information about limitations when AMS is enabled, see Section 6.3, AMS and 100BASE-FX.

#### 6.16 Near-End Loopback Non-Functional in Protocol Transfer Mode

Near-end loopback does not work correctly when the device is configured in protocol transfer mode.

This is a debug feature and does not have any effect on the normal operation of the device.

# 6.17 Fiber-Media CRC Counters Non-Functional in Protocol Transfer Mode at 10 Mbps and 100 Mbps

Packets received on the media SerDes interface will not be counted correctly in registers 28E3 and 29E3 when the device is configured in protocol transfer mode and operating at 10 Mbps or 100 Mbps speeds.

These counters are used for debugging and there is no effect on the normal operation of the device.

#### 6.18 Fiber-Media Recovered Clock does not Squelch Based on Link Status

To squelch the clock in fiber media mode, code sync status is used instead of link status. This causes the clock to not be squelched if the device is configured in 1000BASE-X mode with autonegotiation enabled when the transmit fiber is unplugged.

There is a software workaround for this issue where the device's internal microcontroller monitors link status and forces the clock off when no link is present.

#### 6.19 1000BASE-X Parallel Detect Mode with Clause 37 Autonegotiation Enabled

When connected to a forced-mode link partner and attempting autonegotiation, the PHY in 1000BASEX parallel detect mode requires a minimum 250 ms IDLE stream in order to establish a link. If the PHY port is programmed with 1000BASE-X parallel detect-enabled (MAC-side register 16E3 bit 13, or media-side register 23E3 bit 13), then a forced-mode link partner sending traffic with an inter-packet gap less than 250 ms will not allow the local device's PCS to transition from a link-down to link-up state.

## 6.20 Anomalous PCS Error Indications in Energy Efficient Ethernet Mode

When a port is processing traffic with Energy Efficient Ethernet enabled on the link, certain PCS errors (such as false carriers, spurious start-of-stream detection, and idle errors) and EEE wake errors may occur. There is no effect on traffic bit error rate for cable lengths up to 75 meters, and minor packet loss may occur on links longer than 75 meters. Regardless of cable length, some error indications should not be used while EEE is enabled. These error indications include false carrier interrupts (Interrupt Status register 26 bit 3), receive error interrupts (Interrupt Status register 26 bit 0), and EEE wake error interrupts.

Contact Microchip for a script that needs to be applied during system initialization if EEE will be enabled.

## 6.21 Long Link-Up Times while in Forced 100BASE-TX Mode of Operation

While in forced 100BASE-TX operation and attempting to link up, the device may experience abnormally long link-up times.

This issue can only occur if the Unified API is not used with the device. In those circumstances, the workaround for this issue is to clear all speed advertisements in the autonegotiation advertisement registers (register 4, bits 9:5 and register 9, bits 9:8), then toggle the auto-negotiation enable bit of the mode control register (register 0, bit 12) for a port upon detecting its link is down. Any advertisements temporarily cleared can then be restored once register 0, bit 12 is cleared. Contact Microchip for the latest code sequence included in the Unified API.

#### 6.22 Timestamp errors due to IEEE 1588 Reference Clock interruption

Interruption of the IEEE 1588 reference clock after release of device hardware reset will corrupt the local time counter (LTC) value. After clock interruption, an LTC reload is required using the Unified API.

#### 6.23 1588 bypass shall be enabled during engine reconfiguration

When the 1588 datapath is enabled, the 1588 bypass feature shall be enabled before reprogramming 1588 configuration registers. It is recommended to disable 1588 bypass before live traffic begins flowing through the re-provisioned port.

#### 6.24 Missing clock pulses on serial timestamp output interface

The serial timestamp output interface may not generate the final 1588\_SPI\_CLK cycle for certain timestamp push-out transactions. This issue can be worked around by programming the SI\_CLK\_LO\_CYCS to value 0x1.

Use the latest PHY API for a workaround to this issue.

## 7.0 ORDERING INFORMATION

The VSC8574 device is offered with two operating temperature ranges. The range for VSC8574 is 0 °C ambient to 125 °C junction, and the range for VSC8574-05 is -40 °C ambient to 125 °C junction.

VSC8574XKS-02 and VSC8574XKS-05 are packaged in a lead(Pb)-free, 256-pin, plastic ball grid array (BGA) with a 17 mm × 17 mm body size, 1 mm pin pitch, and 1.8 mm maximum height.

Lead(Pb)-free products from Microchip comply with the temperatures and profiles defined in the joint IPC and JEDEC standard IPC/JEDEC J-STD-020. For more information, see the IPC and JEDEC standard.

The following table lists the ordering information for the VSC8574 device.

TABLE 7-1: ORDERING INFORMATION

Part Order Number	Description
VSC8574XKS-02	Lead-free, 256-pin, plastic BGA with a 17 mm × 17 mm body size, 1 mm pin pitch, and 1.8 mm maximum height. The operating temperature is 0 °C ambient to 125 °C junction 1.
VSC8574XKS-05	Lead-free, 256-pin, plastic BGA with a 17 mm × 17 mm body size, 1 mm pin pitch, and 1.8 mm maximum height. The operating temperature is –40 °C ambient to 125 °C junction 1.

1. For carrier class applications, the maximum operating temperature is 110 °C junction.

## APPENDIX A: REVISION HISTORY

This section describes the changes that were implemented in this document. The changes are listed by revision, starting with the most current publication.

#### A.1 Revision A - 02/2023

Revision A is published in February 2023. The following is a summary of changes made in this revision.

· Migrated the datasheet from Microsemi format to the Microchip's template.

#### A.2 Revision 4.2

Revision 4.2 was published in April 2019. The following is a summary of the changes in revision 4.2 of this document.

- The Block Diagram figure was updated. For more information, see Figure 4.
- The IEEE 1588 Architecture figure was updated by removing reference to the pps functionality. For more information, see Figure 1-22.
- The IEEE 1588 Device Synchronization section was updated by removing reference to the pps functionality. For more information, see Section 1.10.17, IEEE 1588 Device Synchronization.
- The Timestamp Update section was updated by removing reference to the pps functionality. For more information, see Section 1.10.18, Timestamp Update.
- The Timestamp Update section was updated by removing reference to the pps functionality. For more information, see Section 1.10.18, Timestamp Update.
- The Local Time Counter section was updated by removing reference to the PPS0 functionality and the Local Time Counter Load/Save Timing figure. For more information, see Section 1.10.23, Local Time Counter.
- The 1588 PPS 0/1 Mux Control section was deleted.
- The Register Bits for GPIO Control and Status table was updated by removing reference to the pps functionality. For more information, see Table 1-32.
- The GPIO Control 2, Address 14G (0x0E) table was updated by removing reference to the pps functionality. For more information, see Table 2-65.
- The GPIO Input, Address 15G (0x0F) table was updated by removing reference to the pps functionality. For more information, see Table 2-66.
- The GPIO Output, Address 16G (0x10) table was updated by removing reference to the pps functionality. For more information, see Table 2-67.
- The GPIO Input/Output Configuration, Address 17G (0x11) table was updated by removing reference to the pps functionality. For more information, see Table 2-68.
- The Register Groups in IP\_1588 table was updated by removing reference to the pps functionality. For more information, see Table 122.
- The Registers in IP\_1588\_LTC table was updated by removing reference to the pps functionality. For more information, see Table 127.
- The Fields in LTC\_CTRL table was updated by removing reference to the pps functionality. For more information, see Table 128.
- The IP\_1588:IP\_1588\_LTC:LTC\_1PPS\_WIDTH\_ADJwas removed.
- The IP\_1588:MISC\_CFG section was removed.
- The diagrams have been updated by removing references to the pps functionality. For more information, see Figure 4-1 and Figure 4-2.
- The 1588 Support Pins table was updated by removing references to the pps functionality. For more information, see Table 4-4.
- The GPIO and 1588 Support Pins table was updated by removing references to the pps functionality. For more information, see Table 4-5.
- The GPIO and SIGDET Pins table was updated by removing references to the pps functionality. For more information, see Table 4-4.
- The 10BASE-T link recovery failures section was updated. For more information, see Section 6.5, 10BASE-T Link Recovery Failures.

#### A.3 Revision 4.1

Revision 4.1 was published in May 2018. The following is a summary of the changes in revision 4.1 of this document.

- · Configuration procedure steps were clarified. For more information, see Section 1.19, Configuration.
- The description of bit 10 was updated for register 0. For more information, see Table 2-3.
- Serial timestamp interface characteristics were updated. For more information, see Table 3-30.
- Design considerations were updated. For more information, see Section 6.0, Design Considerations.

#### A.4 Revision 4.0

Revision 4.0 was published in November 2017. The following is a summary of the changes in revision 4.0 of this document

- A note was added about enhanced serial LED mode using the V<sub>DD</sub> LED drive state.
- · Details about LED pulsing were updated.
- · Information on enabling the serial clock was added.
- · Register bits were designated as "sticky" where appropriate.
- A footnote was added about the fast link failure interrupt mask.
- The default for the ring resiliency status bits 4:4 was updated from 00 to 11.
- The default value for the MAC SerDes clause 37 advertised ability register was updated from 0x0000 to 0x01E0.
- · Footnotes regarding required register clears were added to the SIGDET/GPIO control register.
- All GPIO input register bits marked as read-only and defaults updated.
- · Global interrupt status register defaults were added.
- · Register 30G changed from reserved to extended revision ID register.
- Footnotes were added for INGR BYPASS ON and EGR BYPASS ON 1588 register bits.
- · Current consumption values were updated.
- · Some parameter names and conditions for recovered clock AC characteristics were updated.
- Product SKUs in the package section were corrected to match the ordering information.
- · Design considerations were removed and new ones added to correctly reflect device functionality.

#### A.5 Revision 2.0

Revision 2.0 of this datasheet was published in September 2017. This was the first publication of the document.

#### THE MICROCHIP WEBSITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at <a href="www.microchip.com">www.microchip.com</a>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the mail at: www.microchip.com/support

#### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">https://www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023 Microchip Technology Inc. and its subsidiaries, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-1941-3

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com
Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423

Fax: 972-818-2924 Detroit

Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Fax: 317-773-5453 Tel: 317-536-2380 Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 **Korea - Seoul** Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-72400

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820