

## Low Voltage 24-Bit I<sup>2</sup>C-bus I/O Expander

#### **Features**

- I2C to 24-bit I/O ports expander
- 1MHz Fast-mode Plus I2C bus
- Operating voltage range of 1.65V to 5.5V for both I<sup>2</sup>C bus and I/O ports
- Four adjustable I2C slave addresses via ADDR
- I<sup>2</sup>C multiple-register group programming with global loop or local loop
- Active low reset input (RESET)
- Active low open-drain interrupt output (INT)
- Internal power-on reset and I<sup>2</sup>C software reset
- · Noise filter on SCL/SDA inputs
- Input/Output port configurable
- Input with polarity/latch/pull-up/pull-down/ interrupt functions
- Allowing port input voltage above supply
- Interrupt with trigger/mask/clear/status features
- Programmable input debounce enable/time
- Output with bank/pin selectable push-pull or open-drain
- Bit-wise programmable output drive strength
- Low standby current of 4µA typical at 3.3V
- · Maximum 25mA driving capability for each port

## **Applications**

- · Smartphone, Tablet and Wearables
- · Laptop and Desktop

### **Brief Description**

KTS1620 is a 24-bit general-purpose I/O expander via the I<sup>2</sup>C bus for microcontrollers when additional I/Os are needed while keeping interconnections to the minimum.


KTS1620 has separate power rails (VDD\_I2C and VDD\_P) for I<sup>2</sup>C bus and I/O ports, both ranging from 1.65V to 5.5V, allowing mixed power system where I<sup>2</sup>C bus power is not compatible with I/O port power.

KTS1620 meets the I<sup>2</sup>C Fast-mode Plus spec up to 1MHz. External reset input, internal power-on reset and I<sup>2</sup>C software reset provide flexible ways to reset the IC. Four adjustable I<sup>2</sup>C slave addresses allow multiple KTS1620s in one I<sup>2</sup>C bus system.

KTS1620 provides multiple ways to program the 24-bit I/O ports. When the port works as input, it can program the polarity, latch, pull-up, pull-down and interrupt functions. The interrupt function includes the level/edge trigger, mask, clear, status features. For system with noisy input, KTS1620 also provides debounce function with programmable debounce time. When the port works as output, it can program output stage with bank/pin selectable push-pull or open-drain options, it can also program four drive strengths of the output stage to optimize the rise/fall times.

KTS1620 is available in a RoHS compliant 36-ball 2.6mm x 2.6mm FO-WLP66 and a 32-lead 5mm x 5mm x 0.75mm Thin-QFN package.

## **Typical Application**






## **Pin Descriptions**


Pin	#	B: N	<b>-</b>
FO-WLP66-36	TQFN5x5-32	Pin Name	Function
A1	25	VDD_I2C	Power supply pin of the I <sup>2</sup> C bus
A2	26	SDA	Bi-directional data pin of the I <sup>2</sup> C interface
A3	27	SCL	Clock input pin of the I <sup>2</sup> C interface
A4	28	VDD_P	Power supply pin of the I/O ports
A5	31	ADDR	Input pin to program I <sup>2</sup> C slave address
A6	32	VSS	Ground pin
B4	29	RESET	Input pin for active-low reset
C4	30	ĪNT	Interrupt open-drain output pin
B1	24	P0_0	Port 0's bit-0 I/O pin
D4	11	P0_1	Port 0's bit-1 I/O pin
C1	23	P0_2	Port 0's bit-2 I/O pin
D2	20	P0_3	Port 0's bit-3 I/O pin
D1	21	P0_4	Port 0's bit-4 I/O pin
E1	19	P0_5	Port 0's bit-5 I/O pin
D3	15	P0_6	Port 0's bit-6 I/O pin
F1	18	P0_7	Port 0's bit-7 I/O pin
E2	17	P1_0	Port 1's bit-0 I/O pin
F2	16	P1_1	Port 1's bit-1 I/O pin
E3	14	P1_2	Port 1's bit-2 I/O pin
F3	13	P1_3	Port 1's bit-3 I/O pin
F4	12	P1_4	Port 1's bit-4 I/O pin
E4	10	P1_5	Port 1's bit-5 I/O pin
F5	9	P1_6	Port 1's bit-6 I/O pin
E5	8	P1_7	Port 1's bit-7 I/O pin
F6	7	P2_0	Port 2's bit-0 I/O pin
E6	6	P2_1	Port 2's bit-1 I/O pin
D5	22	P2_2	Port 2's bit-2 I/O pin
D6	5	P2_3	Port 2's bit-3 I/O pin
C5	2	P2_4	Port 2's bit-4 I/O pin
C6	3	P2_5	Port 2's bit-5 I/O pin
B5	4	P2_6	Port 2's bit-6 I/O pin
B6	1	P2_7	Port 2's bit-7 I/O pin
B2, B3, C2, C3		NC	No connection
	MC		Metal chassis. Connect to ground for electrical and thermal usage. MC is internally connected to VSS pin.



#### FO-WLP66-36

Top View






36-Bump 2.6mm x 2.6mm x 0.9mm FO-WLP66-36 Package


#### **Top Mark**

XX = Device Code, NG = Manufacturing Code YWW = Date Code, JJ = Lot Code AABB = Serial Number

#### **TQFN55-32**

Top View





32-Lead 5mm x 5mm x 0.75mm TQFN55-32 Package

#### **Top Mark**

KT Logo



## Absolute Maximum Ratings<sup>1</sup>

(T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Description	MIN	MAX	Unit
VDD_I2C	I <sup>2</sup> C bus power supply voltage	-0.5	6.5	V
VDD_P	Port power supply voltage	-0.5	6.5	V
Px_x	I/O port voltages	-0.5	6.5	V
SCL, SDA, RESET, ADDR	Control voltages	-0.5	6.5	V
ĪNT	Output voltage	-0.5	6.5	V
I <sub>IK</sub>	Input clamp current at SCL/RESET/ADDR		±20	mA
Іок	Output clamp current at INT		±20	mA
liok	Input/output clamp current at all I/O ports and SDA		±20	mA
I <sub>OL1</sub>	Output low current at all I/O ports		50	mA
I <sub>OL2</sub>	Output low current at INT/SDA		25	mA
Іон	Output high current at all I/O ports		25	mA
I <sub>DD1</sub>	Continue current through VSS		200	mA
I <sub>DD2</sub>	Continue current through VDD_P		160	mA
I <sub>DD3</sub>	Continue current through VDD_I2C		10	mA
TJ	Junction Operating Temperature Range	-40	125	°C
Ts	Storage Temperature Range	-65	150	°C
T <sub>LEAD</sub>	Maximum Soldering Temperature (at leads, 10 sec)		300	°C
ESD	HBM Electrical Static Discharge		2.0	kV

## **Recommended Operating Conditions**

Symbol	Description	Min	Max	Unit
VDD_I2C	I <sup>2</sup> C bus power supply voltage	1.65	5.5	V
VDD_P	Port power supply voltage	1.65	5.5	V
$V_{\text{IH1}}$	High-level input voltage at SCL/SDA	0.7 x VDD_I2C	VDD_I2C	V
V <sub>IH2</sub>	High-level input voltage at RESET/ADDR	0.7 x VDD_I2C	5.5	V
V <sub>IH3</sub>	High-level input voltage at all I/O ports	0.7 x VDD_P	5.5	V
V <sub>IL1</sub>	Low-level input voltage at SCL/SDA/RESET/ADDR	-0.3	0.3 x VDD_I2C	V
V <sub>IL2</sub>	Low-level input voltage at all I/O ports	-0.3	0.3 x VDD_P	V
Іон	High-level output current at all I/O ports		10	mA
lol	Low-level output current at all I/O ports		25	mA
TA	Operating ambient temperature	-40	85	°C

November 2020 - Revision 04c Page 4 Kinetic Technologies

Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.



## Thermal Capabilities<sup>2</sup>

Symbol	Description	Value	Unit				
	FO-WLP66-36						
$\theta_{JA}$	θ <sub>JA</sub> Thermal Resistance – Junction to Ambient 65.4 °C/W						
P <sub>D</sub>	Maximum Power Dissipation at T <sub>A</sub> ≤ 25°C	1530	mW				
$\Delta P_D/\Delta T$	Derating Factor Above T <sub>A</sub> = 25°C	-15.3	mW/°C				
	TQFN55-32	·					
$\theta_{JA}$	Thermal Resistance – Junction to Ambient	36	°C/W				
P <sub>D</sub>	Maximum Power Dissipation at T <sub>A</sub> ≤ 25°C	2778	mW				
$\Delta P_D/\Delta T$	Derating Factor Above T <sub>A</sub> = 25°C	-27.78	mW/°C				

## **Ordering Information**

Part Number	Marking <sup>3</sup>	Operating Temperature	Package	
KTS1620EWA-TR	MMNGYWWJJAABB	-40°C to +85°C	FO-WLP66-36	
KTS1620ERG-TR	MMYYZYYWWXXX	-40°C to +85°C	TQFN55-32	

November 2020 - Revision 04c Page 5 Kinetic Technologies

<sup>2.</sup> Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to an EV board.

<sup>3. &</sup>quot;MMNGYWWJJAABB" / "MMYYZYYWWXXX" are the device code, manufacturing code, date code, lot code, serial number / the device ID code, date and assembly code, serial number.



## **Electrical Characteristics**<sup>4</sup>

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation temperature range of -40°C to +85°C, while Typ values are specified at room temperature (25°C).  $VDD_P = 3.6V$  and  $VDD_I2C = 1.8V$ .

Symbol	Description	Conditions	Min	Тур	Max	Unit
Vıĸ	Input Diode Clamp Voltage	I <sub>I</sub> = -18mA	-1.2			V
V <sub>POR</sub>	Power On Reset Voltage on VDD_P			1.28	1.5	V
		VDD_P = 1.65V	1.1		0.5 0.3 0.25 0.2 1 2.8 1 7 13 4 8.5 6 6 8 29 0 17 6 12 6 55 0 30	V
Vон	Port High Level Output Voltage at 10mA and Full	VDD_P = 2.3V	1.7			V
VOH	Drive Strength	VDD_P = 3V	2.5			V
		VDD_P = 4.5V	4.0			V
		VDD_P = 1.65V			0.5	V
\ /	Vol. Voltage at 10mA and Full Drive Strength	VDD_P = 2.3V			0.3	V
VOL		VDD_P = 3V			0.25	V
		VDD_P = 4.5V			0.2	V
1	Low Lovel Output Current	SDA: V <sub>OL</sub> = 0.4V, VDD_I2C = 1.65V to 5.5V	15			mA
l <sub>OL</sub>	Low Level Output Current	INT: VoL = 0.4V, VDD_P = 1.65V to 5.5V	3			mA
lı	Input Current	ADDR/SCL/SDA/RESET: V <sub>I</sub> = VDD_I2C or VSS	-1		1	μΑ
I <sub>IH</sub>	Port High Level Input Current	Port: V <sub>I</sub> = VDD_P = 1.65V to 5.5V	-1		2.8	μA
I <sub>IL</sub>	Port Low Level Input Current	Port: VI = VSS, VDD_P = 1.65V to 5.5V	-1		1	μA
		VDD_P = 3.6V to 5.5V, Port = VDD_P, fscl = 0kHz		7	0.3 0.25 0.2  1 2.8 1 7 13 4 8.5 2.6 6 18 29 10 17 6 12 36 55 20 30 12 20 1.4 2.1 5	μΑ
		VDD_P = 2.3V to 3.6V, Port = VDD_P, f <sub>SCL</sub> = 0kHz		4	8.5	μΑ
		VDD_P = 1.65V to 2.3V, Port = VDD_P, f <sub>SCL</sub> = 0kHz	-1	6	μΑ	
	Supply Current through	VDD_P = 3.6V to 5.5V, Port = VDD_P, fscl = 400kHz		18	29	μΑ
	VDD_P and VDD_I2C	VDD_P = 2.3V to 3.6V, Port = VDD_P, fscl = 400kHz		10	17	μΑ
I <sub>DD</sub>	SDA = RESET = VDD_I2C, ADDR = VDD_I2C or VSS,	VDD_P = 1.65V to 2.3V, Port = VDD_P, fscl = 400kHz		6	12	μΑ
	SCL with Input Clock	VDD_P = 3.6V to 5.5V, Port = VDD_P, f <sub>SCL</sub> = 1MHz		36	55	μΑ
		VDD_P = 2.3V to 3.6V, Port = VDD_P, f <sub>SCL</sub> = 1MHz		20	30	μΑ
		VDD_P = 1.65V to 2.3V, Port = VDD_P, f <sub>SCL</sub> = 1MHz		12	20	μΑ
		Pull-ups Enabled, Port = VSS, f <sub>SCL</sub> = 0kHz, VDD_P = 1.65V to 5.5V		1.4	.28	mA
$\Delta I_{ extsf{DD}}$	Additional Quiescent	ADDR/SCL/SDA/RESET: One Input at VDD_I2C - 0.6V, Other Inputs at VDD_I2C or VSS			5	μA
טוטט	Current	Port: One Input at VDD_P-0.6V, Other Inputs at VDD_P or VSS			25	μΑ
R <sub>PU</sub>	Internal Pull-down Resistance		50	100	150	ΚΩ
$R_{PD}$	Internal Pull-up Resistance		50	100	150	ΚΩ

<sup>4.</sup> Device is guaranteed to meet performance specifications over the  $-40^{\circ}$ C to  $+85^{\circ}$ C operating temperature range by design, characterization and correlation with statistical process controls.

November 2020 - Revision 04c Page 6 Kinetic Technologies



Symbol	Description	Conditions	Min	Тур	Max	Unit
I <sup>2</sup> C-Com	patible Timing Specifications	s (SCL, SDA), see Figure 1				
t <sub>1</sub>	SCL Clock Period		1			μs
t <sub>2</sub>	Data in setup time to SCL high		50			ns
t <sub>3</sub>	Data out stable after SCL low		0			ns
t <sub>4</sub>	SDA low setup time to SCL low (Start)		0.26			μs
<b>t</b> 5	SDA high hold time after SCL high (Stop)		0.26			μs
Read/Wr	ite/Interrupt Timing Specific	ations (SCL, SDA, ĪNT, Port), See Figure 2 to 4				
t <sub>v(INT)</sub>	Time delay from Port to INT)	From Port to INT <sup>5</sup>			1	μs
t <sub>rst(INT)</sub>	Time delay from SCL to INT recover	From SCL to INT <sup>5</sup>			1	μs
t <sub>v(Q)</sub>	Data output valid time	From SCL to Port <sup>5</sup>			400	ns
t <sub>su(D)</sub>	Data input setup time	From Port to SCL <sup>5</sup>	0			ns
t <sub>h(D)</sub>	Data input hold time	From Port to SCL <sup>5</sup>	300			ns




Figure 1. I<sup>2</sup>C Compatible Interface Timing

<sup>5.</sup> Guaranteed by characterization and design.






Figure 2. Port Read Timing 1





Figure 3. Port Read Timing 2




**Figure 4. Port Write Timing** 




VDD\_P = 3.6V and VDD\_I2C = 1.8V,  $C_{VDD_P} = 0.1 \mu F$ ,  $C_{VDD_I2C} = 0.1 \mu F$ .  $T_A = 25 ^{\circ}C$  unless otherwise specified.


#### Supply Current vs. Temperature (f<sub>SCL</sub> = 0kHz)




#### Supply Current vs. Temperature (f<sub>SCL</sub> = 1MHz)




#### I/O High Voltage vs Temperature




#### Supply Current vs. Temperature (fscl = 400kHz)



#### Supply Current vs. Supply Voltage




#### I/O Low Voltage vs Temperature







 $VDD\_P = 3.6V \text{ and } VDD\_I2C = 1.8V, \ C_{VDD\_P} = 0.1 \mu F, \ C_{VDD\_I2C} = 0.1 \mu F. \ T_A = 25 ^{\circ}C \text{ unless otherwise specified.}$ 

#### I/O Sink Current vs LOW-level Output Voltage (1.65V)







#### I/O Sink Current vs LOW-level Output Voltage (5V)




#### I/O Sink Current vs LOW-level Output Voltage (1.8V)



I/O Sink Current vs LOW-level Output Voltage (3.3V)




#### I/O Sink Current vs LOW-level Output Voltage (5.5V)







VDD\_P = 3.6V and VDD\_I2C = 1.8V,  $C_{VDD_P} = 0.1 \mu F$ ,  $C_{VDD_I2C} = 0.1 \mu F$ .  $T_A = 25 ^{\circ}C$  unless otherwise specified.


#### I/O Source Current vs HIGH-level Output Voltage (1.65V) I/O Source Current vs HIGH-level Output Voltage (1.8V)






#### I/O Source Current vs HIGH-level Output Voltage (2.5V) I/O Source Current vs HIGH-level Output Voltage (3.3V)






#### I/O Source Current vs HIGH-level Output Voltage (5V)




#### I/O Source Current vs HIGH-level Output Voltage (5.5V)






 $VDD\_P = 3.6V \text{ and } VDD\_I2C = 1.8V, \ C_{VDD\_P} = 0.1 \mu F, \ C_{VDD\_I2C} = 0.1 \mu F. \ T_A = 25 ^{\circ}C \text{ unless otherwise specified.}$ 

# Supply Current vs. Number of I/O Held LOW (Pull-up Resistors Enabled)





### **Block Diagram**



## **Functional Description**

KTS1620 is a 24-bit general-purpose I/O expander via the I<sup>2</sup>C bus, it has two input power rails. VDD\_I2C provides the power for the I<sup>2</sup>C bus pins (SCL/SDA), VDD\_P provides the power for all the IO ports and other internal circuits.

#### **Power-on Reset**

When the supply voltage at VDD\_P pin is below power-on reset threshold, the IC is kept in power-on reset condition, all the I<sup>2</sup>C registers are cleared to their default setting and the interrupt output  $\overline{\text{INT}}$  is also reset. This happens when the IC is powered on or through the power-reset cycle.

#### **External Reset (RESET)**

The active-low input pin  $\overline{RESET}$  can also be used to reset the IC, all the I<sup>2</sup>C registers are cleared to their default setting and the interrupt output  $\overline{INT}$  is also reset. An external pull-up resistor between  $\overline{RESET}$  and VDD\_I2C is suggested to enable the IC. If  $\overline{RESET}$  pin is left floating, an internal pull-up resistor also enables the IC.

#### I<sup>2</sup>C Serial Data Bus

KTS1620 supports Fast-mode Plus I<sup>2</sup>C bus protocol, with speed up to 1MHz.

A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the bus is called a master, whereas the devices controlled by the master are known as slaves. A master device must generate the serial clock (SCL), control bus access and generate START and STOP conditions to control the bus. KTS1620 operates as a slave on the I<sup>2</sup>C bus. Within the bus specifications a standard mode (100kHz maximum clock rate), a fast mode (400kHz maximum clock rate) and a fast-mode plus (1MHz maximum clock rate) are defined. KTS1620 works in all modes. Connections to the bus are made through the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined in Figure 5:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high are interpreted as control signals.



Accordingly, the following bus conditions have been defined:




Figure 5. Data Transfer on I<sup>2</sup>C Serial Bus

#### **Bus Not Busy**

Both data and clock lines remain HIGH.

#### Start Data Transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

#### Stop Data Transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

#### Data Valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

#### Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Setup and hold times must also be taken into account.

There are two kinds of I<sup>2</sup>C data transfer cycles: write cycle and read cycle.

#### I<sup>2</sup>C Write Cycle

For I<sup>2</sup>C write cycle, data is transferred from a master to a slave. The first byte transmitted is the 7-bit slave address plus one bit of '0' for write. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first. Figure 6 shows the sequence of the I<sup>2</sup>C write cycle.






Figure 6. I<sup>2</sup>C Write Cycle

#### I<sup>2</sup>C Write Cycle Steps:

- · Master generates start condition.
- Master sends 7-bit slave address and 1-bit data direction '0' for write.
- · Slave sends acknowledge if the slave address is matched.
- Master sends 8-bit register address.
- · Slave sends acknowledge.
- · Master sends 8-bit data for that addressed register.
- Slave sends acknowledge.
- If master sends more data bytes, the register address will be incremented by one after each acknowledge.
- Master generate stop condition to finish the write cycle.

#### I<sup>2</sup>C Read Cycle

For I<sup>2</sup>C read cycle, data is transferred from a slave to a master. But to start the read cycle, master needs to write the register address first to define which register data to read. Figure 7 shows the steps of the I<sup>2</sup>C read cycle.




Figure 7. I<sup>2</sup>C Read Cycle

#### I<sup>2</sup>C Read Cycle Steps:

- Master generates start condition.
- Master sends 7-bit slave address and 1-bit data direction '0' for write.
- Slave sends acknowledge if the slave address is matched.
- · Master sends 8-bit register address.
- Slave sends acknowledge.
- Master generates repeated start condition.
- Master sends 7-bit slave address and 1-bit data direction '1' for read.
- Slave sends acknowledge if the slave address is matched.
- Slave sends the data byte of that addressed register.
- If master sends acknowledge, the register address will be incremented by one after each acknowledge and the slave will continue to send the data for the updated addressed register.
- If master sends no acknowledge, the slave will stop sending the data.
- Master generate stop condition to finish the read cycle.



#### I<sup>2</sup>C Device Address

KTS1620 has four programmable I<sup>2</sup>C device addresses, controlled by ADDR pin's connection, this allows up to four KTS1620 ICs to share the same I<sup>2</sup>C bus. Table 1 shows the four 7-bit I<sup>2</sup>C device addresses depending on ADDR's connection to SCL, SDA, VSS or VDD\_I2C. The first 5 bits are fixed as '01000', the last 2 bits are programmable. The device address is detected during the power-on reset, and it can't be changed after that.

Table 1. I<sup>2</sup>C Device Address Map

ADDR	7-Bit I <sup>2</sup> C Device Address										
ADDK	A6	A5	A4	А3	A2	A1	A0				
SCL	0	1	0	0	0	0	0				
SDA	0	1	0	0	0	0	1				
VSS	0	1	0	0	0	1	0				
VDD_I2C	0	1	0	0	0	1	1				

#### I<sup>2</sup>C Software Reset

The I<sup>2</sup>C software reset provides another way to reset the IC without triggering VDD\_P power-on reset or using external reset pin RESET. The following procedure defines the I<sup>2</sup>C software reset steps:

- · Master generates start condition.
- Master sends 7-bit reserved device address '0000000' and 1-bit data direction '0' for write.
- Slave only sends acknowledge after seeing both the device address and write bit above. Otherwise, no acknowledge is generated.
- · Master sends 8-bit data '06h'.
- Slave sends acknowledge after seeing the 8-bit data '06h'. If the data is not '06h', slave doesn't acknowledge.
   If master continues to send more than 1-byte data, slave doesn't acknowledge any more.
- Master generates stop condition to finish the write cycle. After that, slave resets all I<sup>2</sup>C registers to their default setting and resets the interrupt output INT. If master sends a repeated start instead, slave doesn't reset.

Figure 8 shows the steps of I<sup>2</sup>C software reset.




Figure 8. I<sup>2</sup>C Software Reset

#### **Multiple-register Group Programming**

For the 8-bit I<sup>2</sup>C register address, KTS1620 uses the lowest 7 bits as register address, and uses the highest one bit to define how the multiple-register group is programmed (global loop or local loop).

When the highest one bit is '1', the lowest 7-bit register address is automatically incremented globally for multiple-register I<sup>2</sup>C read or write until I<sup>2</sup>C stop comes. All the reserved registers are skipped during the incrementation. After the last register (address = 76h) is read or write, the address will move back to the first register (address = 00h). This allows user to program multiple I<sup>2</sup>C registers sequentially within one I<sup>2</sup>C command, this is defined as global loop programming.

When the highest one bit is '0', the lowest 7-bit register address is only incremented within the same register group for multiple-register I<sup>2</sup>C read or write until I<sup>2</sup>C stop comes. After the last register of that group is read or



write, the address will move back to the first register of that group. Most of the register group includes 3 registers. There are two special 6-register groups with the address of 40h~45h and 60h~65h, and one special 1-register group with the address of 5Ch. This allows user to program multiple I<sup>2</sup>C registers in the same register group sequentially within one I<sup>2</sup>C command, this is defined as local loop programming.

If only one register needs to be read or write, the highest one bit can be '0' or '1'. There is no acknowledge when reading or writing the reserved registers.

#### I<sup>2</sup>C Register Map

Table 2 summarizes the 52  $I^2C$  registers. They can be reset to default values by power-on reset, toggling  $\overline{RESET}$  pin or  $I^2C$  software reset.

Table 2. I<sup>2</sup>C Register Map

7.	-bit R	egist	er Ad	ldres	s (Biı	າ)	7-bit Register	B a silatan	D 104/-'-	Defeeds
B6	B5	B4	В3	B2	<b>B</b> 1	B0	Address (Hex)	Register	Read/Write	Default
0	0	0	0	0	0	0	00h	Input port 0	read only	XXXXXXX
0	0	0	0	0	0	1	01h	Input port 1	read only	XXXXXXXX
0	0	0	0	0	1	0	02h	Input port 2	read only	XXXXXXXX
0	0	0	0	0	1	1	03h	reserved	reserved	reserved
0	0	0	0	1	0	0	04h	Output port 0	read/write	11111111
0	0	0	0	1	0	1	05h	Output port 1	read/write	11111111
0	0	0	0	1	1	0	06h	Output port 2	read/write	11111111
0	0	0	0	1	1	1	07h	reserved	reserved	reserved
0	0	0	1	0	0	0	08h	Polarity inversion port 0	read/write	00000000
0	0	0	1	0	0	1	09h	Polarity inversion port 1	read/write	00000000
0	0	0	1	0	1	0	0Ah	Polarity inversion port 2	read/write	00000000
0	0	0	1	0	1	1	0Bh	reserved	reserved	reserved
0	0	0	1	1	0	0	0Ch	Configuration port 0	read/write	11111111
0	0	0	1	1	0	1	0Dh	Configuration port 1	read/write	11111111
0	0	0	1	1	1	0	0Eh	Configuration port 2	read/write	11111111
-	-	-	-	-	-	-	0Fh to 3Fh	reserved	reserved	reserved
1	0	0	0	0	0	0	40h	Output drive strength port 0A	read/write	11111111
1	0	0	0	0	0	1	41h	Output drive strength port 0B	read/write	11111111
1	0	0	0	0	1	0	42h	Output drive strength port 1A	read/write	11111111
1	0	0	0	0	1	1	43h	Output drive strength port 1B	read/write	11111111
1	0	0	0	1	0	0	44h	Output drive strength port 2A	read/write	11111111
1	0	0	0	1	0	1	45h	Output drive strength port 2B	read/write	11111111
1	0	0	0	1	1	0	46h	reserved	reserved	reserved
1	0	0	0	1	1	1	47h	reserved	reserved	reserved
1	0	0	1	0	0	0	48h	Input latch port 0	read/write	00000000
1	0	0	1	0	0	1	49h	Input latch port 1	read/write	00000000
1	0	0	1	0	1	0	4Ah	Input latch port 2	read/write	00000000
1	0	0	1	0	1	1	4Bh	reserved	reserved	reserved
1	0	0	1	1	0	0	4Ch	Pull-up/pull-down enable port 0	read/write	00000000
1	0	0	1	1	0	1	4Dh	Pull-up/pull-down enable port 1	read/write	00000000
1	0	0	1	1	1	0	4Eh	Pull-up/pull-down enable port 2	read/write	00000000
1	0	0	1	1	1	1	4Fh	reserved	reserved	reserved
1	0	1	0	0	0	0	50h	Pull-up/pull-down selection port 0	read/write	11111111
1	0	1	0	0	0	1	51h	Pull-up/pull-down selection read/write		11111111
1	0	1	0	0	1	0	52h	Pull-up/pull-down selection port 2 read/write		11111111
1	0	1	0	0	1	1	53h	reserved reserved		reserved
1	0	1	0	1	0	0	54h	Interrupt mask port 0	read/write	11111111
1	0	1	0	1	0	1	55h	Interrupt mask port 1	read/write	11111111
1	0	1	0	1	1	0	56h	Interrupt mask port 2	read/write	11111111
1	0	1	0	1	1	1	57h	reserved	reserved	reserved
1	0	1	1	0	0	0	58h	Interrupt status port 0	read only	00000000



7-	bit R	egist	er Ad	Idres	s (Bi	ո)	7-bit Register	Dowiston	D a a -1/04/	Default
B6	B5	B4	В3	B2	B1	B0	Address (Hex)	Register	Read/Write	Default
1	0	1	1	0	0	1	59h	Interrupt status port 1	read only	00000000
1	0	1	1	0	1	0	5Ah	Interrupt status port 2	read only	00000000
1	0	1	1	0	1	1	5Bh	reserved	reserved	reserved
1	0	1	1	1	0	0	5Ch	Output port configuration	read/write	00000000
1	0	1	1	1	0	1	5Dh	reserved	reserved	reserved
1	0	1	1	1	1	0	5Eh	reserved	reserved	reserved
1	0	1	1	1	1	1	5Fh	reserved	reserved	reserved
1	1	0	0	0	0	0	60h	Interrupt edge port 0A	read/write	00000000
1	1	0	0	0	0	1	61h	Interrupt edge port 0B	read/write	00000000
1	1	0	0	0	1	0	62h	Interrupt edge port 1A	read/write	00000000
1	1	0	0	0	1	1	63h	Interrupt edge port 1B	read/write	00000000
1	1	0	0	1	0	0	64h	Interrupt edge port 2A	read/write	00000000
1	1	0	0	1	0	1	65h	Interrupt edge port 2B	read/write	00000000
1	1	0	0	1	1	0	66h	reserved reserved		reserved
1	1	0	0	1	1	1	67h	reserved reserved		reserved
1	1	0	1	0	0	0	68h	Interrupt clear port 0	write only	00000000
1	1	0	1	0	0	1	69h	Interrupt clear port 1	write only	00000000
1	1	0	1	0	1	0	6Ah	Interrupt clear port 2	write only	00000000
1	1	0	1	0	1	1	6Bh	reserved	reserved	reserved
1	1	0	1	1	0	0	6Ch	Input status port 0	read only	XXXXXXXX
1	1	0	1	1	0	1	6Dh	Input status port 1	read only	XXXXXXXX
1	1	0	1	1	1	0	6Eh	Input status port 2	read only	XXXXXXXX
1	1	0	1	1	1	1	6Fh	reserved	reserved	reserved
1	1	1	0	0	0	0	70h	Individual pin output port 0 configuration	read/write	00000000
1	1	1	0	0	0	1	71h	Individual pin output port 1 configuration	read/write	00000000
1	1	1	0	0	1	0	72h	Individual pin output port 2 configuration	read/write	00000000
1	1	1	0	0	1	1	73h	reserved reserved		reserved
1	1	1	0	1	0	0	74h	Switch debounce enable port 0	read/write	00000000
1	1	1	0	1	0	1	75h	Switch debounce enable port 1	read/write	00000000
1	1	1	0	1	1	0	76h	Switch debounce count	read/write	00000000
-	-	-	-	-	-	-	77h to 7Fh	reserved	reserved	reserved

#### Input Port Registers (00h, 01h, 02h)

The Input Port Registers (registers 00h, 01h, 02h) reflect the incoming logic levels of the pins. The Input port registers are read only, writes to these registers have no effect and the transaction will be acknowledged (ACK). The default value 'X' is determined by the externally applied logic level. If a pin is configured as an output (registers 04h, 05h, 06h), the port value is equal to the actual voltage level on that pin. If the output is configured as open-drain (register 5Ch and registers 70h, 71h, 72h), the input port value is forced to 0.

After reading input port registers, all interrupts will be cleared.

Table 3. Input Port 0 Register (Address 00h)

Bit	7	6	5	4	3	2	1	0
Symbol	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	X	Х	Х	Х	X	Х	Х	Х

Table 4. Input Port 1 Register (Address 01h)

Bit	7	6	5	4	3	2	1	0
Symbol	l1.7	I1.6	l1.5	l1.4	I1.3	l1.2	l1.1	l1.0
Default	Х	Х	Х	Х	Х	Х	Х	Х



#### Table 5. Input Port 2 Register (Address 02h)

Bit	7	6	5	4	3	2	1	0
Symbol	12.7	12.6	12.5	12.4	12.3	12.2	12.1	12.0
Default	Χ	Х	Χ	Х	Х	Х	Х	Х

#### Output Port Registers (04h, 05h, 06h)

The Output Port Registers (registers 04h, 05h, 06h) show the outgoing logic levels of the pins defined as outputs by the Configuration Registers. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that was written to these registers, not the actual pin value.

#### Table 6. Output Port 0 Register (Address 04h)

Bit	7	6	5	4	3	2	1	0
Symbol	O0.7	00.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1

#### Table 7. Output Port 1 Register (Address 05h)

Bit	7	6	5	4	3	2	1	0
Symbol	01.7	O1.6	O1.5	01.4	O1.3	01.2	01.1	O1.0
Default	1	1	1	1	1	1	1	1

#### Table 8. Output Port 2 Register (Address 06h)

Bit	7	6	5	4	3	2	1	0
Symbol	O2.7	O2.6	O2.5	02.4	O2.3	02.2	02.1	O2.0
Default	1	1	1	1	1	1	1	1

#### Polarity Inversion Registers (08h, 09h, 0Ah)

The Polarity Inversion Registers (registers 08h, 09h, 0Ah) allow polarity inversion of pins defined as inputs by the Configuration Registers. If a bit in these registers is set (written with '1'), the corresponding port pin's polarity is inverted in the input register. If a bit in this register is cleared (written with a '0'), the corresponding port pin's polarity is retained.

Table 9. Polarity Inversion Port 0 Register (Address 08h)

Bit	7	6	5	4	3	2	1	0
Symbol	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0

#### Table 10. Polarity Inversion Port 1 Register (Address 09h)

Bit	7	6	5	4	3	2	1	0
Symbol	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

#### Table 11. Polarity Inversion Port 2 Register (Address 0Ah)

Bit	7	6	5	4	3	2	1	0
Symbol	N2.7	N2.6	N2.5	N2.4	N2.3	N2.2	N2.1	N2.0
Default	0	0	0	0	0	0	0	0



#### Configuration Registers (0Ch, 0Dh, 0Eh)

The Configuration Registers (registers 0Ch, 0Dh, 0Eh) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as an input. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output.

Table 12. Configuration Port 0 Register (Address 0Ch)

Bit	7	6	5	4	3	2	1	0
Symbol	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1

#### Table 13. Configuration Port 1 Register (Address 0Dh)

Bit	7	6	5	4	3	2	1	0
Symbol	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

#### Table 14. Configuration Port 2 Register (Address 0Eh)

Bit	7	6	5	4	3	2	1	0
Symbol	C2.7	C2.6	C2.5	C2.4	C2.3	C2.2	C2.1	C2.0
Default	1	1	1	1	1	1	1	1

#### Output Drive Strength Registers (40h, 41h, 42h, 43h, 44h, 45h)

The Output Drive Strength Registers (registers 40h, 41h, 42h, 43h, 44h, 45h) control the output drive level of the GPIO. Each GPIO can be configured independently to a certain output current level by two register control bits. For example Port 0.7 is controlled by register 41h CC0.7 (bits [7:6]), Port 0.6 is controlled by register 41h CC0.6 (bits [5:4]). The output drive level of the GPIO is programmed 00b = 0.25x, 01b = 0.5x, 10b = 0.75x or 11b = 1x of the drive capability of the I/O.

Table 15. Output Drive Strength Port 0A Register (Address 40h)

Bit	7	6	5	4	3	2	1	0
Symbol	CC	0.3	CC0.2		CC0.1		CC0.0	
Default	1	1	1	1	1	1	1	1

#### Table 16. Output Drive Strength Port 0B Register (Address 41h)

Bit	7	6	5	4	3	2	1	0
Symbol	CC	0.7	CC	CC0.6		0.5	CC	0.4
Default	1	1	1	1	1	1	1	1

#### Table 17. Output Drive Strength Port 1A Register (Address 42h)

Bit	7	6	5	4	3	2	1	0
Symbol		1.3		1.2	CC		CC	1.0
Default	1	1	1	1	1	1	1	1

#### Table 18. Output Drive Strength Port 1B Register (Address 43h)

Bit	7	6	5	4	3	2	1	0
Symbol	CC1.7		CC1.6		CC1.5		CC1.4	
Default	1	1	1	1	1	1	1	1



#### Table 19. Output Drive Strength Port 2A Register (Address 44h)

Bit	7	6	5	4	3	2	1	0
Symbol	CC2.3		CC2.2		CC2.1		CC2.0	
Default	1	1	1	1	1	1	1	1

#### Table 20. Output Drive Strength Port 2B Register (Address 45h)

Bit	7	6	5	4	3	2	1	0
Symbol	CC	2.7	CC2.6		CC2.5		CC2.4	
Default	1	1	1	1	1	1	1	1

#### Input Latch Registers (48h, 49h, 4Ah)

The Input Latch Registers (registers 48h, 49h, 4Ah) enable and disable the input latch of the I/O pins. These registers are effective only when the pin is configured as an input port. When an input latch register bit is 0, the corresponding input pin state is not latched. A state change in the corresponding input pin generates an interrupt. A read of the input register clears the interrupt. If the input goes back to its initial logic state before the input port register is read, then the interrupt is cleared.

When an input latch register bit is 1, the corresponding input pin state is latched. A change of state of the input generates an interrupt and the input logic value is loaded into the corresponding bit of the input port register (registers 00h, 01h and 02h). A read of the input port register clears the interrupt. If the input pin returns to its initial logic state before the input port register is read, then the interrupt is not cleared and the corresponding bit of the input port register keeps the logic value that initiated the interrupt.

For example, if the P0\_4 input was as logic 0 and the input goes to logic 1 then back to logic 0, the input port 0 register will capture this change and an interrupt is generated (if unmasked). When the read is performed on the input port 0 register, the interrupt is cleared, assuming there were no additional input(s) that have changed, and bit 4 of the input port 0 register will read '1'. The next read of the input port register bit 4 register should now read '0'.

An interrupt remains active when a non-latched input simultaneously switches state with a latched input and then returns to its original state. A read of the input register reflects only the change of state of the latched input and also clears the interrupt. The interrupt is cleared if the input latch register changes from latched to non-latched configuration and I/O pin returns to its original state.

If the input pin is changed from latched to non-latched input, a read from the input port register reflects the current port logic level. If the input pin is changed from non-latched to latched input, the read from the input register reflects the latched logic level.

Table 21. Input Latch Port 0 Register (Address 48h)

Bit	7	6	5	4	3	2	1	0
Symbol	L0.7	L0.6	L0.5	L0.4	L0.3	L0.2	L0.1	L0.0
Default	0	0	0	0	0	0	0	0

Table 22. Input Latch Port 1 Register (Address 49h)

Bit	7	6	5	4	3	2	1	0
Symbol	L1.7	L1.6	L1.5	L1.4	L1.3	L1.2	L1.1	L1.0
Default	0	0	0	0	0	0	0	0

Table 23. Input Latch Port 2 Register (Address 4Ah)

Bit	7	6	5	4	3	2	1	0
Symbol	L2.7	L2.6	L2.5	L2.4	L2.3	L2.2	L2.1	L2.0
Default	0	0	0	0	0	0	0	0



#### Pull-up/Pull-down Enable Registers (4Ch, 4Dh, 4Eh)

The Pull-up and Pull-down Enable Registers allow the user to enable or disable pull-up/pull-down resistors on the I/O pins. Setting the bit to logic 1 enables the selection of pull-up/pull-down resistors. Setting the bit to logic 0 disconnects the pull-up/pull-down resistors from the I/O pins. Also, the resistors will be disconnected when the outputs are configured as open-drain outputs. Use the pull-up/pull-down registers to select either a pull-up or pull-down resistor.

Table 24. Pull-up/Pull-down Enable Port 0 Register (Address 4Ch)

Bit	7	6	5	4	3	2	1	0
Symbol	PE0.7	PE0.6	PE0.5	PE0.4	PE0.3	PE0.2	PE0.1	PE0.0
Default	0	0	0	0	0	0	0	0

#### Table 25. Pull-up/Pull-down Enable Port 1 Register (Address 4Dh)

Bit	7	6	5	4	3	2	1	0
Symbol	PE1.7	PE1.6	PE1.5	PE1.4	PE1.3	PE1.2	PE1.1	PE1.0
Default	0	0	0	0	0	0	0	0

#### Table 26. Pull-up/Pull-down Enable Port 2 Register (Address 4Eh)

Bit	7	6	5	4	3	2	1	0
Symbol	PE2.7	PE2.6	PE2.5	PE2.4	PE2.3	PE2.2	PE2.1	PE2.0
Default	0	0	0	0	0	0	0	0

### Pull-up/Pull-down Selection Registers (50h, 51h, 52h)

The I/O port can be configured to have pull-up or pull-down resistor by programming the pull-up/pull-down selection register. Setting a bit to logic 1 selects a  $100k\Omega$  pull-up resistor for that I/O pin. Setting a bit to logic 0 selects a  $100k\Omega$  pull-down resistor for that I/O pin. If the pull-up/down feature is disconnected, writing to this register will have no effect on I/O pin. Typical value is  $100k\Omega$  with minimum of  $50k\Omega$  and maximum of  $150k\Omega$ .

Table 27. Pull-up/Pull-down Selection Port 0 Register (Address 50h)

Bit	7	6	5	4	3	2	1	0
Symbol	PUD0.7	PUD0.6	PUD0.5	PUD0.4	PUD0.3	PUD0.2	PUD0.1	PUD0.0
Default	1	1	1	1	1	1	1	1

#### Table 28. Pull-up/Pull-down Selection Port 1 Register (Address 51h)

Bit	7	6	5	4	3	2	1	0
Symbol	PUD1.7	PUD1.6	PUD1.5	PUD1.4	PUD1.3	PUD1.2	PUD1.1	PUD1.0
Default	1	1	1	1	1	1	1	1

#### Table29. Pull-up/Pull-down Selection Port 2 Register (Address 52h)

Bit	7	6	5	4	3	2	1	0
Symbol	PUD2.7	PUD2.6	PUD2.5	PUD2.4	PUD2.3	PUD2.2	PUD2.1	PUD2.0
Default	1	1	1	1	1	1	1	1

#### Interrupt Mask Registers (54h. 55h. 56h)

Interrupt Mask Registers are set to logic 1 upon power-on, disabling interrupts during system start-up. Interrupts may be enabled by setting corresponding mask bits to logic 0. If an input changes state and the corresponding bit in the Interrupt mask register is set to 1, the interrupt is masked and the interrupt pin will not be asserted. If the corresponding bit in the Interrupt mask register is set to 0, the interrupt pin will be asserted. When an input



changes state and the resulting interrupt is masked (interrupt mask bit is 1), setting the input mask register bit to 0 will cause the interrupt pin to be asserted. If the interrupt mask bit of an input that is currently the source of an interrupt is set to 1, the interrupt pin will be de-asserted.

#### Table 30. Interrupt Mask Port 0 Register (Address 54h)

Bit	7	6	5	4	3	2	1	0
Symbol	M0.7	M0.6	M0.5	M0.4	M0.3	M0.2	M0.1	M0.0
Default	1	1	1	1	1	1	1	1

#### Table 31. Interrupt Mask Port 1 Register (Address 55h)

Bit	7	6	5	4	3	2	1	0
Symbol	M1.7	M1.6	M1.5	M1.4	M1.3	M1.2	M1.1	M1.0
Default	1	1	1	1	1	1	1	1

#### Table 32. Interrupt Mask Port 2 Register (Address 56h)

Bit	7	6	5	4	3	2	1	0
Symbol	M2.7	M2.6	M2.5	M2.4	M2.3	M2.2	M2.1	M2.0
Default	1	1	1	1	1	1	1	1

#### Interrupt Status Registers (58h, 59h, 5Ah)

The read-only interrupt status registers are used to identify the source of an interrupt. When read, a logic 1 indicates that the corresponding input pin was the source of the interrupt. A logic 0 indicates that the input pin is not the source of an interrupt. When a corresponding bit in the interrupt mask register is set to 1 (masked), the interrupt status bit will return logic 0.

#### Table 33. Interrupt Status Port 0 Register (Address 58h)

Bit	7	6	5	4	3	2	1	0
Symbol	S0.7	S0.6	S0.5	S0.4	S0.3	S0.2	S0.1	S0.0
Default	0	0	0	0	0	0	0	0

#### Table 34. Interrupt Status Port 1 Register (Address 59h)

Bit	7	6	5	4	3	2	1	0
Symbol	S1.7	S1.6	S1.5	S1.4	S1.3	S1.2	S1.1	S1.0
Default	0	0	0	0	0	0	0	0

#### Table 35. Interrupt Status Port 2 Register (Address 5Ah)

Bit	7	6	5	4	3	2	1	0
Symbol	S2.7	S2.6	S2.5	S2.4	S2.3	S2.2	S2.1	S2.0
Default	0	0	0	0	0	0	0	0

#### **Output Port Configuration Register (5Ch)**

The output port configuration register selects port-wise push-pull or open-drain I/O stage. A logic 0 configures the I/O as push-pull. A logic 1 configures the I/O as open-drain and the recommended command sequence is to program this register (5Ch) before the Configuration Register (0Ch, 0Dh, 0Eh) sets the port pins as outputs.

ODEN0 configures P0\_x, ODEN1 configures P1\_x, and ODEN2 configures P2\_x.

Individual pins may be programmed as open-drain or push-pull by programming Individual Pin Output Configuration registers (70h, 71h, 72h).



A register group read or write operation is not allowed on this register. Successive read or write accesses will remain at this register address.

Table 36. Output Port Configuration Register (Address 5Ch)

Bit	7	6	5	4	3	2	1	0
Symbol			reserved	ODEN2	ODEN1	ODEN0		
Default	0	0 0 0 0					0	0

#### Interrupt Edge Registers (60h, 61h, 62h, 63h, 64h, 65h)

The Interrupt Edge Registers determine what action on an input pin will cause an interrupt along with the Interrupt Mask registers (54h, 55h and 56h). If the Interrupt is enabled (set '0' in the Mask register) and the action at the corresponding pin matches the required activity, the INT output will become active. The default value for each pin is 00b or level triggered, meaning a level change on the pin will cause an interrupt event. A level triggered action means a change in logic state (HIGH-to-LOW or LOW-to-HIGH), since the last read of the Input Port Register (00h, 01h or 02h) which can be latched with a corresponding '1' set in the Input Latch Register (48h, 49h, 4Ah). If the Interrupt Edge Register entry is set to 11b, any edge, positive or negative, causes an interrupt event. If an entry is 01b, only a positive-going edge will cause an interrupt event, while a 10b will require a negative edge to cause an interrupt event. These edge interrupt events are latched, regardless of the status of the Input Latch Register (48h, 49h, 4Ah). These edged interrupts can be cleared in a number of ways: Reading Input Port Registers (00h, 01h, 02h); setting the Interrupt Mask Register (54h, 55h, 56h) to 1 (masked); setting the Interrupt Clear Register (68h, 69h, 6Ah) to 1 (this is a write-only register); resetting the Interrupt Edge Register (60h to 65h) back to 0.

Table 37. Interrupt Edge Port 0A Register (Address 60h)

Bit	7	6	5	4	3	2	1	0
Symbol	IE	0.3	IE0.2		IE	0.1	IE	0.0
Default	0	0	0	0	0	0	0	0

#### Table 38. Interrupt Edge Port 0B Register (Address 61h)

Bit	7	6	5	4	3	2	1	0
Symbol	IE	0.7	IE0.6		IE0.5		IE0.4	
Default	0	0	0	0	0	0	0	0

#### Table39. Interrupt Edge Port 1A Register (Address 62h)

Bit	7	6	5	4	3	2	1	0
Symbol	IE <sup>.</sup>	1.3	IE1.2		IE1.1		IE1.0	
Default	0	0	0	0	0	0	0	0

#### Table 40. Interrupt Edge Port 1B Register (Address 63h)

Bit	7	6	5	4	3	2	1	0
Symbol	IE <sup>.</sup>		IE1.6		IE1.5		IE1.4	
Default	0	0	0	0	0	0	0	0

#### Table 41. Interrupt Edge Port 2A Register (Address 64h)

Bit	7	6	5	4	3	2	1	0	
Symbol	IE2.3			IE2.2		IE2.1		IE2.0	
Default	0	0	0	0	0	0	0	0	



#### Table 42. Interrupt Edge Port 2B Register (Address 65h)

Bit	7	6	5	4	3	2	1	0	
Symbol	IE	2.7	IE2	IE2.6		IE2.5		IE2.4	
Default	0	0	0	0	0	0	0	0	

#### Table 43. Interrupt Edge Bits (IEx.x)

Bit 1	Bit 0	Description
0	0	level-triggered interrupt
0	1	positive (rising) edge triggered interrupt
1	0	negative (falling) edge triggered interrupt
1	1	any edge (positive or negative) triggered interrupt

#### Interrupt Clear Registers (68h, 69h, 6Ah)

The write-only interrupt clear registers clear individual interrupt sources (status bit). Setting an individual bit or any combination of bits to logic 1 will reset the corresponding interrupt source, so if that source was the only event causing an interrupt, the INT will be cleared. After writing a logic 1 the bit returns to logic 0.

Table 44. Interrupt Clear Port 0 Register (Address 68h)

Bit	7	6	5	4	3	2	1	0
Symbol	IC0.7	IC0.6	IC0.5	IC0.4	IC0.3	IC0.2	IC0.1	IC0.0
Default	0	0	0	0	0	0	0	0

#### Table 45. Interrupt Clear Port 1 Register (Address 69h)

Bit	7	6	5	4	3	2	1	0
Symbol	IC1.7	IC1.6	IC1.5	IC1.4	IC1.3	IC1.2	IC1.1	IC1.0
Default	0	0	0	0	0	0	0	0

#### Table 46. Interrupt Clear Port 2 Register (Address 6Ah)

Bit	7	6	5	4	3	2	1	0
Symbol	IC2.7	IC2.6	IC2.5	IC2.4	IC2.3	IC2.2	IC2.1	IC2.0
Default	0	0	0	0	0	0	0	0

#### Input Status Registers (6Ch, 6Dh, 6Eh)

The read-only input status registers function exactly like Input Port 0, 1 and 2 (00h, 01h, 02h) without resetting the interrupt logic. This allows inspection of the actual state of the input pins without upsetting internal logic. If the pin is configured as an input, the port read is unaffected by input latch logic or other features, the state of the register is simply a reflection of the current state of the input pins. If a pin is configured as an output by the Configuration Register (0Ch, 0Dh, 0Eh), and is also configured as open-drain (register 5Ch and 70h, 71h, 72h), the read for that pin will always return 0, otherwise that state of that pin is returned.

Table 47. Input Status Port 0 Register (Address 6Ch)

Bit	7	6	5	4	3	2	1	0
Symbol	110.7	110.6	110.5	110.4	110.3	110.2	II0.1	110.0
Default	Х	Х	Х	Х	Х	Х	Х	Х



#### Table 48. Input Status Port 1 Register (Address 6Dh)

Bit	7	6	5	4	3	2	1	0
Symbol	II1.7	II1.6	II1.5	II1.4	II1.3	II1.2	II1.1	II1.0
Default	Х	Х	Х	Х	Х	Х	Х	Х

#### Table 49. Input Status Port 2 Register (Address 6Eh)

Bit	7	6	5	4	3	2	1	0
Symbol	112.7	II2.6	II2.5	II2.4	II2.3	II2.2	II2.1	II2.0
Default	Х	X	X	X	Х	X	Х	X

#### Individual Pin Output Configuration Registers (70h, 71h, 72h)

The Individual Pin Output Configuration Registers modify output configuration (push-pull or open-drain) set by the Output Port Configuration Register (5Ch).

If the ODENx bit is set at logic 0 (push-pull), any bit set to logic 1 in the IOCRx register will reverse the output state of that pin only to open-drain. When ODENx bit is set at logic 1 (open-drain), a logic 1 in IOCRx will set that pin to push-pull.

The recommended command sequence to program the output pin is to program ODENx (5Ch), the IOCRx, and finally the Configuration Register (0Ch, 0Dh, 0Eh) to set the pins as outputs.

#### Table 50. Individual Pin Output Configuration Register 0 (Address 70h)

	Bit	7	6	5	4	3	2	1	0
Ī	Symbol	IOCR0.7	IOCR0.6	IOCR0.5	IOCR0.4	IOCR0.3	IOCR0.2	IOCR0.1	IOCR0.0
ĺ	Default	0	0	0	0	0	0	0	0

#### Table 51. Individual Pin Output Configuration Register 1 (Address 71h)

Bit	7	6	5	4	3	2	1	0
Symbol	IOCR1.7	IOCR1.6	IOCR1.5	IOCR1.4	IOCR1.3	IOCR1.2	IOCR1.1	IOCR1.0
Default	0	0	0	0	0	0	0	0

#### Table 52. Individual Pin Output Configuration Register 2 (Address 72h)

Bit	7	6	5	4	3	2	1	0
Symbol	IOCR2.7	IOCR2.6	IOCR2.5	IOCR2.4	IOCR2.3	IOCR2.2	IOCR2.1	IOCR2.0
Default	0	0	0	0	0	0	0	0

#### Switch Debounce Enable Registers (74h, 75h)

The Switch Debounce Enable Registers enable the switch debounce function for Port 0 and Port 1 pins. If a pin on Port 0 or Port 1 is designated as an input, a logic 1 in the switch debounce enable register will connect debounce logic to that pin. If a pin is assigned as an output (via Configuration Port 0 or Port 1 register) the debounce logic is not connected to that pin and it will function as a normal output. The switch debounce logic requires an oscillator time base input and if this function is used, Po\_0 is designated as the oscillator input. If Po\_0 is not configured as input and if SD0.0 is not set to logic 1, then switch debounce logic is not connected to any pin.

Table 53. Switch Debounce Enable Port 0 Register (Address 74h)

Bit	7	6	5	4	3	2	1	0
Symbol	SD0.7	SD0.6	SD0.5	SD0.4	SD0.3	SD0.2	SD0.1	SD0.0
Default	0	0	0	0	0	0	0	0



#### Table 54. Switch Debounce Enable Port 1 Register (Address 75h)

Bit	7	6	5	4	3	2	1	0
Symbol	SD1.7	SD1.6	SD1.5	SD1.4	SD1.3	SD1.2	SD1.1	SD1.0
Default	0	0	0	0	0	0	0	0

#### **Switch Debounce Count Register (76h)**

The Switch Debounce Count Register is used to count the debounce time that the switch debounce logic uses to determine if a switch connected to one of the Port 0 or Port 1 pins finally stays open (logic 1) or closed (logic 0). This number, together with the oscillator frequency supplied to P0\_0, determines the debounce time (for example, the debounce time will be 10µs if this register is set to 0Ah and external oscillator frequency is 1MHz). The switch debounce logic is disabled if this register is set to 00h.

Table 55. Switch Debounce Count Register (Address 76h)

Bit	7	6	5	4	3	2	1	0
Symbol	SDC0.7	SDC0.6	SDC0.5	SDC0.4	SDC0.3	SDC0.2	SDC0.1	SDC0.0
Default	0	0	0	0	0	0	0	0

#### Interrupt Output (INT)

The interrupt output  $\overline{\text{INT}}$  has an open-drain structure and requires pull-up resistor to VDD\_P or VDD\_I2C depending on the application. When any current input port state differs from its corresponding input port register state, the interrupt output pin is asserted (logic 0) to indicate the system master (MCU) that one of input port states has changed. A pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the input port register.

In order to enable the interrupt output, the following three conditions must be satisfied:

- The GPIO must be configured as an input port by writing "1" to Configuration Port Registers (0Ch, 0Dh, 0Eh).
- The Interrupt Mask Registers (54h, 55h, 56h) must set to "0" to unmask interrupt sources.
- The Interrupt Edge Registers (60h to 65h) select what action on each input pin will cause an interrupt; there are four different interrupt trigger modes: level trigger, rising-edge trigger, falling-edge trigger, or any edge trigger.

The Input Latch Registers (48h, 49h, 4Ah) control each input pin either to enable latched input state or non-latched input state. When input pin is set to latch state, it will hold or latch the input pin state (keep the logic value) and generate an interrupt until the master can service the interrupt. This minimizes the host's interrupt service response for fast moving inputs.

Any interrupt status bit can be cleared and  $\overline{\text{INT}}$  pin de-asserted by using one of the following methods and conditions:

- Power on reset (POR), hardware reset from RESET pin, or I<sup>2</sup>C software reset
- Read Input Port Registers (00h, 01h, 02h)
- Write logic 1 to Interrupt Clear Registers (68h, 69h, 6Ah)
- Write logic 1 to Interrupt Mask Registers (54h, 55h, 56h)
- Write logic 0 to Configuration Registers (0Ch, 0Dh, 0Eh) and set pin as output port
- Input pin goes back to its initial state in level trigger and non-latch mode
- Input pin goes back to its initial state in level trigger and change latch to non-latch mode
- Change the interrupt trigger mode from level trigger to edge trigger or vice versa in Interrupt Edge Registers

#### **Switch Debounce**

Mechanical switches do not make clean make-or-break connections and the contacts can 'bounce' for a significant period of time before settling into a steady-state condition. This can confuse fast processors and make the physical interface difficult to design and the software interface difficult to make reliable.



The KTS1620 implements hardware to ease the hardware interface by debouncing switch closures with dedicated circuitry. P0\_1 to P0\_7, P1\_0 to P1\_7 can connect to this debounce hardware on a pin-by-pin basis. These switch debouncers remove bounce when a switch opens or closes by requiring that sequentially clocked inputs remain in the same state for a number of sampling periods. The output does not change until the input is stable for a programmable duration.

Figure 9 shows the typical opening and closing switch debounce operation timing. To use the debounce circuitry, set the port pins (P0\_1 to P0\_7, and P1\_0 to P1\_7) with switches attached in the Switch Debounce Enable 0 and 1 registers (74h, 75h). Connect an external oscillator signal on P0\_0, which serves as a time base to the debounce timer. Finally, set a delay time in the Switch Debounce Count register (76h). The combination of time base of the external oscillator and the debounce count sets the qualification debounce period or t<sub>DP</sub> in Figure 9. Note that all debounce counters will use the same time base and count, but they all function independently.




Figure 9. Debounce Timing



#### **Recommended Layout**

The VDD\_P and VDD\_I2C pins require bypass capacitors and they should be placed close to the IC. Use a 0.1µF, 10V rated, low ESR, X5R ceramic capacitor for best performance. Also, the trace length to VDD\_P, VDD\_I2C pin and the IC GND should be minimized.




Figure 10. Recommended Layouts for TQFN55-32





Figure 11. Recommended Layouts for FO-WLP66-36




## **Packaging Information**

### FO-WLP66-36 (2.60mm x 2.60mm x 0.90mm)



### **Recommended Footprint**

#### (NSMD Pad Type)




<sup>\*</sup> Dimensions are in millimeters.




## **Packaging Information (continue)**

### TQFN55-32 (5.00mm x 5.00mm x 0.75mm)



Dimension	mm					
Dilliension	Min.	Тур.	Max.			
А	0.70	0.75	0.80			
A1	0.00	0.02	0.05			
А3	0.203 REF					
b	0.18	0.24	0.30			
D	4.90	5.00	5.10			
D2	3.00	3.10	3.20			
Е	4.90	5.00	5.10			
E2	3.00	3.10	3.20			
е	0.50 BSC					
L	0.30	0.40	0.50			

#### **Recommended Footprint**



Kinetic Technologies cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Kinetic Technologies product. No intellectual property or circuit patent licenses are implied. Kinetic Technologies reserves the right to change the circuitry and specifications without notice at any time.