PCF8593 Low Power Clock and Calendar Rev. 5.1 — 19 June 2025

Product data sheet

Document information

Information	Content
Keywords	PCF8593, RTC, Low Power, I ² C
Abstract	The PCF8593 is a CMOS clock and calendar circuit, optimized for low power consumption. Addresses and data are transferred serially via the two-line bidirectional I ² C-bus



Low Power Clock and Calendar

1 General description

The PCF8593 is a CMOS¹ clock and calendar circuit, optimized for low power consumption. Addresses and data are transferred serially via the two-line bidirectional I²C-bus. The built-in word address register is incremented automatically after each written or read data byte. The built-in 32.768 kHz oscillator circuit and the first 8 bytes of the RAM are used for the clock, calendar, and counter functions. The next 8 bytes can be programmed as alarm registers or used as free RAM space.

2 Features and benefits

- I²C-bus interface operating supply voltage: 2.5 V to 6.0 V
- Clock operating supply voltage 1.0 V to 6.0 V at 0 °C to +70 °C
- 8 bytes scratchpad RAM (when alarm not used)
- Data retention voltage: 1.0 V to 6.0 V
- External RESET input resets I²C interface only
- Operating current (at f_{SCL} = 0 Hz, 32 kHz time base, V_{DD} = 2.0 V): typical 1 μ A
- · Clock function with four year calendar
- · Universal timer with alarm and overflow indication
- · 24 hour or 12 hour format
- 32.768 kHz or 50 Hz time base
- Serial input and output bus (I²C-bus)
- · Automatic word address incrementing
- · Programmable alarm, timer, and interrupt function
- · Space-saving SO8 package
- · Slave addresses: A3h for reading, A2h for writing

3 Ordering information

Table 1. Ordering information

J 1	Topside	Package						
	marking	Name	Description	Version				
PCF8593T/1	8593T	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1				

3.1 Ordering options


Table 2. Ordering options

Type number	Orderable part number	Package		Minimum order quantity	Temperature
PCF8593T/1	PCF8593T/1,118	SO8	REEL 13" Q1 NDP	2500	T _{amb} = -40 °C to +85 °C

¹ The definition of the acronyms used in this data sheet can be found in <u>Section 13</u>.

Low Power Clock and Calendar


4 Block diagram



5 Pinning information

This section outlines the pin description of the PCF8593.

5.1 Pinning



Low Power Clock and Calendar

5.2 Pin description

Table 3. Pin description

Symbol	Pin	Туре	Description
OSCI	1	input	oscillator input, 50 Hz or event-pulse input
osco	2	output	oscillator output
RESET	3	input	reset
V _{SS}	4	supply	ground supply voltage
SDA	5	input/output	serial data line
SCL	6	input	serial clock line
INT	7	output	open-drain interrupt output (active LOW)
V_{DD}	8	supply	supply voltage

6 Functional description

The PCF8593 contains sixteen 8 bit registers with an 8 bit auto-incrementing address register, an on-chip 32.768 kHz oscillator circuit, a frequency divider, and a serial two-line bidirectional I²C-bus interface.

The first 8 registers (memory addresses 00h to 07h) are designed as addressable 8 bit parallel registers. The first register (memory address 00h) is used as a control and status register. The memory addresses 01h to 07h are used as counters for the clock function. The memory addresses 08h to 0Fh may be programmed as alarm registers or used as free RAM locations.

6.1 Counter function modes

When the control and status register is programmed, a 32.768 kHz clock mode, a 50 Hz clock mode or an event-counter mode can be selected.

In the clock modes the hundredths of a second, seconds, minutes, hours, date, month (four year calendar), and weekday are stored in a Binary Coded Decimal (BCD) format. The timer register stores up to 99 days. The event counter mode is used to count pulses applied to the oscillator input (OSCO left open-circuit). The event counter stores up to 6 digits of data.

When one of the counters is read (memory locations 01h to 07h), the contents of all counters are strobed into capture latches at the beginning of a read cycle. Therefore, faulty reading of the counter during a carry condition is prevented. When a counter is written, other counters are not affected.

6.2 Alarm function modes

By setting the alarm enable bit of the control and status register, the alarm control register (address 08h) is activated.

By setting the alarm control register, a dated alarm, a daily alarm, a weekday alarm, or a timer alarm may be programmed. In the clock modes, the timer register (address 07h) may be programmed to count hundredths of a second, seconds, minutes, hours, or days. Days are counted when an alarm is not programmed.


Whenever an alarm event occurs the alarm flag of the control and status register is set. A timer alarm event sets the alarm flag and an overflow condition of the timer sets the timer flag. The open-drain interrupt output is switched on (active LOW) when the alarm or timer flag is set (enabled). The flags remain set until directly reset by a write operation.

Low Power Clock and Calendar

When the alarm is disabled (bit 2 of control and status register set logic 0) the alarm registers at addresses 08h to 0Fh may be used as free RAM.

6.3 Control and status register


The control and status register is defined as the memory location 00h with free access for reading and writing via the I²C-bus. All functions and options are controlled by the contents of the control and status register (see <u>Figure 3</u>).




6.4 Counter registers

The format for 24 hour or 12 hour clock modes can be selected by setting the most significant bit of the hours counter register. The format of the hours counter is shown in <u>Figure 4</u>.

Low Power Clock and Calendar



The year and date are stored in memory location 05h (see <u>Figure 5</u>). The weekdays and months are in memory location 06h (see <u>Figure 6</u>).



When reading these memory locations the year and weekdays are masked out when the mask flag of the control and status register is set. This allows the user to read the date and month count directly.

In the event-counter mode, events are stored in BCD format. D5 is the most significant and D0 the least significant digit. The divider is by-passed.

In the different modes, the counter registers are programmed and arranged as shown in <u>Figure 7</u>. Counter cycles are listed in <u>Table 4</u>.

Low Power Clock and Calendar




Table 4. Cycle length of the time counters, clock modes

table 4. Gyole length of the time counters, clock modes										
Unit	Counting cycle	Carry to next unit	Contents of month calendar							
hundredths of a second	00 to 99	99 to 00	-							
seconds	00 to 59	59 to 00	-							
minutes	00 to 59	59 to 00	-							
hours (24)	00 to 23	23 to 00	-							

PCF8593

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Low Power Clock and Calendar


Table 4. Cycle length of the time counters, clock modes...continued

Unit	Counting cycle	Carry to next unit	Contents of month calendar
hours (12)	12 am	-	-
	01 am to 11 am	-	-
	12 pm	-	-
	01 pm to 11 pm	11 pm to 12 am	-
date	01 to 31	31 to 01	1, 3, 5, 7, 8, 10, and 12
	01 to 30	30 to 01	4, 6, 9, and 11
	01 to 29	29 to 01	2, year = 0
	01 to 28	28 to 01	2, year = 1, 2, and 3
months	01 to 12	12 to 01	-
year	0 to 3	-	-
weekdays	0 to 6	6 to 0	-
timer	00 to 99	no carry	-

6.5 Alarm control register

When the alarm enable bit of the control and status register is set (address 00h, bit 2) the alarm control register (address 08h) is activated. All alarm, timer, and interrupt output functions are controlled by the contents of the alarm control register (see Figure 8).

Low Power Clock and Calendar




6.6 Alarm registers

All alarm registers are allocated with a constant address offset of 08h to the corresponding counter registers (see Figure 7).

An alarm signal is generated when the contents of the alarm registers match bit-by-bit the contents of the involved counter registers. The year and weekday bits are ignored in a dated alarm. A daily alarm ignores the month and date bits. When a weekday alarm is selected, the contents of the alarm weekday and month register selects the weekdays on which an alarm is activated (see Figure 9).

Remark: In the 12 hour mode, bits 6 and 7 of the alarm hours register must be the same as the hours counter.

Low Power Clock and Calendar




6.7 Timer

The timer (location 07h) is enabled by setting the control and status register to XX0X X1XX. The timer counts up from 0 (or a programmed value) to 99. On overflow, the timer resets to 0. The timer flag (LSB of control and status register) is set on overflow of the timer. This flag must be reset by software. The inverted value of this flag can be transferred to the external interrupt by setting bit 3 of the alarm control register.

Additionally, a timer alarm can be programmed by setting the timer alarm enable (bit 6 of the alarm control register). When the value of the timer equals a pre-programmed value in the alarm timer register (location 0Fh), the alarm flag is set (bit 1 of the control and status register). The inverted value of the alarm flag can be transferred to the external interrupt by enabling the alarm interrupt (bit 6 of the alarm control register).

Resolution of the timer is programmed via the 3 LSBs of the alarm control register (see Figure 10).

Low Power Clock and Calendar



1. If the alarm enable bit of the control and status register is reset (logic 0), a 1 Hz signal is observed on the interrupt pin INT.

Figure 10. Alarm and timer interrupt logic diagram


6.8 Event counter mode

Event counter mode is selected by bits 4 and 5 which are logic 10 in the control and status register. The event counter mode is used to count pulses externally applied to the oscillator input (OSCO left open-circuit).

The event counter stores up to 6 digits of data, which are stored as 6 hexadecimal values located in the registers 1h, 2h, and 3h. Therefore, up to 1 million events may be recorded.

An event counter alarm occurs when the event counter registers match the value programmed in the registers 9h, Ah, and Bh, and the event alarm is enabled (bits 4 and 5 which are logic 01 in the alarm control register). In this event, the alarm flag (bit 1 of the control and status register) is set. The inverted value of this flag can be transferred to the interrupt pin (pin 7) by setting the alarm interrupt enable in the alarm control register. In this mode, the timer (location 07h) increments once for every one, one hundred, ten thousand, or 1 million events, depending on the value programmed in bits 0, 1 and 2 of the alarm control register. In all other events, the timer functions are as in the clock mode.

Low Power Clock and Calendar



6.9 Interrupt control

The conditions for activating the output $\overline{\text{INT}}$ (active LOW) are determined by appropriate programming of the alarm control register. These conditions are clock alarm, timer alarm, timer overflow, and event counter alarm. An interrupt occurs when the alarm flag or the timer flag is set, and the corresponding interrupt is enabled. In all events, the interrupt is cleared only by software resetting of the flag which initiated the interrupt.

In the clock mode, if the alarm enable is not activated (alarm enable bit of the control and status register is logic 0), the interrupt output toggles at 1 Hz with a 50 % duty cycle (may be used for calibration). The OFF voltage of the interrupt output may exceed the supply voltage, up to a maximum of 6.0 V. A logic diagram of the interrupt output is shown in Figure 10.

6.10 Oscillator and divider

A 32.768 kHz quartz crystal has to be connected to OSCI and OSCO. A trimmer capacitor between OSCI and V_{DD} is used for tuning the oscillator (see <u>Section 10.1</u>). A 100 Hz clock signal is derived from the quartz oscillator for the clock counters.

In the 50 Hz clock mode or event-counter mode, the oscillator is disabled and the oscillator input is switched to a high-impedance state. This allows the user to feed the 50 Hz reference frequency or an external high speed event signal into the input OSCI.

6.10.1 Designing

When designing the printed-circuit board layout, keep the oscillator components as close to the IC package as possible, and keep all other signal lines as far away as possible. In applications involving tight packing of

PCF8593

Low Power Clock and Calendar


components, shielding of the oscillator may be necessary. AC coupling of extraneous signals can introduce oscillator inaccuracy.

6.11 Initialization

Note that immediately following power-on, all internal registers are undefined and, following a RESET pulse on pin 3, must be defined via software. Attention must be paid to the possibility that the device may be initially in event-counter mode, in which event the oscillator does not operate. Override can be achieved via software.

Reset is accomplished by applying an external RESET pulse (active LOW) at pin 3. When reset occurs only the I²C-bus interface is reset. The control and status register and all clock counters are not affected by RESET. RESET must return HIGH during device operation.

An RC combination can also be utilized to provide a power-on RESET signal at pin 3. In this event, the values of the PCF8593 must fulfill the following relationship to guarantee power-on reset (see <u>Figure 12</u>).



To avoid overload of the internal diode by falling V_{DD} , an external diode must be added in parallel to R_R if $C_R \ge 0.2 \ \mu F$. Note that RC must be evaluated with the actual V_{DD} of the application, as their value is V_{DD} rise-time dependent.

Figure 12. PCF8593 reset

RESET input must be $\leq 0.3 V_{DD}$ when V_{DD} reaches $V_{DD(min)}$ (or higher).

It is recommended to set the stop counting flag of the control and status register before loading the actual time into the counters. Loading of illegal states may lead to a temporary clock malfunction.

7 Characteristics of the I²C-bus


7.1 Characteristics

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial Data Line (SDA) and a Serial Clock Line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer is initiated only when the bus is not busy.

7.1.1 Bit transfer

One data bit is transferred during each clock pulse (see <u>Figure 13</u>). The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as a control signal.

Low Power Clock and Calendar




7.1.2 Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy.


A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition - S.

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition - P (see Figure 14).



7.1.3 System configuration

A device generating a message is a transmitter; a device receiving a message is the receiver (see <u>Figure 15</u>). The device that controls the message is the master; and the devices which are controlled by the master are the slaves.



7.1.4 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge cycle.


- A slave receiver, which is addressed, must generate an acknowledge after the reception of each byte.
- Also, a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be considered).

PCF8593

Low Power Clock and Calendar

• A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

Acknowledgment on the I²C-bus is illustrated in Figure 16.



7.2 I²C-bus protocol

7.2.1 Addressing

Before any data is transmitted on the I²C-bus, the device which must respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure.

The clock and calendar act as a slave receiver or slave transmitter. The clock signal SCL is only an input signal but the data signal SDA is a bidirectional line.

The clock and calendar slave address is shown in Table 5.

Table 5. I²C slave address byte

	Slave address							
Bit	7	6	5	4	3	2	1	0
	MSB							LSB
	1	0	1	0	0	0	1	R/W

7.2.2 Clock and calendar READ or WRITE cycles

The I²C-bus configuration for the different PCF8593 READ and WRITE cycles is shown in <u>Figure 17</u>, <u>Figure 18</u>, and <u>Figure 19</u>.

Low Power Clock and Calendar






Figure 17. Master transmits to slave receiver (WRITE mode)





013aaa041

1. At this moment, master transmitter becomes master receiver and PCF8593 slave receiver becomes slave transmitter.

Figure 18. Master reads after setting word address (write word address; READ data)




Figure 19. Master reads slave immediately after first byte (READ mode)

8 Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.8	+7.0	V

PCF8593

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Low Power Clock and Calendar

Table 6. Limiting values...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
I _{DD}	supply current			-	50	mA
I _{SS}	ground supply current			-	50	mA
VI	input voltage			-0.8	V _{DD} + 0.8	V
l _l	input current			-	10	mA
Io	output current			-	10	mA
P _{tot}	total power dissipation			-	300	mW
Po	output power			-	50	mW
V _{ESD}	electrostatic discharge voltage	НВМ	[1]	-	±3 000	V
		MM	[2]	-	±300	V
I _{lu}	latch-up current		[3]	-	100	mA
T _{stg}	storage temperature		[4]	-65	+150	°C
T _{amb}	ambient temperature	operating device		-40	+85	°C

Pass level; Human Body Model (HBM), according to ref.[1].

Characteristics

This section describes the static and dynamic characteristics of the PCF8593.

9.1 Static characteristics

Table 7. Static characteristics

 V_{DD} = 2.5 V to 6.0 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ ^[1]	Max	Unit
V _{DD} supply voltage	supply voltage	operating mode					
		I ² C-bus active		2.5	-	6.0	V
		I ² C-bus inactive		1.0	-	6.0	V
		quartz oscillator					
		T _{amb} = 0 °C to +70 °C	[2]	1.0	-	6.0	V
		T _{amb} = -40 °C to +85 °C	[2]	1.2	-	6.0	V
I _{DD}	supply current	operating mode					
		f _{SCL} = 100 kHz clock mode	[3]	-	-	200	μA
		clock mode; f _{SCL} = 0 Hz					
		V _{DD} = 2.0 V		-	1.0	8.0	μA
		V _{DD} = 5.0 V		-	4	15	μA

PCF8593

Pass level; Machine Model (MM), according to ref.[2].

Pass level; latch-up testing according to ref.[3] at maximum ambient temperature (T_{amb(max)}).

According to the NXP store and transport requirements (see ref.[4]) the devices have to be stored at a temperature of +8 °C to +45 °C and a humidity of 25 % to 75 %. For long term storage products deviant conditions are described in that document.


Low Power Clock and Calendar

Table 7. Static characteristics...continued

 V_{DD} = 2.5 V to 6.0 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C unless otherwise specified.

Parameter	Conditions		Min	Typ ^[1]	Max	Unit
LOW-level input voltage			0	-	0.3V _{DD}	V
HIGH-level input voltage			0.7V _{DD}	-	V_{DD}	V
LOW-level output current	V _{OL} = 0.4 V		3	-	-	mA
input leakage current	V _I = V _{DD} or V _{SS}		-1	-	+1	μΑ
input capacitance		[4]	-	-	7	pF
nd RESET	,	'	1	-	-	
input leakage current	V _I = V _{DD} or V _{SS}		-250	-	+250	nA
		,				
LOW-level output current	V _{OL} = 0.4 V		1	-	-	mA
input leakage current	V _I = V _{DD} or V _{SS}		-1	-	+1	μA
input leakage current	V _I = V _{DD} or V _{SS}		-1	-	+1	μΑ
input capacitance		[4]	-	-	7	pF
	LOW-level input voltage HIGH-level input voltage LOW-level output current input leakage current input capacitance nd RESET input leakage current LOW-level output current input leakage current	LOW-level input voltage HIGH-level input voltage LOW-level output current input leakage current input capacitance Input leakage current input leakage current $V_I = V_{DD}$ or V_{SS} LOW-level output current $V_I = V_{DD}$ or V_{SS} LOW-level output current $V_I = V_{DD}$ or V_{SS} input leakage current $V_I = V_{DD}$ or V_{SS}	LOW-level input voltage HIGH-level input voltage LOW-level output current $V_{OL} = 0.4 \text{ V}$ input leakage current $V_{I} = V_{DD} \text{ or } V_{SS}$ input capacitance $V_{I} = V_{DD} \text{ or } V_{SS}$ LOW-level output current $V_{I} = V_{DD} \text{ or } V_{SS}$ LOW-level output current $V_{I} = V_{DD} \text{ or } V_{SS}$ input leakage current $V_{I} = V_{DD} \text{ or } V_{SS}$	LOW-level input voltage 0 HIGH-level input voltage 0.7 V_{DD} LOW-level output current $V_{OL} = 0.4 \text{ V}$ 3 input leakage current $V_{I} = V_{DD}$ or V_{SS} -1 input capacitance [4] - nd RESET input leakage current $V_{I} = V_{DD}$ or V_{SS} -250 LOW-level output current $V_{OL} = 0.4 \text{ V}$ 1 input leakage current $V_{I} = V_{DD}$ or V_{SS} -1 input leakage current $V_{I} = V_{DD}$ or V_{SS} -1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

- Typical values measured at T_{amb} = 25 °C. When the device is powered on, V_{DD} [2] on, V_{DD} must exceed the specified minimum value by 300 mV to guarantee correct start-up of the oscillator.
- [3] Event counter mode: supply current dependent upon input frequency.
- Tested on a sample basis.



 f_{SCL} = 32 kHz; T_{amb} = 25 °C

Figure 20. Typical supply current in clock mode as a function of supply voltage

9.2 Dynamic characteristics

Table 8. Dynamic characteristics

 V_{DD} = 2.5 V to 6.0 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Oscillator						

PCF8593

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Low Power Clock and Calendar


Table 8. Dynamic characteristics...continued

 V_{DD} = 2.5 V to 6.0 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Cosco	capacitance on pin OSCO			20	25	30	pF
$\Delta f_{osc}/f_{osc}$	relative oscillator frequency variation	for ΔV _{DD} = 100 mV; T _{amb} = 25 °C; V _{DD} = 1.5 V		-	0.2	-	ppm
f _{clk(ext)}	external clock frequency		[1]	-	-	1	MHz
Quartz crys	tal parameters (f = 32.768 kHz)			,		'	
R _S	series resistance			-	-	40	kΩ
C _L	parallel load capacitance			-	10	-	pF
C _{trim}	trimmer capacitance			5	-	25	pF
I ² C-bus timi	ng (see Figure 20)[2]		'		'	'	•
f _{SCL}	SCL clock frequency			-	-	100	kHz
t _{SP}	pulse width of spikes that must be suppressed by the input filter			-	-	100	ns
t _{BUF}	bus free time between a STOP and START condition			4.7	-	-	μs
t _{SU;STA}	set-up time for a repeated START condition			4.7	-	-	μs
t _{HD;STA}	hold time (repeated) START condition			4.0	-	-	μs
t _{LOW}	LOW period of the SCL clock			4.7	-	-	μs
t _{HIGH}	HIGH period of the SCL clock			4.0	-	-	μs
t _r	rise time of both SDA and SCL signals			-	-	1.0	μs
t _f	fall time of both SDA and SCL signals			-	-	0.3	μs
t _{SU;DAT}	data set-up time			250	-	-	ns
t _{HD;DAT}	data hold time			0	-	-	ns
t _{VD;DAT}	data valid time			-	-	3.4	μs
t _{su;sto}	set-up time for STOP condition			4.0	-	-	μs

Event counter mode only. All timing values are valid within the operating supply voltage, ambient temperature range, reference to V_{IL} and V_{IH} and with an input voltage swing of V_{SS} to V_{DD} .

Low Power Clock and Calendar



10 Application information

10.1 Oscillator frequency adjustment

10.1.1 Method 1: Fixed OSCI capacitor

By evaluating the average capacitance necessary for the application layout a fixed capacitor can be used. The frequency is best measured via the 1 Hz signal which can be programmed to occur at the interrupt output (pin 7). The frequency tolerance depends on the quartz crystal tolerance, the capacitor tolerance, and the device-to-device tolerance (on average $\pm 5 \times 10^{-6}$). Average deviations of ± 5 minutes per year can be achieved.

10.1.2 Method 2: OSCI trimmer

Using the alarm function (via the I²C-bus) a signal faster than the 1 Hz is generated at the interrupt output for fast setting of a trimmer.

Procedure:

- · Power on the device
- Apply RESET.


Routine:

- Set the clock to time t and the alarm to time $t + \Delta t$
- at time t + Δt (interrupt) repeat routine.

10.1.3 Method 3: Direct measurement


Direct measurement of oscillator output (allowing for test probe capacitance).

Low Power Clock and Calendar



Low Power Clock and Calendar

11 Package outline



Notes

- 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFERENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT96-1	076E03	MS-012				99-12-27 03-02-18

Figure 23. Package outline SOT96-1 (SO8)

Low Power Clock and Calendar

12 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

12.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

12.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- · Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- · Inspection and repair
- · Lead-free soldering versus SnPb soldering

12.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

12.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 24) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board

PCF8593

Low Power Clock and Calendar

Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak
temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to
make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low
enough that the packages and/or boards are not damaged. The peak temperature of the package depends on
package thickness and volume and is classified in accordance with <u>Table 9</u> and <u>Table 10</u>

Table 9. SnPb eutectic process (from J-STD-020D)


Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm³)		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	

Table 10. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm³)			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 24.



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

Low Power Clock and Calendar

13 Acronyms

Table 11. Acronyms

Acronym	Description
AM	Ante Meridiem
BCD	Binary Coded Decimal
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
НВМ	Human Body Model
I ² C	Inter-Integrated Circuit bus
IC	Integrated Circuit
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
MSL	Moisture Sensitivity Level
MUX	Multiplexer
РСВ	Printed-Circuit Board
PM	Post Meridiem
POR	Power-On Reset
PPM	Parts Per Million
RF	Radio Frequency
RAM	Random Access Memory
SCL	Serial Clock Line
SDA	Serial Data Line
SMD	Surface-Mount Device

14 References

- [1] **JESD22-A114** Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)
- [2] **JESD22-A115** Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM)
- [3] JESD78 IC Latch-Up Test
- [4] NX3-00092 NXP store and transport requirements

15 Revision history

Table 12. Revision history

Table 121 Reviews			
Document ID	Release date	Description	
PCF8593 v.5.1	19 June 2025	Updated per CIN# 202506002I • Made some editorial changes • <u>Table 6</u> : Corrected max value of supply voltage from +0.7 to +7.0	

PCF8593

Low Power Clock and Calendar

Table 12. Revision history...continued

Document ID	Release date	Description
PCF8593 v.5	24 January 2020	Removed PCF8593PReplaced PCF8593T with PCF8593T/1Updated ordering information
PCF8593 v.4	6 October 2010	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors Legal texts have been adapted to the new company name where appropriate
PCF8593_3	25 March 1997	Product specification
PCF8593_2	29 August 1994	Product specification
PCF8593_1	6 June 1994	Product specification

Low Power Clock and Calendar

Legal information

Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL https://www.nxp.com.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

PCF8593

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Low Power Clock and Calendar

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

 $\ensuremath{\mathsf{NXP}}\xspace \ensuremath{\mathsf{B.V.}}\xspace - \ensuremath{\mathsf{NXP}}\xspace \ensuremath{\mathsf{B.V.}}\xspace$ is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

 $\ensuremath{\mathsf{NXP}}$ — wordmark and logo are trademarks of NXP B.V.

Low Power Clock and Calendar

Contents

1	General description	
2	Features and benefits	
3	Ordering information	2
3.1	Ordering options	
4	Block diagram	
5	Pinning information	3
5.1	Pinning	3
5.2	Pin description	4
6	Functional description	4
6.1	Counter function modes	4
6.2	Alarm function modes	4
6.3	Control and status register	5
6.4	Counter registers	
6.5	Alarm control register	
6.6	Alarm registers	
6.7	Timer	
6.8	Event counter mode	
6.9	Interrupt control	
6.10	Oscillator and divider	
6.10.1	Designing	
6.11	Initialization	
7	Characteristics of the I2C-bus	13
7.1	Characteristics	
7.1.1	Bit transfer	
7.1.2	Start and stop conditions	
7.1.3	System configuration	
7.1.4	Acknowledge	14
7.2	I2C-bus protocol	
7.2.1	Addressing	
7.2.2	Clock and calendar READ or WRITE cycles .	15
8	Limiting values	
9	Characteristics	
9.1	Static characteristics	17
9.2	Dynamic characteristics	
10	Application information	
10.1	Oscillator frequency adjustment	
10.1.1	Method 1: Fixed OSCI capacitor	20
10.1.2	Method 2: OSCI trimmer	
10.1.3	Method 3: Direct measurement	
11	Package outline	
12	Soldering of SMD packages	
12.1	Introduction to soldering	
12.2	Wave and reflow soldering	
12.3	Wave soldering	
12.4	Reflow soldering	
13	Acronyms	
14	References	
15	Revision history	
	l egal information	27

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.