

MCXE315/316/317/31B

Robust 5V Arm Cortex M7 MCU, SIL2 compliant

Rev. 2 — 5 August 2025

Objective data sheet

5V robust Arm®Cortex®-M7 core 32-bit MCU, up to 4 MB Flash, 512 KB SRAM, EdgeLock® Secure Enclave, Advanced Profile

Features

- Arm® Cortex®-M7 160 MHz with 846 CoreMark® (5.28 CoreMark/MHz)
- EC61508 safety, target SIL 2 certification.
- Platform Security with EdgeLock® Secure Enclave, Advanced Profile.
- -40 °C to +135 °C temperature range.

Operating characteristics

- Voltage range: 2.97 V to 5.5 V
- Ambient temperature range: -40 °C to 135 °C for all power modes

Arm™ Cortex-M7 core, 32-bit CPU

- M7 supports up to 160 MHz frequency
- Arm Core based on the Armv7 and Thumb®-2 ISA
- Integrated Digital Signal Processor (DSP)
- Configurable Nested Vectored Interrupt Controller (NVIC)
- Single Precision Floating Point Unit (FPU)

Clock interfaces


- 8 - 40 MHz Fast External Oscillator (FXOSC)
- 48 MHz Fast Internal RC oscillator (FIRC)
- 32 kHz Low Power Oscillator (SIRC)
- 32 kHz Slow External Oscillator (SXOSC)
- System Phased Lock Loop (SPLL)

I/O and package

- LQFP48, HDQFP100, HDQFP172
- Up to 32-channel DMA with up to 128 request sources using DMAMUX

Memory and memory interfaces

- Up to 4 MB program flash memory with ECC
- Up to 128 KB of flexible program or data flash memory
- Up to 512 KB SRAM with ECC, includes 96 KB of TCM RAM ensuring maximum CPU performance of fast control loops with minimal latency
- Data and instruction cache for each core to minimize performance impact of memory access latencies
- QuadSPI support



Mixed-signal analog

- Up to three 12-bit Analog-to-Digital Converters (ADC) with up to 24 channel analog inputs per module
- One Temperature Sensor (TempSense)
- Up to three Analog Comparators (CMP), with each comparator having an internal 8-bit DAC

Human-Machine Interface (HMI)

- Up to 145 GPIO pins
- Non-Maskable Interrupt (NMI)
- Up to 59 pins with wakeup capability
- Up to 32 pins with interrupt support

Power management

- Low-power Arm Cortex-M7 core with excellent energy efficiency, balanced with performance
- Power Management Controller (PMC) with simplified mode management (RUN and STANDBY)
- Supports peripheral specific clock gating. Only specific peripherals remain working in low power modes.

Communications interfaces

- Up to 16 serial communication interface (LPUART) modules, with LIN, UART and DMA support
- Up to six Low Power Serial Peripheral Interface (LPSPI) modules with DMA support
- Up to two Low Power Inter-Integrated Circuit (I2C) modules with DMA support
- Up to Six FlexCAN modules (with optional CAN-FD support)
- FlexIO module for flexible and high performance serial interfaces
- Up to one ethernet modules
- Up to two Synchronous Audio Interface (SAI) modules

Reliability, safety and security

- Up to two Internal Software Watchdog Timers (SWT)
- Error-Correcting Code (ECC) on all memories
- Error Detection Code (EDC) on data path
- Cyclic Redundancy Check (CRC) module
- 120-bit Unique Identification (ID) number
- Extended Cross domain Domain Controller (XRDC), providing protection for master core access rights
- Virtualization Wrapper (VIRT_WRAPPER), providing I/O protection

Debug functionality

- Serial Wire JTAG debug Port (SWJ-DP), with 2 pin Serial Wire Debug (SWD) for external debugger
- Debug Watchpoint and Trace (DWT), with four configurable comparators as hardware watchpoints
- Serial Wire Output (SWO)-synchronous trace data support
- Instrumentation Trace Macrocell (ITM) with software and hardware trace, plus time stamping
- CoreSight AHB Trace Macrocell (HTM)
- Flash Patch and Breakpoints (FPB) with ability to patch code and data from code space to system space
- Serial Wire Viewer (SWV): A trace capability providing displays of reads, writes, exceptions, PC Samples and print
- Full data trace for up to 16 output wide

- Embedded Cross Trigger (ECT) is used for multicore run-control and trace cross triggering, using CoreSight Cross Trigger Interface (CTI)

Timing and control

- Up to three enhanced modular I/O system (eMIOS), offering up to 72 timer channels (IC/OC/PWM)
- Up to two System Timer Modules (STM)
- Up to two Logic Control Units (LCU)
- Full cross triggering support for ADC / timer (BCTU)
- One Trigger MUX Control (TRGMUX) module
- Up to three Periodic Interrupt Timer (PIT) modules
- 32-bit Real Time Counter (RTC) with autonomous periodic interrupt (API) function

1 Overview

The MCXE31 product series further extends the highly-scalable portfolio of Arm® Cortex® - M4F MCX E24 series chips in the commercial and industrial industry with the Arm Cortex-M7 core at higher frequency, more memory, SIL 2 rating and advanced security module. With a focus on commercial and industrial environment robustness, the MCXE31 series devices are well suited to a wide range of applications in electrical harsh environments, and are optimized for cost-sensitive applications offering new, space saving package options. The MCXE31 series offers a broad range of memory, peripherals and performance options. Devices in this series share common peripherals and pin-out, allowing developers to migrate easily within a chip series or among other chip series to take advantage of more memory or feature integration.

2 Block diagram

The following figure shows the MCXE31xx product series block diagram:




Figure 1. MCXE31xx product series block diagram MCU

3 Feature comparison

The following table compares some of the prominent features related to memory and package options of these chips from the MCXE31x family/product series:

- MCXE315
- MCXE316
- MCXE317

- MCXE31B

Table 1. MCXE31 chip's feature comparison

Feature	Chip			
	MCXE315	MCXE316	MCXE317	MCXE31B
Core	1 x M7			
Safety/SIL	2			
Program flash memory	512 KB	1 MB	2 MB	4 MB
Data flash memory (KB)	64		128	
Total RAM (KB)	112KB (incl. 96KB TCM)	128KB (incl. 96KB TCM)	192KB (incl. 96KB TCM)	512KB (including 96KB TCM)
Standby RAM	16 KB	32 KB		
Security	EdgeLock Enclave (HSE_B)			
Frequency (MHz)	120			160
DMA channels	12			32
FlexCAN instances	3		6	6
EMAC instances	—			1
SAI instances	—			2
LPUART instances	4		8	16
LPSPi instances	4			6
I ² C instances	2			
FlexIO (incl. SENT support) channels	16		32	
QuadSPI instances	—			1 ¹
ADC instances	2			3
LPCMP instances	1		2	3
PIT instances	2			3
SWT instances	1			1
STM instances	1			2
LCU instances	2			
BCTU instances	1			
TRGMUX instances	1			
eMIOS instances	2			3
RTC instances	1			
172-HDQFP package	No		Yes	
100-HDQFP package	Yes			No
48-pin LQFP package	Yes		No	

1. 4-bit data width, SDR mode only

4 Ordering information (flash vs package)

The following table lists the available part numbers and their associated flash size / package.

Table 2. Ordering information

Orderable Part Number	Core	Core speed	Flash	RAM	Security	Ethernet	Package	Ambient Temperature
MCXE315M LF	Cortex M7	120MHz	512KB	112K SRAM	EdgeLock Enclave (HSE_B)	No	48 (7x7) LQFP	-40 to 135C
MCXE315M PA							100 (10x10) HDQFP	
MCXE316M LF			1MB	128K SRAM			48 (7x7) LQFP	
MCXE316M PA							100 (10x10) HDQFP	
MCXE317M PA							2MB	
MCXE317M PB		172 (16x16) HDQFP						
MCXE31BM PB		160MHz	4MB	512K SRAM		Yes		

4.1 Determining valid orderable parts

To determine the orderable part numbers for this device, please contact NXP sales representative.

5 General

5.1 Absolute maximum ratings

CAUTION

When the MCU is in an unpowered state, current injected through the chip pins may bias internal chip structures (for example, ESD diodes) and incorrectly power up these internal structures through inadvertent paths. The presence of such residual voltage may influence different chip-internal blocks in an unpredictable manner and may ultimately result in unpredictable chip behavior (for example, POR flag not set). Once in the illegal state, powering up the chip further and then applying reset will clear the illegal state. Injection current specified for the chip under the aspect of absolute maximum ratings represent the capability of the internal circuitry to withstand such condition without causing physical damage. Functional operation of the chip under conditions - specified as absolute maximum ratings - is not implied.

NOTE

Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in the following table for specific conditions. Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device. All the limits defined in the datasheet specification must be honored together and any violation to any one or more will not guarantee desired operation. Unless otherwise specified, all maximum and minimum values in the datasheet are across process, voltage, and temperature.

Table 3. Absolute maximum ratings

Symbol	Description	Min	Typ	Max	Unit
VDD_HV_A	Main I/O and analog supply voltage ^{1,2}	-0.3	—	6.0	V
VDD_HV_B	Secondary I/O supply voltage ^{1 2}	-0.3	—	6.0	V
V25	Flash memory supply (2.5 V), internally regulated ²	-0.3	—	2.9	V
V11	Core logic voltage supply (1.1 V), internally regulated ²	-0.3	—	1.26	V
VREFH	ADC high reference voltage ^{1,2}	-0.3	—	6.0	V
VREFL	ADC low reference voltage ²	-0.3	—	0.3	V
VGPIO_trans	Transient overshoot voltage allowed on I/O pin ^{1,2,3}	-	—	6.0	V
I_INJPAD_DC_ABS	Continuous DC input current (positive/negative) that can be injected into an I/O pin ⁴	-3	—	3	mA
I_INJSUM_DC_ABS	Sum of absolute value of injected currents on all the I/O pins (continuous DC limit) ^{4,5}	—	—	30	mA
TSTG	Storage ambient temperature ⁶	-55	—	150	°C

1. 6.0 V maximum for 10 hours over lifetime; 7.0 V maximum for 60 seconds over lifetime.
2. All voltages are referred to VSS unless otherwise specified.
3. When a low impedance voltage source, without current limitation, is connected to one or more I/O pins, the VGPIO_trans absolute max rating must be honored. During current injection, the voltage at the I/O pin or pins could go beyond this limit if (and ONLY IF) the injected current is being limited (I_INJPAD_DC_ABS is respected).
4. When the input pad voltage levels are close to VDD_HV_A (respectively to VDD_HV_B) or VSS, plus /minus the forward voltage of ESD diodes, practically, no current is being injected. When these limits are exceeded, the maximum input current spec must be honored. See MCXE31 Hardware Design Guidelines for more details and recommendations for protecting the devices against injection current.
5. If a positive injection current is present in one or more I/O pins, and the device is in Low-Speed RUN or STANDBY mode, the VDD_HV_A (or respectively, VDD_HV_B) may lift and cause unexpected behavior. Therefore, it is recommended to add external protection hardware, to safely cover this scenario.
6. TSTG specifies the storage temperature range. It is not the operating temperature range. Please refer to the Thermal operating characteristics table.

5.2 Voltage and current operating requirements

NOTE

Device functionality is guaranteed down to the LVR assert level, however electrical performance of 12-bit ADC, CMP with 8-bit DAC, IO electrical characteristics, and communication modules electrical characteristics will be degraded when voltage drops below 2.97 V.

Table 4. Voltage and current operating requirements

Symbol	Description	Min	Typ	Max	Unit	Condition
VDD_HV_A	Main I/O and analog supply voltage ¹	2.97	3.3 or 5.0	5.5	V	—
VDD_HV_B	Secondary I/O supply voltage ¹					
VREFH	ADC high reference voltage ^{1,2}					
VREFL	ADC low reference voltage ¹	-0.1	0	0.1	V	—
V25	Flash memory and clock supply (2.5 V), internally regulated ¹	—	2.5	—	V	—
V11	Core logic supply (1.1 V), internally regulated ¹	—	1.14	—	V	—
VGPIO	Input voltage range at any I/O or analog pin ^{1,3}	-0.3	—	VDD_HV_A/B + 0.3	V	—
VODPU	Open-drain pull-up voltage ^{1,4}	—	—	VDD_HV_A/B	V	—
IINJPAD_DC_OP	Continuous DC input current (positive/negative) that can be injected into an I/O pin ⁵	-3	—	3	mA	VDD_HV_A >= 3.6V
IINJPAD_DC_OP	Continuous DC input current (positive/negative) that can be injected into an I/O pin ⁵	-2	—	3	mA	VDD_HV_A >= 2.97V
IINJSUM_DC_OP	Sum of absolute value of injected currents on all the I/O pins (continuous DC limit) ^{5,6}	-30	—	30	mA	VDD_HV_A >= 3.6V
IINJSUM_DC_OP	Sum of absolute value of injected currents	-20	—	30	mA	VDD_HV_A >= 2.97V

Table continues on the next page...

Table 4. Voltage and current operating requirements...continued

Symbol	Description	Min	Typ	Max	Unit	Condition
	on all the I/O pins (continuous DC limit) ^{5,6}					
Vramp_slow	Supply ramp rate (slow) ^{1,7}	0.5	—	—	V/min	—
Vramp_fast	Supply ramp rate (fast) ^{1,7}	—	—	100	V/ms	—

1. All voltages are referred to VSS unless otherwise specified.
2. VREFH should always be equal to or less than VDD_HV_A + 0.1. Any positive differential voltage between VREFH and VDD_HV_A i.e., $VDD_HV_A < VREFH \leq VDD_HV_A + 0.1V$ is for RF-AC only. Appropriate decoupling capacitors should be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC.
3. Keeping the input voltage between this range practically ensures that no (noticeable) current is being injected. When exceeding these limits, the current being injected must be lower than IINJPAD_DC_OP, all the time.
4. Open-drain outputs must be pulled respectively to their supply rail (VDD_HV_A or VDD_HV_B).
5. When the input pad voltage levels are close to VDD_HV_A (respectively to VDD_HV_B) or VSS, plus /minus the forward voltage of ESD diodes, practically, no current is being injected. When these limits are exceeded, the maximum input current spec must be honored. Refer to the MCXE31 Hardware Design Guidelines AN for more details and recommendations for protecting the devices against injection current.
6. If a positive injection current is present in one or more I/O pins, and the device is in Low-Speed RUN or STANDBY mode, the VDD_HV_A (or respectively, VDD_HV_B) may lift and cause unexpected behavior. Therefore, it is recommended to add external protection hardware, to safely cover this scenario.
7. The MCU supply ramp rate parameter must be applicable to the MCU input/external supplies. The ramp rate assumes that the MCXE31 HW design guidelines available on www.nxp.com are followed.

If total power dissipation and maximum junction temperature allows. Please refer to Thermal operating characteristics table for the maximum junction temperature, and Thermal characteristics table for the thermal characteristics, to determine the maximum power dissipation allowed for a given package.

5.3 Thermal operating characteristics

Table 5. Thermal operating characteristics

Symbol	Description	Min	Typ	Max	Unit	Condition
TA	Ambient temperature ¹	-40	—	135	°C	M- Grade
TJ	Junction temperature ^{2,3,4}	—	—	135	°C	—

1. The device may operate at maximum TA rating as long as TJ maximum of 135 °C is not exceeded. The simplest method to determine TJ is: $TJ = TA + R\theta_{JA} \times \text{chip power dissipation}$.
2. The device operating specification is not guaranteed beyond 135 °C TJ.
3. The maximum operating requirement applies to all chapters unless otherwise specifically stated.
4. Operating at maximum conditions for extended periods may affect device reliability. Refer to Product Lifetime Usage application note (AN14180).

5.4 ESD and Latch-up Protection Characteristics

Table 6. ESD and Latch-up Protection Characteristics

Symbol	Description	Min	Typ	Max	Unit
V _{hbm}	Electrostatic discharge voltage, human body model (HBM) ^{1,2}	-2000	—	2000	V
V _{cdm}	Electrostatic discharge voltage, charged-device model (CDM), all pins except corner ^{1,3}	-500	—	500	V
V _{cdm}	Electrostatic discharge voltage, charged-device model (CDM), corner pins ^{1,3}	-750	—	750	V
I _{lat}	Latch-up current at ambient temperature of 125°C ⁴	-100	—	100	mA

1. Device failure is defined as: "If after exposure to ESD pulses, the device does not meet specification requirements."
2. This parameter is tested in conformity with JEDEC-JS-001.
3. This parameter is tested in conformity with JEDEC-JS-002.
4. This parameter is tested in conformity with JEDEC-JESD78.

5.5 Thermal Attributes

5.5.1 Description

The tables in the following sections describe the thermal characteristics of the device.

NOTE

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

5.5.2 Thermal characteristics

Thermal Design and Characteristics

- Junction temperature of the device does not solely depend on package thermal resistance but is also a function of chip power dissipation, PCB attributes, environmental conditions (ambient temperature & air flow) and cumulative effects of other heat generating ICs on the PCB.
- The appropriate thermal design must be carried out on package so that it can safely dissipate the necessary amount of power needed for it to function properly without exceeding the maximum junction temperature. This may involve adding a cooling solution on the package, creating thermal enhancements on the PCB and improving environmental conditions.
- The customer is encouraged to use the package model to perform design and risk assessment through simulations. Package models in FloTHERM or Icepak formats can be obtained under NDA from the sales team.

Thermal Ratings

- The table below is the package thermal ratings for LQFP and HDQFP package variants. These numbers are derived through simulations based on standardized tests as described in the footnotes.

- Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment :

Table 7. Thermal characteristics

Rating	Conditions	Symbol	Package	Device			Unit
				MCXE315/ MCXE316	MCXE317	MCXE31B	
Thermal resistance, Junction to Ambient (Natural Convection) ¹	Four-layer board (2s2p) ²	$R_{\theta JA}$	48-LQFP	45	NA	NA	°C/W
			100-HDQFP	35.3	38	NA	°C/W
			172-HDQFP	NA	30.5	28.9	°C/W
Thermal characterization parameter, Junction-to-Top of package ¹	Natural Convection	Ψ_{JT}	48-LQFP	2	NA	NA	°C/W
			100-HDQFP	0.66	0.8	NA	°C/W
			172-HDQFP	NA	0.5	0.4	°C/W

1. Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment
2. Thermal test board meets JEDEC specification for this package (JESD51-9).

6 Power management

6.1 Power mode transition operating behaviors

6.1.1 Power mode transition operating behavior

The values in the table below are provided for reference only.

Table 8. Power mode transition operating behaviour

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
tMODE_STDBYENTRY	RUN --> STANDBY transition time	—	955	—	ns	—	—
tMODE_STDBYEXIT_FAST	STANDBY --> RUN transition time, fast standby exit	—	53	—	us	FIRC ON @48MHz in Standby	—
tMODE_STDBYEXIT	STANDBY --> RUN transition time, normal standby exit	—	80	—	us	—	—

6.1.2 Boot time, HSE firmware not installed

Table 9. Boot time, HSE firmware not installed

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
tBOOT_noHSE	After a POR event, amount of time to execution of the first instruction of the application core, when HSE firmware is not installed. (HSE FW feature flag is disabled)	—	2	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—

6.1.3 Boot time, HSE firmware installed

The following table provides the boot time of the MCXE31 SBAF and Firmware initialization. To obtain the total boot time, the corresponding user code verification time must be added.

Table 10. Boot time, HSE firmware installed

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
tBOOT_HSE_NONSECURE	After a POR event, amount of time to execution of the first instruction of the application core, when HSE firmware is installed. (BOOT_SEQ = 0)	—	—	3	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tBOOT_HSE	After a POR event, amount of time to execution of the first instruction of the application core, when HSE firmware is installed.	—	12.36	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tBOOT_HSE	After a POR event, amount of time to execution of the first instruction of the application core, when HSE firmware is installed.	—	9.51	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—
tBOOT_HSE	After a POR event, amount of time to execution of the first instruction of the application core,	—	10.91	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—

Table continues on the next page...

Table 10. Boot time, HSE firmware installed...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
	when HSE firmware is installed.						

6.1.4 HSE firmware memory verification time examples

Table 11. HSE firmware memory verification time examples

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
tCMAC_64KB	Memory verification of 64 KB of application firmware, using AES-128 CMAC cipher.	—	11.3	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tCMAC_1024KB	Memory verification of 1024 KB of application firmware, using AES-128 CMAC cipher.	—	176	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tGMAC_64KB	Memory verification of 64 KB of application firmware, using AES-128 GMAC cipher.	—	3.2	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tGMAC_1024KB	Memory verification of 1024 KB of application firmware, using AES-128 GMAC cipher.	—	46.8	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tHMAC_64KB	Memory verification of 64 KB of application firmware, using AES-128 HMAC cipher.	—	1.74	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tHMAC_1024KB	Memory verification of 1024 KB of application firmware, using AES-128 HMAC cipher.	—	22.87	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tRSA_64KB	Memory verification of 64 KB of application firmware, using RSA 2048 cipher.	—	31.03	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—

Table continues on the next page...

Table 11. HSE firmware memory verification time examples...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
tRSA_1024KB	Memory verification of 1024 KB of application firmware, using RSA 2048 cipher.	—	52.15	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tECDSA_64KB	Memory verification of 64 KB of application firmware, using ECDSA 521 bits cipher.	—	126.46	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tECDSA_1024KB	Memory verification of 1024 KB of application firmware, using ECDSA 521 bits cipher.	—	147.53	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tSHA2_256_64KB	Memory verification of 64 KB of application firmware, using SHA2 256 bits cipher.	—	1.62	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tSHA2_256_1024KB	Memory verification of 1024 KB of application firmware, using SHA2 256 bits cipher.	—	22.73	—	ms	Device running from FIRC (clocking option D). CORE_CLK = 48 MHz; HSE_CLK = 48 MHz.	—
tCMAC_64KB	Memory verification of 64 KB of application firmware, using AES-128 CMAC cipher.	—	6.67	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tCMAC_1024KB	Memory verification of 1024 KB of application firmware, using AES-128 CMAC cipher.	—	105.24	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tGMAC_64KB	Memory verification of 64 KB of application firmware, using AES-128 GMAC cipher.	—	1.85	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tGMAC_1024KB	Memory verification of 1024 KB of application firmware,	—	28.03	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160	—

Table continues on the next page...

Table 11. HSE firmware memory verification time examples...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
	using AES-128 GMAC cipher.					MHz; HSE_CLK = 80 MHz.	
tHMAC_64KB	Memory verification of 64 KB of application firmware, using AES-128 HMAC cipher.	—	0.98	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tHMAC_1024KB	Memory verification of 1024 KB of application firmware, using AES-128 HMAC cipher.	—	13.68	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tRSA_64KB	Memory verification of 64 KB of application firmware, using RSA 2048 cipher.	—	17.39	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tRSA_1024KB	Memory verification of 1024 KB of application firmware, using RSA 2048 cipher.	—	23.32	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tECDSA_64KB	Memory verification of 64 KB of application firmware, using ECDSA 521 bits cipher.	—	72.2	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tECDSA_1024KB	Memory verification of 1024 KB of application firmware, using ECDSA 521 bits cipher.	—	84.91	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tSHA2_256_64KB	Memory verification of 64 KB of application firmware, using SHA2 256 bits cipher.	—	0.9	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tSHA2_256_1024KB	Memory verification of 1024 KB of application firmware, using SHA2 256 bits cipher.	—	13.6	—	ms	Device running from PLL (clocking option A). CORE_CLK = 160 MHz; HSE_CLK = 80 MHz.	—
tCMAC_64KB	Memory verification of 64 KB of	—	4.5	—	ms	Device running from PLL (clocking option	—

Table continues on the next page...

Table 11. HSE firmware memory verification time examples...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
	application firmware, using AES-128 CMAC cipher.					B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	
tCMAC_1024KB	Memory verification of 1024 KB of application firmware, using AES-128 CMAC cipher.	—	69.9	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—
tGMAC_64KB	Memory verification of 64 KB of application firmware, using AES-128 GMAC cipher.	—	1.3	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—
tGMAC_1024KB	Memory verification of 1024 KB of application firmware, using AES-128 GMAC cipher.	—	18.7	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—
tHMAC_64KB	Memory verification of 64 KB of application firmware, using AES-128 HMAC cipher.	—	0.7	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—
tHMAC_1024KB	Memory verification of 1024 KB of application firmware, using AES-128 HMAC cipher.	—	9.12	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—
tRSA_64KB	Memory verification of 64 KB of application firmware, using RSA 2048 cipher.	—	15.4	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—
tRSA_1024KB	Memory verification of 1024 KB of application firmware, using RSA 2048 cipher.	—	23.8	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—
tECDSA_64KB	Memory verification of 64 KB of application firmware, using ECDSA 521 bits cipher.	—	53.95	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—

Table continues on the next page...

Table 11. HSE firmware memory verification time examples...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
tECDSA_1024KB	Memory verification of 1024 KB of application firmware, using ECDSA 521 bits cipher.	—	62.34	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—
tSHA2_256_64KB	Memory verification of 64 KB of application firmware, using SHA2 256 bits cipher.	—	0.64	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—
tSHA2_256_1024KB	Memory verification of 1024 KB of application firmware, using SHA2 256 bits cipher.	—	9.07	—	ms	Device running from PLL (clocking option B). CORE_CLK = 120 MHz; HSE_CLK = 120 MHz.	—

6.2 Supply Monitoring

Certain monitors are present on certain devices. See Power Management chapter in reference manual.

Table 12. Supply Monitoring

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
LVD_V15	Low Voltage Detect (LVD) on V15, deassert threshold (in FPM)	1.34	1.38	1.42	V	—	—
HVD_V15	High Voltage Detect (HVD) on V15, assert threshold (in FPM)	—	2.5	—	V	—	—
LVR_VDD_HV_A	LVR on VDD_HV_A, assert threshold (in FPM)	2.77	2.85	2.93	V	—	—
LVR_VDD_HV_A	LVR on VDD_HV_A, assert threshold (in RPM)	2.77	2.85	2.93	V	—	—
—	VDD_HV_A LVR monitor hysteresis	—	18.75	—	mV	—	—
HVD_VDD_HV_A	HVD on VDD_HV_A, assert threshold (in FPM)	5.787	5.887	5.987	V	—	—

Table continues on the next page...

Table 12. Supply Monitoring...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
—	VDD_HV_A HVD monitor hysteresis	—	37.5	—	mV	—	—
LVR_VDD_HV_B	LVR on VDD_HV_B, assert threshold (in RPM)	2.77	2.85	2.93	V	—	—
HVD_VDD_HV_B	HVD on VDD_HV_B, assert threshold (in FPM)	5.787	5.887	5.987	V	—	—
LVD_VDD_HV_A	Low Voltage Detect (LVD5A) on VDD_HV_A, assert threshold (in FPM)	4.33	4.41	4.49	V	—	—
—	VDD_HV_A LVD monitor hysteresis	—	37.5	—	mV	—	—
VPOR_VDD_HV_A	Power-On-Reset (VPOR) on VDD_HV_A, deassert threshold	0.9	1.5	2.2	V	—	—
VREF12	Bandgap reference, trimmed	1.18	1.2	1.22	V	—	—


6.3 Recommended Decoupling Capacitors

Table 13. Recommended Decoupling Capacitors

Symbol	Description	Min	Typ	Max	Unit
CDEC	Decoupling capacitor (one per supply pin) ^{1,2,3}	70	100	—	nF
CBULK	Input supply bulk capacitor ^{2,4,5,6}	—	4.7	—	μF
COUT_V11	V11 (1.1V Regulator) output capacitor (MCXE315/MCXE316/MCXE317 and MCXE31B) ²	—	1	—	μF
COUT_V25	V25 (2.5V Regulator) output capacitor ^{1,2}	140	220	—	nF

1. These capacitors must be placed as close as possible to the corresponding supply and ground pins.
2. All capacitors must be low ESR ceramic capacitors (for example, X7R). The minimum recommendation is after considering component aging and tolerance.
3. Optionally, 1 nF capacitors can be added in parallel to the decoupling capacitors.
4. These capacitors must be placed close to the source.
5. For devices where the VDD_HV_B domain is present, if the VDD_HV_B supply is different supply from VDD_HV_A, a dedicated bulk capacitor is needed.
6. It is also possible to use higher capacitance values (for example, 10 μF) in place of the 4.7 μF capacitor.

6.3.1 Recommended Decoupling Capacitor diagrams






Figure 3. 100-pin HDQFP decoupling capacitor pinout diagram (MCXE315/MCXE316 and MCXE317)




Figure 4. 172-pin HDQFP decoupling capacitor pinout diagram (MCXE317)





Figure 5. 172-pin HDQFP decoupling capacitor pinout diagram (MCXE31B)

6.4 V15 regulator (BJT option, NPN ballast transistor control) electrical specifications

MCXE31B support a linear regulator stage, with a dedicated pin to control an external NPN bipolar transistor. The chip hardware design guidelines document lists the recommended part numbers for the external devices.

Table 14. V15 regulator (BJT option, NPN ballast transistor control) electrical specifications

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
V15	V15 output	—	1.51	—	V	—	—
V15	V15 input	—	1.5	—	V	—	—
IBCTL	IBCTL (V15 reg) source	10	—	—	mA	—	—
IBCTL	IBCTL (V15 reg) sink	—	—	-50	uA	—	—
tsettle_lm	Required setting time from activating last mile regulator to load change	2	—	—	us	—	—
VDD_HV_NPN	Input voltage supply for NPN external ballast transistor	2.5	3.3 or 5	—	V	—	—



6.5 Supply currents

NOTE

All data in this table is preliminary and based on first samples.

Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assumes VDD_HV_A = VREFH = 5 V, VDD_HV_B = 5V (if the VDD_HV_B domain present in the device), temperature = 25 °C, and typical silicon process unless otherwise stated. In STANDBY configuration, no current flows through the V15 supply.

Table 15. STANDBY mode supply currents

Chip	Ambient Temperature (°C)	STANDBY ¹			
		VDD_HV_A ²			VDD_HV_B ²
		All clocks & peripherals OFF (µA)	SIRC ON (µA)	FIRC ON (24 MHz) (mA)	All Config. (µA)
MCXE31B	25, typ ³	50	52	0.91	1.8
	25, max ⁴	153	153	1.09	3.8
	85, typ ³	315	316	1.18	6.1
	85, max ⁴	900	910	1.78	15.4
	105, typ ³	498	530	1.40	8.5
	105, max ⁴	1672	1682	2.55	26.2
	125, typ ³	932	998	1.88	18.5
	125, max ⁴	2638	2650	3.5	47.3
MCXE317	25, typ ³	40	41	0.887	NA
	25, max ⁴	79	80	1.031	
	85, typ ³	178	178	1.027	
	85, max ⁴	496	497	1.422	
	105, typ ³	350	346	1.197	
	105, max ⁴	994	997	1.924	
	125, typ ³	620	611	1.457	
	125, max ⁴	1788	1792	2.761	
MCXE315/ MCXE316	25, typ ³	38.9	39.8	1.365	NA
	25, max ⁴	77.2	79.8	1.823	
	85, typ ³	144.3	144.9	1.480	
	85, max ⁴	491.5	494.8	2.263	
	105, typ ³	263.8	264.2	1.559	
	105, max ⁴	937.4	947.1	2.597	

Table continues on the next page...

Table 15. STANDBY mode supply currents...continued

	125, typ ³	508.5	510	1.811	
	125, max ⁴	1740.1	1760.3	3.488	

1. See the configurations in [Table 21](#).
2. IO load current is not included. The actual current requirements for IOs will depend on the I/O configuration in the application.
3. "typ" is indicative of the average current numbers at the nominal internally regulated V11 supply voltage, VDD_HV_A = 5.0V, VDD_HV_B = 5.0V, for the typical silicon process..
4. "max" is indicative of the maximum current numbers at the maximum internally regulated V11 supply voltage (1.16 V), VDD_HV_A = 5.5V, VDD_HV_B = 5.5V, for the fast silicon process.

NOTE

All data in this table is preliminary and based on first samples.

Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assumes VDD_HV_A = VREFH = 5 V, VDD_HV_B = 5V (if the VDD_HV_B domain present in the device), temperature = 25 °C, and typical silicon process unless otherwise stated.

Table 16. Low speed RUN mode supply currents

Chip	Ambient Temperature (°C)	Low Speed RUN Mode (mA) ¹												
		BOOT Mode ² [Clock Option C] FIRC @ 24 MHz [Last Mile Disabled]		BOOT Mode ² [Clock Option C] FIRC @ 24 MHz [Last Mile Enabled]		Low Speed RUN ² [Clock Option E] FIRC @3 MHz [Last Mile Disabled]		Low Speed RUN ² [Clock Option E] FIRC @3 MHz [Last Mile Enabled]		Low Speed RUN ² [Clock Option D] FIRC @48 MHz [Last Mile Disabled]		Low Speed RUN ² [Clock Option D] FIRC @48 MHz [Last Mile Enabled]		All Config ² .
		VDD_HV_A ^{3,4}	V15 ⁵ / V11	VDD_HV_A ^{3,4}	V15 ⁵ / V11	VDD_HV_A ^{3,4}	V15 ⁵ / V11	VDD_HV_A ^{3,4}	V15 ⁵ / V11	VDD_HV_A ^{3,4}	V15 ⁵ / V11	VDD_HV_A ^{3,4}	V15 ⁵ / V11	
MCXE31B	25, typ ⁶	20.5	-	2.8	17.9	6.4	-	2.8	4.5	37.2	-	2.9	34	0.6
	25, max ⁷	29.4	-	3.3	27.2	14.8	-	3.3	12.6	46.8	-	3.4	46.6	0.8
	85, typ ⁶	34.2	-	2.9	31.2	19.7	-	2.9	17.5	50.4	-	2.9	47.3	0.6
	85, max ⁷	71.6	-	3.5	68.7	56.2	-	3.4	54	89.1	-	3.5	86.2	0.8
	105, typ ⁶	46.1	-	2.9	43.1	31.7	-	2.9	29.3	62.2	-	2.9	59.2	0.6
	105, max ⁷	114	-	3.7	111	99.1	-	3.6	96.1	131	-	3.9	128	0.8

Table continues on the next page...

Table 16. Low speed RUN mode supply currents...continued

	125, typ ⁶	69.9	-	3.0	66.8	55.8	-	3.0	53.1	86	-	3.1	83	0.6
	125, max ⁷ ,	161	-	4.2	159	148	-	4.1	145	178	-	4.3	176	0.8
MCXE317	25, typ ⁶	15	NA	NA	5	NA	NA	26	NA	NA	NA			
	25, max ⁷	20			10			32						
	85, typ ⁶	20			10			31						
	85, max ⁷	35.2			24.6			46.4						
	105, typ ⁶	26.1			16.2			37						
	105, max ⁷	52.9			42.6			64.2						
	125, typ ⁶	35.3			25.3			46.4						
	125, max ^{7, 9, 10}	79.8			66.9			90.1						
MCXE315/ MCXE316	25, typ ⁶	12.9	NA	NA	4.4	NA	NA	22.4	NA	NA	NA			
	25, max ⁷	14.9			6.0			24.8						
	85, typ ⁶	16.0			7.5			25.6						
	85, max ⁷	31.0			22.2			41.1						
	105, typ ⁶	19.1			10.5			28.7						
	105, max ⁷	45.8			36.8			55.6						
	125, typ ⁶	25.2			16.5			34.7						
	125, max ^{7, 8, 10}	73.2			64.3			82.4						

1. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.
2. See the example configurations in [Table 21](#)
3. IO load current is not included. The actual current requirements for IOs will depend on the I/O configuration in the application.
4. RUN IDD @ VDD_HV_A includes Flash memory read current from the V25 voltage rail.
5. RUN IDD @ V15 includes Flash memory read current from the V11 voltage rail
6. "typ" is indicative of the average current numbers at the nominal internally regulated V11 supply voltage, VDD_HV_A = 5.0V, VDD_HV_B = 5.0V, V15 = 1.5V, for the typical silicon process.
7. "max" is indicative of the maximum current numbers at the maximum internally regulated V11 supply voltage (1.16 V), VDD_HV_A = 5.5V, VDD_HV_B = 5.5V, V15 = 1.65V, for the fast silicon process.
8. For the maximum allowable RUN current in an application, the junction temperature must be kept below the maximum specification, $T_J < 150^{\circ}\text{C}$, to avoid self-heating.
9. For the maximum allowable RUN current in an application, the junction temperature must be kept below the maximum specification, $T_J < 150^{\circ}\text{C}$, to avoid self-heating.
10. If the total power dissipation would cause the junction temperature to be exceeded when VDD_HV_A is at 5V, then VDD_HV_A should be limited to operate at 3.3V.

NOTE

All data in this table is preliminary and based on first samples.

Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assumes VDD_HV_A = VREFH = 5 V, VDD_HV_B = 5V (if the VDD_HV_B domain present in the device), temperature = 25 °C and typical silicon process unless otherwise stated.

Table 17. RUN mode supply currents (peripherals disabled) for MCXE31B

Chip	Ambient Temperature (°C)	RUN Mode (mA) ¹				
		Min. Config. ² [Clock Option F] Cortex M7 @80 MHz	Min. Config. ² [Clock Option B] Cortex M7 @120 MHz	Min. Config. ² [Clock Option A] Cortex M7 @160 MHz	All. Config. ²	All. Config. ²
		V15 ³ / V11	V15 ³ / V11	V15 ³ / V11	VDD_HV_B ⁴	VDD_HV_A ^{4,5}
MCXE31B	25, typ ⁶	51.3	54.8	69.6	0.6	3.1
	25, max ⁷	60.2	64.5	80.4	0.8	3.6
	85, typ ⁶	64.5	68.1	83.1	0.6	3.2
	85, max	104	108	124	0.8	3.9
	105, typ	75.4	79	93.9	0.6	3.2
	105, max ⁷	145	149	166	0.8	4.0
	125, typ	97.4	101.2	116.4	0.6	3.3
	125, max ⁸	191	196	212	0.8	4.3

1. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.
2. See the configurations in [Table 22](#).
3. RUN IDD @ V15 includes Flash memory read current from the V11 voltage rail.
4. IO load current is not included. The actual current requirements for IOs will depend on the I/O configuration in the application.
5. RUN IDD @ VDD_HV_A includes Flash memory read current from the V25 voltage rail.
6. "typ" is indicative of the average current numbers at the nominal internally regulated V11 supply voltage, VDD_HV_A = 5.0V, VDD_HV_B = 5.0V, V15 = 1.5V, for the typical silicon process.
7. "max" is indicative of the maximum current numbers at the maximum internally regulated V11 supply voltage (1.16 V), VDD_HV_A = 5.5V, VDD_HV_B = 5.5V, V15 = 1.65V, for the fast silicon process.
8. For the maximum allowable RUN current in an application, the junction temperature must be kept below the maximum specification, T_J < 150°C, to avoid self-heating.

NOTE

The data in this table is preliminary and based on first samples.

Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assumes VDD_HV_A = VREFH = 5 V, VDD_HV_B = 5V (if the VDD_HV_B domain present in the device), temperature = 25 °C and typical silicon process unless otherwise stated.

Table 18. RUN mode supply currents (peripherals disabled) for MCXE315/MCX316 and MCXE317

Chip	Ambient Temperature (°C)	RUN Mode (mA) ¹			
		Min. Config. ² Cortex M7 @80 MHz [Clock Option F]		Min. Config. ² Cortex M7 @120 MHz [Clock Option B]	
		VDD_HV_A ^{3,4}	V15 ⁵ / V11	VDD_HV_A ^{3,4}	V15 ⁵ / V11
MCXE317	25, typ ⁶	37	NA	37	NA
	25, max ⁷	44		47	
	85, typ ⁶	42		43	
	85, max ⁷	58.5		59.7	
	105, typ ⁶	48.1		48.7	
	105, max ⁷	76.4		77.8	
	125, typ ⁶	56.5		57	
	125, max ^{7,8,9}	98.7		99.9	
MCXE315/MCX316	25, typ ⁶	34.9	NA	36.5	NA
	25, max ⁷	39.1		41.1	
	85, typ ⁶	38.1		39.8	
	85, max ⁷	54.2		55.9	
	105, typ ⁶	41.5		43.2	
	105, max ⁷	69.1		71.1	
	125, typ ⁶	47.7		49.4	
	125, max ^{7,8,9}	97		99.1	

1. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.

2. See the configurations in [Table 22](#).

- IO load current is not included. The actual current requirements for IOs will depend on the I/O configuration in the application.
- RUN IDD @ VDD_HV_A includes Flash memory read current from the V25 voltage rail.
- RUN IDD @ V15 includes Flash memory read current from the V11 voltage rail.
- “typ” is indicative of the average current numbers at the nominal internally regulated V11 supply voltage, VDD_HV_A = 5.0V, VDD_HV_B = 5.0V, V15 = 1.5V, for the typical silicon process.
- “max” is indicative of the maximum current numbers at the maximum internally regulated V11 supply voltage (1.16 V), VDD_HV_A = 5.5V, VDD_HV_B = 5.5V, V15 = 1.65V, for the fast silicon process.
- For the maximum allowable RUN current in an application, the junction temperature must be kept below the maximum specification, $T_J < 150^{\circ}\text{C}$, to avoid self-heating.
- If the total power dissipation would cause the junction temperature to be exceeded when VDD_HV_A is at 5V, then VDD_HV_A should be limited to operate at 3.3V.

NOTE

The data in this table is preliminary and based on first samples.

Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assumes VDD_HV_A = VREFH = 5 V, VDD_HV_B = 5V (if the VDD_HV_B domain present in the device), temperature = 25 °C and typical silicon process unless otherwise stated.

Table 19. Example RUN mode configuration supply currents for MCXE31B

Chip	Ambient Temperature (°C)	RUN Mode (mA) ¹				
		Config. 1 ² Cortex M7 @160 MHz	Config. 2 ² Cortex M7 @120 MHz	Config. 3 ² Cortex M7 @80 MHz	All Config. ²	All Config. ²
		V15 ³ / V11	V15 ³ / V11	V15 ³ / V11	VDD_HV_B ⁴	VDD_HV_A ^{4,5}
MCXE31B	25, typ ⁶	102	80	68	0.6	3.1
	25, max ⁷	115	92	79	0.8	3.6
	85, typ ⁶	116	94	81.8	0.6	3.2
	85, max ⁷	160	137	123	0.8	3.9
	105, typ ⁶	128	105	93	0.6	3.2
	105, max ⁷	203	179	165	0.8	4.0
	125, typ ⁶	151	128	116	0.6	3.3
	125, max ^{7,8}	250	226	213	0.8	4.5

- Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.
- See the configurations in [Table 22](#).
- RUN IDD @ V15 includes Flash memory read current from the V11 voltage rail.

4. IO current is not included. The actual current requirements for IOs will depend on the I/O configuration in the application.
5. RUN IDD @ VDD_HV_A includes Flash memory read current from the V25 voltage rail.
6. “typ” is indicative of the average current numbers at the nominal internally regulated V11 supply voltage, VDD_HV_A = 5.0V, VDD_HV_B = 5.0V, V15 = 1.5V, for the typical silicon process.
7. “max” is indicative of the maximum current numbers at the maximum internally regulated V11 supply voltage (1.16 V), VDD_HV_A = 5.5V, VDD_HV_B = 5.5V, V15 = 1.65V, for the fast silicon process.
8. For the maximum allowable RUN current in an application, the junction temperature must be kept below the maximum specification, $T_J < 150^{\circ}\text{C}$, to avoid self-heating.

Table 20. Example RUN mode configuration supply currents for MCXE315/MCXE316 and MCXE317

Chip	Ambient Temperature ($^{\circ}\text{C}$)	RUN Mode (mA) ¹			
		Config. 1 ² Cortex M7 @120 MHz		Config. 2 ² Cortex M7 @80 MHz	
		VDD_HV_A ^{3,4}	V15 ⁵ /V11	VDD_HV_A ^{3,4}	V15 ⁵ /V11
MCXE317	25, typ ⁶	54	NA	44	NA
	25, max ⁷	62		54	
	85, typ ⁶	60		49	
	85, max ⁷	76.4		66.3	
	105, typ ⁶	65.8		55	
	105, max ⁷	94.4		84.4	
	125, typ ⁶	78.6		64.7	
	125, max ^{7, 8, 9}	120.7		110.5	
MCXE315 and MCXE316	25, typ ⁶	53.4	NA	43	NA
	25, max ⁷	57.7		51.2	
	85, typ ⁶	56.8		50.8	
	85, max ⁷	73.2		66	
	105, typ ⁶	60.1		54	
	105, max ⁷	88.5		81.9	
	125, typ ⁶	66.3		60.2	
	125, max ^{7, 8, 9}	115.3		109.3	

1. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.

2. See the configurations in [Table 22](#).
3. IO current is not included. The actual current requirements for IOs will depend on the I/O configuration in the application.
4. RUN IDD @ VDD_HV_A includes Flash memory read current from the V25 voltage rail.
5. RUN IDD @ V15 includes Flash memory read current from the V11 voltage rail.
6. "typ" is indicative of the average current numbers at the nominal internally regulated V11 supply voltage, VDD_HV_A = 5.0V, VDD_HV_B = 5.0V, V15 = 1.5V, for the typical silicon process
7. "max" is indicative of the maximum current numbers at the maximum internally regulated V11 supply voltage (1.16 V), VDD_HV_A = 5.5V, VDD_HV_B = 5.5V, V15 = 1.65V, for the fast silicon process
8. For the maximum allowable RUN current in an application, the junction temperature must be kept below the maximum specification, $T_J < 150^{\circ}\text{C}$, to avoid self-heating.
9. If the total power dissipation would cause the junction temperature to be exceeded when VDD_HV_A is at 5V, then VDD_HV_A should be limited to operate at 3.3V.

6.6 Operating mode

Table 21. STANDBY and low speed RUN configuration options

MODULE	STANDBY All OFF	STANDBY SIRC ON	STANDBY FIRC ON	BOOT Mode (OptionC ¹ , FIRC @24 MHz)	Low Speed RUN (OptionE ¹ , FIRC @ 3MHz)	FIRC Mode (OptionD ¹ , FIRC @48 MHz)
Core M7	OFF	OFF	OFF	24 MHz	3 MHz	48 MHz
ELE_HSEB	OFF	OFF	OFF	24 MHz	3 MHz	48 MHz
FIRC	OFF	OFF	24 MHz	24 MHz	3 MHz	48 MHz
FXOSC	OFF	OFF	OFF	OFF	OFF	OFF
SIRC	OFF	ON	OFF	ON	ON	ON
PLL	OFF	OFF	OFF	OFF	OFF	OFF
Flash	OFF	OFF	OFF	ON	ON	ON
eDMA	OFF	OFF	OFF	ON	ON	ON
FlexCAN	All OFF	All OFF	All OFF	All OFF	All OFF	All OFF
LPUART	All OFF	All OFF	All OFF	All OFF	All OFF	All OFF
LPSPi	All OFF	All OFF	All OFF	All OFF	All OFF	All OFF
LPI2C	All OFF	All OFF	All OFF	All OFF	All OFF	All OFF
EMAC/GMAC	OFF	OFF	OFF	OFF	OFF	OFF
eMIOS	All OFF	All OFF	All OFF	All OFF	All OFF	All OFF
SAR_ADC	All OFF	All OFF	All OFF	All OFF	All OFF	All OFF
LPCMP	All OFF	All OFF	All OFF	All OFF	All OFF	All OFF

1. See clocking use case examples in the Clocking chapter of the MCXE31 Reference Manual.

Table 22. RUN mode configuration options

MODULE	Min. Config. (OptionF ¹), PLL@80 MHz	Min. Config. (OptionB ¹), PLL@120 MHz	Min. Config. (OptionA ¹), PLL@160 MHz	Config. 1 Cortex M7 @160MHz	Config. 2 Cortex M7 @120MHz	Config. 35 Cortex M7 @80MHz
Core M7	80 MHz	120 MHz	160 MHz	160 MHz	120 MHz	80 MHz
ELE_HSEB ²	80 MHz	120 MHz	80 MHz	80 MHz	120 MHz	80 MHz
FIRC	ON	ON	ON	ON	ON	ON
FXOSC	ON	ON	ON	ON	ON	ON
SIRC	ON	ON	ON	ON	ON	ON
PLL	ON	ON	ON	ON	ON	ON
Flash	ON	ON	ON	ON	ON	ON
eDMA	ON	ON	ON	ON	ON	ON
FlexCAN ³	All OFF	All OFF	All OFF	2x	6x	1x
LPUART ⁴	All OFF	All OFF	All OFF	4x	8x	7x
LPSP1 ⁵	All OFF	All OFF	All OFF	4x	4x	3x
LPI2C ⁶	All OFF	All OFF	All OFF	2x	2x	All OFF
EMAC/GMAC ⁷	OFF	OFF	OFF	OFF	OFF	OFF
SAI	OFF	OFF	OFF	OFF	OFF	OFF
QSPI	OFF	OFF	OFF	OFF	OFF	OFF
eMIOS ⁸	All OFF	All OFF	All OFF	3x	2x	2x
SAR_ADC ⁹	All OFF	All OFF	All OFF	3x	2x	2x
LPCMP ¹⁰	All OFF	All OFF	All OFF	2x	All OFF	All OFF

1. See clocking use case examples in the Clocking chapter of the MCXE31 Reference Manual.

2. ELE_HSEB: After start-up, the HSE core is in WFI.

3. • FlexCAN0: Transmitting an 8-byte CAN-FD data frame at 5 Mbps, every 10 ms.

• FlexCAN1: Transmitting a 64-byte CAN-FD data frame at 2 Mbps, every 20 ms.

• FlexCAN2-5: Transmitting an 8-byte CAN data frame at 500 Kbps, every 20 ms.

4. LPUART0-15: Transmitting at 19200 bps, every 100ms.

5. • LPSP10: Transmitting 32 bits at 20 Mbps (GPIO Fast pads), every 5 ms.

• LPSP11-5: Transmitting 32 bits at 1 Mbps, every 5 ms.

6. LPI2C0-1: Transmitting 3 bytes at 400 Kbps, every 100ms.

7. EMAC/GMAC: ON for MII interface.

8. • eMIOS0: 6 channels in PWM mode @ 20 KHz.

• eMIOS1-2: 8 channels in PWM mode @ 400 Hz.

9. • SAR_ADC0: 16 channels at 400 Hz rate, BCTU triggered.
 • SAR_ADC1-2: 4 channels at 20 KHz rate, BCTU triggered.
10. LPCMP0: 8 channels enabled; LPCMP1-2: 4 channels enabled.

6.7 Cyclic wake-up current

The cyclic wake-up current is the calculated average current consumption during the periodic switching between RUN mode and STANDBY mode. This average current can be calculated with the following formula:

$$ICYCL = RUN \text{ Current According to Ratio} + STANDBY \text{ Current According to Ratio}$$

Where the Current According to Ratio value is calculated as follows:

$$Current \text{ According to Ratio} = Supply \text{ Current} \times Ratio \text{ of Duration}$$

As an example, the following data was obtained with an application that periodically (every 40ms) alternates between RUN mode, for approximately 200µs to scan several GPIO inputs (51 GPIOs), and spends the rest of the time in STANDBY mode.

Table 23. Cyclic wake-up current example

Chip	Device Operating Mode	Supply Current ¹ [µA]	Duration ² [ms]	Ratio of Duration ³	Current According to Ratio ⁴ [µA]	ICYCL - Average current ⁵ [µA]
MCXE31B	RUN	20000	0.2	0.005	100	159.7
	STANDBY	60	39.8	0.995	59.7	

1. The supply current is obtained through the measurements of the current during the corresponding operating mode.
2. The duration is defined by the application (how much time will the device spend in the according operating mode).
3. The ratio of duration is obtained by dividing the duration of the corresponding operating mode by the total duration of the application.
4. The current according to ratio is obtained by multiplying the supply current and the ratio of duration related to the proper operating mode.
5. The average current is calculated by the addition of each device operating mode's current according to ratio.

7 I/O parameters

7.1 GPIO DC electrical specifications, 3.3V Range (2.97V - 3.63V)

The leakage current on the GPIO pins is specified as a function of the pad type (Standard, Standard Plus, Medium, Fast, or GPI) and the number of Analog functions (CMP and ADC channels) multiplexed per pin.

For other devices, the "Analog Function Count" is defined from the number of CMP and ADC channels multiplexed to a given pin. This information can be obtained from the "Direct Signals" column in the IOMUX files attached to the Reference Manual. The "Analog Function Count" is shown in the Condition column of the following table.

Table 24. GPIO DC electrical specifications, 3.3V Range (2.97V - 3.63V)

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
VIH	Input high level DC voltage threshold	0.70 x VDD_HV_A/B	—	VDD_HV_A/B + 0.3	V	VDD_HV_A/B = 3.3V	—
VIL	Input low level DC voltage threshold	VSS - 0.3	—	0.30 x VDD_HV_A/B	V	VDD_HV_A/B = 3.3V	—

Table continues on the next page...

Table 24. GPIO DC electrical specifications, 3.3V Range (2.97V - 3.63V)...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
WFRST	RESET Input Filtered pulse width ¹	—	—	33	ns	—	—
WNFRST	RESET Input not filtered pulse width ²	100	—	—	ns	—	—
ILKG_33_S0	3.3V input leakage current for Standard GPIO ³	-133	—	300	nA	Pins with Analog Function Count = 0	—
ILKG_33_S1	3.3V input leakage current for Standard GPIO ³	-545	—	445	nA	Pins with Analog Function Count = 1	—
ILKG_33_S2	3.3V input leakage current for Standard GPIO ³	-749	—	517	nA	Pins with Analog Function Count = 2, plus PTA12, PTD1	—
ILKG_33_S3	3.3V input leakage current for Standard GPIO ³	-1288	—	679	nA	Pins with Analog Function Count = 3, plus PTD0	—
ILKG_33_SP0	3.3V input leakage current for Standard Plus GPIO and RESET IO ³	-370	—	575	nA	Pins with Analog Function Count = 0	—
ILKG_33_SP1	3.3V input leakage current for Standard Plus GPIO and RESET IO ³	-660	—	659	nA	Pins with Analog Function Count = 1	—
ILKG_33_SP2	3.3V input leakage current for Standard Plus GPIO and RESET IO ³	-1094	—	794	nA	Pins with Analog Function Count = 2	—
ILKG_33_M0	3.3V GPIO input leakage current for Medium GPIO ³	-792	—	750	nA	Pins with Analog Function Count = 0	—
ILKG_33_M1	3.3V GPIO input leakage current for Medium GPIO ³	-989	—	824	nA	Pins with Analog Function Count = 1, plus PTC16, PTD5	—
ILKG_33_M2	3.3V GPIO input leakage current for Medium GPIO ³	-1233	—	1248	nA	Pins PTD6 and PTE8	—
ILKG_33_I	3.3V input leakage current for GPI ³	-120	—	120	nA	—	—
VHYS_33	Input hysteresis voltage	0.06 x VDD_HV _A/B	—	—	mV	Always Enabled, applies to MCXE315/ MCXE316/ MCXE317	—

Table continues on the next page...

Table 24. GPIO DC electrical specifications, 3.3V Range (2.97V - 3.63V)...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
						and MCXE31B devices.	
CIN	GPIO Input capacitance	2	4	6	pF	add 2pF for package/ parasitic	—
IPU_33	3.3V GPIO pull up/ down resistance	20	—	60	kΩ	pull up @ 0.3 x VDD_HV_A/B, pull down @ 0.7 x VDD_HV_A/B	—
IOH_33_S	3.3V output high current for Standard GPIO 4,5	1.0	—	—	mA	VOH >= VDD_HV_A/B - 0.7V	—
IOH_33_SP	3.3V output high current for Standard Plus GPIO and RESET IO 4,5	1.5	—	—	mA	DSE = 0, VOH >= VDD_HV_A/B - 0.7V	—
IOH_33_M	3.3V output high current for Medium GPIO 4,5	3	—	—	mA	DSE = 0, VOH >= VDD_HV_A/B - 0.7V	—
IOH_33_SP	3.3V output high current for Standard Plus GPIO and RESET IO 4,5	3	—	—	mA	DSE = 1, VOH >= VDD_HV_A/B - 0.7V	—
IOH_33_M	3.3V output high current for Medium GPIO 4,5	6	—	—	mA	DSE = 1, VOH >= VDD_HV_A/B - 0.7V	—
IOL_33_S	3.3V output low current for Standard GPIO 4,5	1.0	—	—	mA	VOL <= 0.7V	—
IOL_33_SP	3.3V output low current for Standard Plus GPIO and RESET IO 4,5	1.5	—	—	mA	DSE = 0, VOL <= 0.7V	—
IOL_33_M	3.3V output low current for Medium GPIO 4,5	3.0	—	—	mA	DSE = 0, VOL <= 0.7V	—
IOL_33_SP	3.3V output low current for Standard Plus GPIO and RESET IO 4,5	3	—	—	mA	DSE = 1, VOL <= 0.7V	—
IOL_33_M	3.3V output low current for Medium GPIO 4,5	6	—	—	mA	DSE = 1, VOL <= 0.7V	—


Table continues on the next page...

Table 24. GPIO DC electrical specifications, 3.3V Range (2.97V - 3.63V)...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
FMAX_33_S	3.3V maximum frequency for Standard GPIO 4,6	—	—	10	MHz	2.9V - 3.6V CL(max) = 25pF	—
FMAX_33_SP	3.3V maximum frequency for Standard Plus GPIO 4,6	—	—	25	MHz	2.9V - 3.6V CL (max) = 25pF	—
FMAX_33_M	3.3V maximum frequency for Medium GPIO 4,6	—	—	50	MHz	2.9V - 3.6V CL (max) = 25pF	—
IOHT	Output high current total for all ports 7	—	—	100	mA	—	—

- 1. Maximum length of RESET pulse will be filtered by an internal filter on this pin.
- 2. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter.
- 3. A positive value is leakage flowing into pin with pin at VDD_HV_A/B (the GPIO supply level); a negative value is leakage flowing out the pin with the pin at ground.
- 4. GPIO output transition time information can be obtained from the device IBIS model. IBIS models are recommended for system level simulations, as discrete values for I/O transition times are not representative of the I/O pad behavior when connected to an actual transmission line load.
- 5. I/O output current specifications are valid for the given reference load figure, and the constraints given in the Operating Conditions of this document.
- 6. I/O timing specifications are valid for the un-terminated 50ohm transmission line reference load given in the figure below. A lumped 8pF load is assumed in addition to a 5 inch microstrip trace on standard FR4 with approximately 3.3pF/inch. For signals with frequency greater than 63MHz, a maximum 2 inch PCB trace is assumed. For best signal integrity, the series resistance in the transmission line should be matched closely to the selected output resistance (ROUT_*) of the I/O pad.
- 7. To determine total switching current on any I/O supply, current values per output pin should not be incrementally summed. I/O interfaces on the device are asynchronous to each other, so not all switching occurs at the same instant. Actual use case must be considered.

Hysteresis spec does not apply to fast pad



7.2 GPIO DC electrical specifications, 5.0V (4.5V - 5.5V)

The leakage current on the GPIO pins is specified as a function of the pad type (Standard, Standard Plus, Medium, Fast, or GPI) and the number of Analog functions (CMP and ADC channels) multiplexed per pin.

For other devices, the "Analog Function Count" is defined from the number of CMP and ADC channels multiplexed to a given pin. This information can be obtained from the "Direct Signals" column in the IOMUX files attached to the Reference Manual. The "Analog Function Count" is shown in the Condition column of the following table.

Table 25. GPIO DC electrical specifications, 5.0V (4.5V - 5.5V)

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
VIH	Input high level DC voltage threshold	$0.65 \times VDD_HV_A/B$	—	$VDD_HV_A/B + 0.3$	V	$VDD_HV_A/B = 5.0V$	—
VIL	Input low level DC voltage threshold	$VSS - 0.3$	—	$0.35 \times VDD_HV_A/B$	V	$VDD_HV_A/B = 5.0V$	—
WFRST	RESET Input filtered pulse width ¹	—	—	33	ns	—	—
WNFRST	RESET Input not filtered pulse width ²	100	—	—	ns	—	—
ILKG_50_S0	5.0V input leakage current for Standard GPIO ³	-193	—	389	nA	Pins with Analog Function Count = 0	—
ILKG_50_S1	5.0V input leakage current for Standard GPIO ³	-691	—	580	nA	Pins with Analog Function Count = 1	—
ILKG_50_S2	5.0V input leakage current for Standard GPIO ³	-947	—	673	nA	Pins with Analog Function Count = 2, plus PTA12, PTD1	—
ILKG_50_S3	5.0V input leakage current for Standard GPIO ³	-1614	—	879	nA	Pins with Analog Function Count = 3, plus PTD0	—
ILKG_50_SP0	5.0V input leakage current for Standard Plus GPIO and RESET IO ³	-553	—	736	nA	Pins with Analog Function Count = 0	—
ILKG_50_SP1	5.0V input leakage current for Standard Plus GPIO and RESET IO ³	-855	—	846	nA	Pins with Analog Function Count = 1	—
ILKG_50_SP2	5.0V input leakage current for Standard Plus GPIO and RESET IO ³	-1389	—	1017	nA	Pins with Analog Function Count = 2	—
ILKG_50_M0	5.0V input leakage current for Medium GPIO ³	-1036	—	951	nA	Pins with Analog Function Count = 0	—

Table continues on the next page...

Table 25. GPIO DC electrical specifications, 5.0V (4.5V - 5.5V)...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
ILKG_50_M1	5.0V input leakage current for Medium GPIO ³	-1284	—	1057	nA	Pins with Analog Function Count = 1, plus PTC16, PTD5	—
ILKG_50_M2	5.0V input leakage current for Medium GPIO ³	-1518	—	1298	nA	Pins PTD6 and PTE8	—
ILKG_50_I	5.0V input leakage current for GPI ³	-150	—	150	nA	—	—
VHYS_50	input hysteresis voltage	0.06 x VDD_HV_A/B	—	—	mV	Always enabled, Applies to MCXE315/ MCXE316/ MCXE317 and MCXE31B devices.	—
CIN	GPIO Input capacitance	2	4	6	pF	add 2pF for package/ parasitic	—
IPU_50	5.0V GPIO pull up/ down resistance	20	—	55	kΩ	pull up @ 0.3 * VDD_HV_*, pull down @ 0.7 * VDD_HV_*	—
IOH_50_S	5.0V output high current Standard GPIO ^{4,5}	1.6	—	—	mA	VOH >= VDD_HV_A/B - 0.7V	—
IOH_50_SP	5.0V output high current Standard Plus GPIO and RESET IO ^{4,5}	2.5	—	—	mA	DSE = 0, VOH >= VDD_HV_A/B - 0.7V	—
IOH_50_M	5.0V output high current for Medium GPIO ^{4,5}	4.0	—	—	mA	DSE = 0, VOH >= VDD_HV_A/B - 0.7V	—
IOH_50_SP	5.0V output high current for Standard Plus GPIO and RESET IO ^{4,5}	5.0	—	—	mA	DSE = 1, VOH >= VDD_HV_A/B - 0.7V	—
IOH_50_M	5.0V output high current for Medium GPIO ^{4,5}	8.0	—	—	mA	DSE = 1, VOH >= VDD_HV_A/B - 0.7V	—
IOL_50_S	5.0V output low current for Standard GPIO ^{4,5}	1.6	—	—	mA	VOL <= 0.7V	—
IOL_50_SP	5.0V output low current for Standard Plus GPIO and RESET IO ^{4,5}	2.5	—	—	mA	DSE = 0, VOL <= 0.7V	—


Table continues on the next page...

Table 25. GPIO DC electrical specifications, 5.0V (4.5V - 5.5V)...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
IOL_50_M	5.0V output low current for Medium GPIO 4,5	4.0	—	—	mA	DSE =0, VOL <= 0.7V	—
IOL_50_SP	5.0V output low current for Standard Plus GPIO and RESET IO 4,5	5.0	—	—	mA	DSE =1, VOL <= 0.7V	—
IOL_50_M	5.0V output low current for medium GPIO 4,5	8.0	—	—	mA	DSE =1, VOL <= 0.7V	—
FMAX_50_S	5.0V maximum frequency for Standard GPIO 4,6	—	—	10	MHz	3.6V - 5.5V CL (max) = 25pF	—
FMAX_50_SP	5.0V maximum frequency for Standard Plus GPIO 4,6	—	—	25	MHz	3.6V - 5.5V CL (max) = 25pF	—
FMAX_50_M	5.0V maximum frequency for Medium GPIO 4,6	—	—	25	MHz	3.6V - 5.5V CL (max) = 25pF	—
IOHT	Output high current total for all ports 7	—	—	100	mA	—	—

1. Maximum length of RESET pulse will be filtered by an internal filter on this pin.
2. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter.
3. A positive value is leakage flowing into pin with pin at VDD_HV_A/B (the GPIO supply level); a negative value is leakage flowing out the pin with the pin at ground.
4. GPIO output transition time information can be obtained from the device IBIS model. IBIS models are recommended for system level simulations, as discrete values for I/O transition times are not representative of the I/O pad behavior when connected to an actual transmission line load.
5. I/O output current specifications are valid for the given reference load figure, and the constraints given in the Operating Conditions of this document.
6. I/O timing specifications are valid for the un-terminated 50ohm transmission line reference load given in the figure below. A lumped 8pF load is assumed in addition to a 5 inch microstrip trace on standard FR4 with approximately 3.3pF/inch.. For best signal integrity, the series resistance in the transmission line should be matched closely to the selected output resistance (ROUT_*) of the I/O pad.
7. To determine total switching current on any I/O supply, current values per output pin should not be incrementally summed. I/O interfaces on the device are asynchronous to each other, so not all switching occurs at the same instant. Actual use case must be considered.

Hysteresis spec does not apply to fast pad



7.3 5.0V (4.5V - 5.5V) GPIO Output AC Specification

Table 26. 5.0V (4.5V - 5.5V) GPIO Output AC Specification

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
TR_TF_50_S	5.0V Standard GPIO rise/fall time	5	—	21	ns	CL (max) = 25pF	—
TR_TF_50_S	5.0V Standard GPIO rise/fall time	8.5	—	31	ns	CL (max) = 50pF	—
TR_TF_50_SP	5.0V Standard Plus GPIO rise/fall time	3	—	13.2	ns	DSE=0 CL (max) = 25pF	—
TR_TF_50_SP	5.0V Standard Plus GPIO rise/fall time	1	—	7.1	ns	DSE=1 CL (max) = 25pF	—
TR_TF_50_SP	5.0V Standard Plus GPIO rise/fall time	6.4	—	18.8	ns	DSE=0 CL (max) = 50pF	—
TR_TF_50_SP	5.0V Standard Plus GPIO rise/fall time	3.4	—	11	ns	DSE=1 CL (max) = 50pF	—
TR_TF_50_M	5.0V Medium GPIO rise/fall time	1.8	—	8.2	ns	DSE=0, SRE=0 CL (max) = 25pF	—
TR_TF_50_M	5.0V Medium GPIO rise/fall time	2.5	—	9.8	ns	DSE=0, SRE=1 CL (max) = 25pF	—
TR_TF_50_M	5.0V Medium GPIO rise/fall time	0.7	—	4.5	ns	DSE=1, SRE=0 CL (max) = 25pF	—
TR_TF_50_M	5.0V Medium GPIO rise/fall time	1.8	—	7.2	ns	DSE=1, SRE=1 CL (max) = 25pF	—
TR_TF_50_M	5.0V Medium GPIO rise/fall time	3.95	—	13.2	ns	DSE=0, SRE=0 CL (max) = 50pF	—
TR_TF_50_M	5.0V Medium GPIO rise/fall time	4.3	—	13.8	ns	DSE=0, SRE=1 CL (max) = 50pF	—

Table continues on the next page...

Table 26. 5.0V (4.5V - 5.5V) GPIO Output AC Specification...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
TR_TF_50_M	5.0V Medium GPIO rise/fall time	1.6	—	7.1	ns	DSE=1, SRE=0 CL (max) = 50pF	—
TR_TF_50_M	5.0V Medium GPIO rise/fall time	2.7	—	9.6	ns	DSE=1, SRE=1 CL (max) = 50pF	—

7.4 3.3V (2.97V - 3.63V) GPIO Output AC Specification

Table 27. 3.3V (2.97V - 3.63V) GPIO Output AC Specification

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
TR_TF_33_S	3.3V Standard GPIO rise/fall time	5	—	28	ns	CL (max) = 25pF	—
TR_TF_33_S	3.3V Standard GPIO rise/fall time	9.5	—	43	ns	CL (max) = 50pF	—
TR_TF_33_SP	3.3V Standard Plus GPIO rise/fall time	4	—	17.5	ns	DSE=0 CL (max) = 25pF	—
TR_TF_33_SP	3.3V Standard Plus GPIO rise/fall time	1.9	—	10	ns	DSE=1 CL (max) = 25pF	—
TR_TF_33_SP	3.3V Standard Plus GPIO rise/fall time	7.5	—	27	ns	DSE=0 CL (max) = 50pF	—
TR_TF_33_SP	3.3V Standard Plus GPIO rise/fall time	3.5	—	15	ns	DSE=1 CL (max) = 50pF	—
TR_TF_33_M	3.3V Medium GPIO rise/fall time	2.2	—	12.3	ns	DSE=0, SRE=0 CL (max) = 25pF	—
TR_TF_33_M	3.3V Medium GPIO rise/fall time	3.0	—	14	ns	DSE=0, SRE=1 CL (max) = 25pF	—
TR_TF_33_M	3.3V Medium GPIO rise/fall time	0.8	—	6.6	ns	DSE=1, SRE=0 CL (max) = 25pF	—
TR_TF_33_M	3.3V Medium GPIO rise/fall time	2.4	—	10.5	ns	DSE=1, SRE=1 CL (max) = 25pF	—
TR_TF_33_M	3.3V Medium GPIO rise/fall time	4.5	—	17.3	ns	DSE=0, SRE=0 CL (max) = 50pF	—
TR_TF_33_M	3.3V Medium GPIO rise/fall time	5	—	19.8	ns	DSE=0, SRE=1 CL (max) = 50pF	—
TR_TF_33_M	3.3V Medium GPIO rise/fall time	2.2	—	10	ns	DSE=1, SRE=0 CL (max) = 50pF	—
TR_TF_33_M	3.3V Medium GPIO rise/fall time	3.6	—	13.9	ns	DSE=1, SRE=1 CL (max) = 50pF	—

8 Glitch Filter

The glitch filter parameters in the following table apply to the filters of WKPU pins and TRGMUX inputs 60-63.

Table 28. Glitch Filter

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
TFILT	Glitch filter max filtered pulse width ^{1,2,3}	—	—	20	ns	—	—
TUNFILT	Glitch filter min unfiltered pulse width ^{1,3,4}	400	—	—	ns	—	—

1. Pulses in between the max filtered and min unfiltered may or may not be passed through.
2. Pulses shorter than defined by the maximum value are guaranteed to be filtered (not passed).
3. An input signal pulse is defined by the duration between the input signal's crossing of a V_{il}/V_{ih} threshold voltage level, and the next crossing of the opposite level.
4. Pulses larger than defined by the minimum value are guaranteed to not be filtered (passed).

9 Flash memory specification

9.1 Flash memory program and erase specifications

Table 29. Flash memory program and erase specifications

Symbol	Characteristic ¹	Typ ²	Factory Programming ^{3,4}		Field Update			Unit
			Initial Max	Initial Max, Full Temp	Typical End of Life ⁵	Lifetime Max ⁶		
			20°C ≤T _A ≤30°C	-40°C ≤T _J ≤150°C	-40°C ≤T _J ≤150°C	≤ 1,000 cycles	≤ 100,000 cycles	
t _{dwpgm}	Doubleword (64 bits) program time	102	122	129	111	150		μs
t _{ppgm}	Page (256 bits) program time	142	171	180	157	200		μs
t _{qppgm}	Quad-page (1024 bits) program time	314	377	396	341	450		μs
t _{8kpgm}	8 KB Sector program time	20	24	26	22	30		ms
t _{8kers}	8 KB Sector erase time	4.8	8.5	10.6	6.5	30		ms
t _{256kbers}	256KB Block erase time	22.8	27.4	28.8	24.4	40	—	ms
t _{512kbers}	512KB Block erase time	25.4	30.5	32.1	27.9	45	—	ms
t _{1mbers}	1MB Block erase time	30.6	36.8	38.7	33.6	50	—	ms

Table continues on the next page...

Table 29. Flash memory program and erase specifications...continued

Symbol	Characteristic ¹	Typ ²	Factory Programming ^{3,4}		Field Update			Unit
			Initial Max	Initial Max, Full Temp	Typical End of Life ⁵	Lifetime Max ⁶		
			20°C ≤T _A ≤30°C	-40°C ≤T _J ≤150°C	-40°C ≤T _J ≤150°C	≤ 1,000 cycles	≤ 100,000 cycles	
t _{2mbers}	2MB Block erase time	41.1	49.3	51.8	45.2	60	—	ms

1. Program times are actual hardware programming times and do not include software overhead. Sector program times assume quad-page programming.
2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.
3. Conditions: ≤ 25 cycles, nominal voltage.
4. Plant Programming times provide guidance for timeout limits used in the factory.
5. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
6. Conditions: -40°C ≤ T_J ≤ 150°C, full spec voltage.

9.2 Flash memory Array Integrity and Margin Read specifications

Table 30. Flash memory Array Integrity and Margin Read specifications

Symbol	Characteristic	Min	Typical	Max ^{1,2}	Units ³
t _{ai256kseq}	Array Integrity time and Margin Read time for sequential sequence on 256KB block.	—	—	8192 x Tperiod x Nread (plus 40uS adder required if User Margin Read)	—
t _{ai512kseq}	Array Integrity time and Margin Read time for sequential sequence on 512KB block.	—	—	16384 x Tperiod x Nread (plus 40uS adder required if User Margin Read)	—
t _{ai1mseq}	Array Integrity time and Margin Read time for sequential sequence on 1MB block.	—	—	32768 x Tperiod x Nread (plus 40uS adder required if User Margin Read)	—
t _{ai2mseq}	Array Integrity time and Margin Read time for sequential sequence on 2MB block.	—	—	65536 x Tperiod x Nread (plus 40uS adder required if User Margin Read)	—
t _{ai256kprop}	Array Integrity time for proprietary sequence on 256KB block.	—	—	106496 x Tperiod x Nread	—
t _{ai512kprop}	Array Integrity time for proprietary sequence on 512KB block.	—	—	229376 x Tperiod x Nread	—

Table continues on the next page...

Table 30. Flash memory Array Integrity and Margin Read specifications...continued

Symbol	Characteristic	Min	Typical	Max ^{1 2}	Units ³
$t_{ai1mprop}$	Array Integrity time for proprietary sequence on 1MB block.	—	—	491520 x Tperiod x Nread	—
$t_{ai2mprop}$	Array Integrity time for proprietary sequence on 2MB block.	—	—	1048576 x Tperiod x Nread	—

1. Array Integrity times need to be calculated and is dependent on system frequency and number of clocks per read. The equation presented require Tperiod (which is the unit accurate period, thus for 200 MHz, Tperiod would equal 5e-9) and Nread (which is the number of clocks required for read, including single read, dual read, quad read contribution. Thus for a read setup that requires 6 clocks to read Nread would equal 6.
2. Array Integrity times are actual hardware execution times and do not include software overhead or system code execution overhead.
3. The units for Array Integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

9.3 Flash memory module life specifications

Table 31. Flash memory module life specifications

Symbol	Characteristic	Conditions	Min	Typical	Units
Array P/E cycles	Number of program/erase cycles per block for 256 KB and 512 KB blocks using Sector Erase.	—	100,000	—	P/E cycles
	Number of program/erase cycles per block for 1 MB and 2 MB blocks using Sector Erase.	—	1,000	—	P/E cycles
	Number of program/erase cycles per block using Block Erase ¹	—	25	—	P/E cycles
Data retention	Minimum data retention.	Blocks with 0 - 1,000 P/E cycles.	20	—	Years
		Blocks with 100,000 P/E cycles.	10	—	Years

1. Program and erase supported for factory conditions. Nominal supply values and operation at 25°C.

9.3.1 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure.

The spec window represents qualified limits.




Figure 9. Data retention vs program/erase cycles

9.4 Flash memory AC timing specifications

Table 32. Flash memory AC timing specifications

Symbol	Characteristic	Min	Typical	Max	Units
t_{done}	Time from 0 to 1 transition on the MCR[EHV] bit initiating a program/erase until the MCR[DONE] bit is cleared.	—	—	5	ns
t_{dones}	Time from 1 to 0 transition on the MCR[EHV] bit aborting a program/erase until the MCR[DONE] bit is set to a 1.	5 plus four system clock periods	—	22 plus four system clock periods ¹	μs
t_{drcv}	Time to recover once exiting low power mode.	14 plus seven system clock periods ²	17.5 plus seven system clock periods	21 plus seven system clock periods	μs
$t_{aistart}$	Time from 0 to 1 transition of UT0[AIE] initiating a Margin Read or Array Integrity until the UT0[AID] bit is cleared. This time also applies to the resuming from a suspend or breakpoint by clearing UT0[AISUS] or clearing UT0[NAIBP]	—	—	5	ns
t_{aistop}	Time from 1 to 0 transition of UT0[AIE] initiating an Array Integrity abort until the UT0[AID] bit is set. This time also applies to the UT0[AISUS] to UT0[AID] setting in the event of a Array Integrity suspend request.	—	—	50 system clock periods	ns
t_{mrstop}	Time from 1 to 0 transition of UT0[AIE] initiating a Margin Read abort until the UT0[AID] bit is set. This time also applies to the UT0[AISUS] to UT0[AID] setting in the event of a Margin Read suspend request.	—	—	26 plus fifteen system clock periods	μs

1. For Block Erase, Tdone times may be 3x max spec.
2. In extreme cases (1 block configurations) Tdrcv min may be faster (12uS plus seven system clocks)

9.5 Flash memory read timing parameters

Table 33. Flash Read Wait State Settings MCXE315/MCXE316/MCXE317/MCXE31B

Flash Frequency	RWSC setting
250 KHz < Freq ≤ 66 MHz	1
66 MHz < Freq ≤ 100 MHz	2
100 MHz < Freq ≤ 133 MHz	3
133 MHz < Freq ≤ 167 MHz	4

10 Analog modules

10.1 SAR_ADC

All below specs are applicable only when one ADC instance is in operation and averaging is used or multiple ADC instances are operational at the same time but sampling different channels. Best performance can be achieved if only one ADC is operational at a time sampling one channel

Table 34. SAR_ADC


Symbol	Description	Min	Typ	Max	Unit	Condition
VDD_HV_A	ADC Supply Voltage ¹	2.97	—	5.5	V	—
DVREFL	VSS / VREFL Voltage Difference ²	-100	—	100	mV	—
VAD_INPUT	ADC Input Voltage ³	VREFL	—	VREFH	V	—
fAD_CK	ADC Clock Frequency (MCXE315/MCXE316 and MCXE317)	10	—	120	MHz	—
fAD_CK	ADC Clock Frequency (MCXE31B)	10	—	80	MHz	—
tSAMPLE	ADC Input Sampling Time	275	—	—	ns	—
tCONV	ADC Total Conversion Time	1	—	—	us	12-bit result
tCONV	ADC Total Conversion Time	0.9	—	—	us	10-bit result
CAD_INPUT	ADC Input Capacitance	—	—	13.8	pF	ADC component plus pad capacitance (~2pF)
RAD_INPUT	ADC Input Resistance	—	—	4.6	KΩ	ADC + mux+SOC routing
RS	Source Impedance, precision channels	—	20	—	Ω	—

Table continues on the next page...

Table 34. SAR_ADC...continued

Symbol	Description	Min	Typ	Max	Unit	Condition
RS	Source Impedance, standard channels	—	20	—	Ω	—
TUE	ADC Total Unadjusted Error ^{4,5}	—	+/-4	+/-6	LSB	without adjacent pin current injection
TUE	ADC Total Unadjusted Error ⁵	—	+/-4	+/-8	LSB	with up to +/-3mA of current injection on adjacent pins
IAD_REF	Current Consumption on ADC Reference pin, VREFH.	—	—	200	μ A	Per ADC for dedicated or shared reference pins
IDDA	Current Consumption on ADC Supply, VDD_HV_A	—	2.1	—	mA	Current consumption per ADC module, ADC enabled and converting
CS	Sampling Capacitance	6.4 (gain=0) 9.72 pF(gain=max)	7.36 (gain=0) 11.12 pF(gain=max)	8.32 (gain=0) 12.52 (gain=max)	pF	all channels
RAD	Sampling Switch Impedance	80	170	520	Ohm	all channels
CP1	Pin capacitance	1.42	—	5.30	pF	all channels
CP1	Pin capacitance	1.42	—	4.38	pF	Precision channels
CP1	Pin capacitance	1.61	—	5.30	pF	Standard channels
CP2	Analog Bus Capacitance	0.32	—	4.18	pF	all channels
CP2	Analog Bus Capacitance	0.32	—	1.42	pF	Precision channels
CP2	Analog Bus Capacitance	0.497	—	4.18	pF	Standard channels
RSW1	Channel selection Switch impedance	65.9	—	1410	Ohm	all channels
RSW1	Channel selection Switch impedance	65.9	—	712	Ohm	Precision channels
RSW1	Channel selection Switch impedance	65.9	—	1410	Ohm	Standard channels

1. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR_ADC.
2. VSS and VREFL should be shorted on PCB. 100mV difference between VSS and VREFL is for transient only (not for DC).
3. This is ADC Input range for ADC accuracy guaranteed in this input range only. For SoC Pin capability, see Operation Condition Section.
4. Spec valid if potential difference between VDD_HV_A and VREFH should follow $VDD_HV_A + 0.1V \geq VREFH \geq VDD_HV_A - 1.5V$
5. TUE spec for precision and standard channels is based on 12-bit level resolution.



R_S Source Impedance

R_F Filter Resistance

C_F Filter Capacitance

R_L Current Limiter Resistance

R_{SW1} Channel Selection Switch Impedance

R_{AD} Sampling Switch Impedance

C_P Pin Capacitance (two contributions: C_{P1} , C_{P2})

C_S Sampling Capacitance

10.2 Supply Diagnosis

The table below gives the specification for the on die supply diagnosis.

Table 35. Supply Diagnosis

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
AN_ACC	Offset to internally monitored supply at ADC input ^{1,2,3}	-5	0	5	%	—	—
AN_T_on	Switching time from closed (OFF) to conducting (ON) ¹	—	2.5	12	ns	—	—
AN_TADCSA	Required ADC sampling time ²	1.2	—	—	μs	—	—

1. These specs will have degraded performance when used in extended supply voltage operation range, i.e. normal supply voltage range specification is exceeded.
2. Required ADC sampling time specified by parameter AN_TADCSA needs to be used at the ADC conversion to guarantee the specified accuracy. A smaller sampling time leads to a less accurate result.
3. If $V15 > VDD_HV_A + 100mV$ then the V15 measurement via anamux may be imprecise.

10.3 Low Power Comparator (LPCMP)

Table 36. Low Power Comparator (LPCMP)

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
idda(IDHSS)	vdda Supply Current, High Speed Mode ^{1,2}	—	240	—	uA	—	—

Table continues on the next page...

Table 36. Low Power Comparator (LPCMP)...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
idda(IDLSS)	vdda Supply Current, Low Speed Mode ^{1,2}	—	17	—	uA	—	—
idda(IDHSS)	vdda Supply Current, high speed mode, DAC only ²	—	10	—	uA	—	—
idda_lkg	vdda Supply Current, module disabled ²	—	2	—	nA	vdda=5.5V, T=25C	—
TDHSB	Propagation Delay, High Speed Mode ³	—	—	200	ns	—	—
TDLSB	Propagation Delay, Low Speed mode ³	—	—	2	us	—	—
TDHSS	Propagation Delay, High Speed Mode ⁴	—	—	400	ns	—	—
TDLSS	Propagation Delay, Low Speed mode ⁴	—	—	5	us	—	—
TIDHS	Initialization Delay, High Speed Mode ⁵	—	—	3	us	—	—
TIDLS	Initialization Delay, Low Speed mode ⁵	—	—	30	us	—	—
VAIO	Analog Input Offset Voltage, High Speed Mode	-25	+/-1	25	mV	—	—
VAIO	Analog Input Offset Voltage, Low Speed mode	-40	+ /- 5	40	mV	—	—
VAHYST0	Analog Comparator Hysteresis, High Speed Mode	—	0	—	mV	HYSTCTR[1:0]= 2'b00	—
VAHYST1	Analog Comparator Hysteresis, High Speed Mode	—	14	41	mV	HYSTCTR[1:0]= 2'b01	—
VAHYST2	Analog Comparator Hysteresis, High Speed Mode	—	27	76	mV	HYSTCTR[1:0]= 2'b10	—
VAHYST3	Analog Comparator Hysteresis, High Speed Mode	—	40	111	mV	HYSTCTR[1:0]= 2'b11	—

Table continues on the next page...

Table 36. Low Power Comparator (LPCMP)...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
VAHYST0	Analog Comparator Hysteresis, Low Speed mode	—	0	—	mV	HYSTCTR[1:0]= 2'b00	—
VAHYST1	Analog Comparator Hysteresis, Low Speed mode	—	8	60	mV	HYSTCTR[1:0]= 2'b01	—
VAHYST2	Analog Comparator Hysteresis, Low Speed mode	—	15	113	mV	HYSTCTR[1:0]= 2'b10	—
VAHYST3	Analog Comparator Hysteresis, Low Speed mode	—	23	165	mV	HYSTCTR[1:0]= 2'b11	—
INL	DAC integral linearity ^{2,6,7}	-1	—	1	LSB	vrefh_cmp = vdda, vrefl_cmp = vss	—
INL	DAC integral linearity ^{2,6,7}	-1.5	—	1.5	LSB	vrefh_cmp < vdda	—
DNL	DAC differential linearity ^{2,6}	-1	—	1	LSB	vrefh_cmp = vdda, vrefl_cmp = vss	—
DNL	DAC differential linearity ^{2,6}	-1.5	—	1.5	LSB	vrefh_cmp < vdda	—
tDDAC	DAC Initialization time	—	—	30	us	—	—
VAIN	Analog input voltage	0	—	VDDA	V	—	—

1. Difference at input > 200mV
2. vdda is comparator HV supply and internally shorted to VDD_HV_A pin. vss is comparator ground
3. Applied +/- (100 mV + VAHYST0/1/2/3 + max. of VAIO) around switch point
4. Applied +/- (30 mV + VAHYST0/1/2/3 + max. of VAIO) around switch point
5. Applied ± (100 mV + VAHYST0/1/2/3).
6. 1 LSB = (vrefh_cmp - vrefl_cmp) /256. vrefh_cmp and vrefl_cmp are comparator reference high and low
7. Calculation method used: Linear Regression Least Square Method

For Comparator IN signals adjacent to VDD_HV_A/VDD_HV_B/VSS or XTAL/EXTAL or switching pins cross coupling may happen and hence hysteresis settings can be used to obtain the desired Comparator performance. Additionally an external capacitor to ground (1nF) should be used to filter noise on input signal. Also source drive should not be weak (Signal with <50K pull up/down is recommended).

For devices where the VDD_HV_B domain is present, LPCMP0 channels must only be selected/enabled when VDD_HV_A >= VDD_HV_B. These channels must be disabled when VDD_HV_A goes below VDD_HV_B.




Figure 11. Typical Hysteresis vs VAIN (VDD_HV_A = 3.3 V, High Speed Mode)




Figure 12. Typical Hysteresis vs VAIN (VDD_HV_A = 3.3 V, Low Speed Mode)





Figure 13. Typical Hysteresis vs VAIN (VDD_HV_A = 5 V, High Speed Mode).png



10.4 Temperature Sensor

The table below gives the specification for the MCU on-die temperature sensor.

Table 37. Temperature Sensor

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
TS_TJ	Junction temperature monitoring range	-40	—	150	°C	—	—
TS_IV25	ON state current consumption on V25	—	400	—	µA	ETS_EN=1	—
TS_ACC1	Temperature output error at circuit output (Voltage) ^{1,2,3}	-5	0	+5	°C	100 °C < Tj <= 150 °C	—
TS_ACC2	Temperature output error at circuit output (Voltage) ^{1,2,3}	-10	0	+10	°C	-40 °C <= Tj <=100 °C	—
TS_TSTART	Circuit start up time	—	4	30	µs	—	—
TS_TADCSA	Required ADC sampling time ¹	1.2	—	—	µs	—	—

- 1. Required ADC sampling time specified by parameter TS_TADCSA needs to be used at the ADC conversion to guarantee the specified accuracy. A smaller sampling time leads to a less accurate result.
- 2. Note: The temperature sensor measures the junction temperature Tj at the location where it is placed on die. The local Tj is modulated by current and previous active state of the circuit elements on die.
- 3. The error caused by ADC conversion and provided temperature calculation formula is not included.

11 Clocking modules

11.1 FIRC

Table 38. FIRC

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
fFIRC	FIRC nominal Frequency	—	48	—	MHz	—	—
FACC	FIRC Frequency deviation across process, voltage, and temperature after trimming	-5	—	5	%	—	—
TSTART	Startup Time ¹	—	10	25	us	—	—

1. Startup time is for reference only.

11.2 SIRC

Table 39. SIRC

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
fSIRC	SIRC nominal Frequency	—	32	—	KHz	—	—
fSIRC_ACC	SIRC Frequency deviation across process, voltage, and temperature after trimming	-10	—	10	%	—	—
TSIRC_start	SIRC Startup Time ¹	—	—	3	ms	—	—
TSIRC_DC	SIRC duty cycle	30	—	70	%	—	—

1. Startup time is for information only.

11.3 PLL

Jitter values specified in this table are applicable for FXOSC reference clock input only.

Table 40. PLL

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
FPLL_in	PLL input frequency	8	—	40	MHz	This is the frequency after the Reference Divider within the PLL	—

Table continues on the next page...

Table 40. PLL...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
FPLL_out	PLL output frequency (PLL_PHIn_CLK)	25	—	320	MHz	—	—
FPLL_vcoRange	VCO Frequency range	640	—	1280	MHz	—	—
FPLL_DS	Modulation Depth (down spread)	-0.5	—	-3	%	—	—
FPLL_FM	Modulation frequency	—	—	32	KHz	—	—
TPLL_start	PLL lock time	—	—	1	ms	—	—
JPLL_cyc	PLL period jitter (pk-pk) ^{1,2,3}	—	—	353	ps	FPLL_out = 120MHz, Integer Mode	—
JPLL_cyc	PLL period jitter (pk-pk) ^{1,2,3}	—	—	853	ps	FPLL_out = 120MHz, Fractional Mode	—
JPLL_acc	PLL accumulated jitter (pk-pk) ^{1,2,3}	—	—	840	ps	FPLL_out = 120MHz, Integer Mode	—
JPLL_acc	PLL accumulated jitter (pk-pk) ^{1,2,3}	—	—	1680	ps	FPLL_out = 120MHz, Fractional Mode	—

1. For SSCG, jitter due to systematic modulation needs to be added as per applied modulation. Accumulated jitter specification is not valid with SSCG
2. Jitter numbers calculated by extrapolating RMS jitter numbers to +/- 7 sigma .
3. Jitter numbers are valid only at IP boundary and does not include any degradation due to IO pad for clock measurement.

11.4 FXOSC

Table 41. FXOSC

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
FREQ_BYPASS	Input clock frequency in bypass mode ¹	—	—	50	MHz	—	—
TRF_BYPASS	Input clock rise/fall time in bypass mode ¹	—	—	5	ns	—	—
CLKIN_DUTY_BYPASS	Input clock duty cycle in bypass mode ¹	47.5	—	52.5	%	—	—
FXOSC_CLK	output clock frequency in crystal mode	8	—	40	MHz	—	—

Table continues on the next page...

Table 41. FXOSC...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
TFXOSC	Fxosc start up time (ALC enabled) ²	—	—	2	ms	—	—
IFXOSC	Oscillator Analog circuit supply current, V25 supply (ALC enable)	—	—	1	mA	using 8, 16 or 40 MHz crystal	—
IFXOSC	Oscillator Analog circuit supply current, V25 supply (ALC disabled)	—	—	2.7	mA	using 8, 16 or 40 MHz crystal	—
EXTAL_SWING_PP	Peak-to-peak voltage swing on EXTAL pin in crystal oscillator mode (ALC enabled)	0.3	—	1.4	V	—	—
EXTAL_SWING_PP	Peak-to-peak voltage swing on EXTAL pin in crystal oscillator mode (ALC disabled) ³	1.2	—	2.75	V	—	—
CLKIN_VIL_EXTAL_BYPASS	Input clock low level in bypass mode ⁴	0	—	vref-1	V	vref=0.5*VDD_HV_A	—
CLKIN_VIH_EXTAL_BYPASS	Input clock high level in bypass mode ⁴	vref+1	—	VDD_HV_A	V	vref=0.5*VDD_HV_A	—
VSB	Self Bias Voltage	350	—	850	mV	—	—
GM	Amplifier Transconductance	9.7	14.04	18.5	mA/V	GM_SEL[3:0] = 4'b1111	—

1. For bypass mode applications, the EXTAL pin should be driven low when FXOSC is in off/disabled state.
2. The startup time specification is valid only when the recommended crystal and load capacitors are used. For higher load capacitances, the actual startup time might be higher.
3. The recommended gm setting to ensure extal swing < 2.75V at 8MHz in ALC-disabled mode is gm=4'b0010. Recommended gm settings in ALC-disabled mode for all other supported frequencies and crystals remain the same.
4. For bypass mode applications, the EXTAL pin should be driven symmetrical around Vref = 0.5* VDD_HV_A

To ensure stable oscillations, FXOSC incorporates the feedback resistance internally.

In single ended bypass mode, the XTAL pin can be left unconnected.

Drive level is a crystal specification and if crystal load capacitance is increased beyond the recommended value, it may violate the crystal drive level rating. In such cases, contact NXP sales representative for selecting the correct crystal.

Crystal oscillator circuit provides stable oscillations when $gm_{XOSC} > 5 * gm_{crit}$. The gm_{crit} is defined as:

$$gm_{crit} = 4 * (ESR + RS) * (2\pi F)^2 * (C0 + CL)^2$$

where:

- gm_{XOSC} is the transconductance of the internal oscillator circuit
- ESR is the equivalent series resistance of the external crystal
- RS is the series resistance connected between XTAL pin and external crystal for current limitation
- F is the external crystal oscillation frequency
- C0 is the shunt capacitance of the external crystal
- CL is the external crystal total load capacitance. $CL = Cs + [C1 * C2 / (C1 + C2)]$
- Cs is stray or parasitic capacitance on the pin due to any PCB traces
- C1, C2 external load capacitances on EXTAL and XTAL pins

See manufacture datasheet for external crystal component values

Figure 15. Oscillation build-up equation

NOTE

To improve the FXOSC jitter & duty cycle performance and the functionality of the pin next to the Oscillator (namely, PTE14 in 172-HDQFP and PTE3 in 100-HDQFP package) must be limited to static GPIO operation.




Figure 16. Block diagram

11.5 SXOSC

Table 42. SXOSC

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
Fsxosc	Oscillator Crystal Frequency ¹	—	32.768	—	KHz	IP in crystal mode	—
Tstart	SXOSC startup time	—	—	2	s	start up time is dependent upon board and crystal model.	—
ISXOSC	Oscillator Analog circuit supply current	—	2.1	10	uA	—	—
gm_sxocs	NMOS Amplifier Transconductance	3	—	40	u A/V	—	—

1. Supports single frequency

12 Communication interfaces

12.1 LPSPI

The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following table provides timing characteristics for classic LPSPI timing modes.

1. All timing is shown with respect to 50% VDD_HV_A/B thresholds.
2. All measurements are with maximum output load of 30pF input transition of 1 ns and pad configured DSE = 1, SRC = 0.

Table 43. LPSPI

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
fperiph	Peripheral Frequency ^{1,2,3}	—	—	40	MHz	Master	—
fperiph	Peripheral Frequency ^{1,2,3}	—	—	40	MHz	Slave	—
fperiph	Peripheral Frequency ^{2,3,4}	—	—	80	MHz	Master Loopback	—
fop	Operating frequency	—	—	15	MHz	Slave	1
fop	Operating frequency	—	—	15	MHz	Master	1
fop	Operating frequency ⁵	—	—	10	MHz	Slave_10Mbps	1
fop	Operating frequency ⁵	—	—	10	MHz	Master_10Mbps	1
tSPSCK	SPSCK period	66	—	—	ns	Slave	2
tSPSCK	SPSCK period	66	—	—	ns	Master	2
tSPSCK	SPSCK period ⁴	50	—	—	ns	Master Loopback	2

Table continues on the next page...

Table 43. LPSPI...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
tSPSCK	SPSCK period	100	—	—	ns	Master_10Mbps	2
tSPSCK	SPSCK period	100	—	—	ns	Slave_10Mbps	2
tLEAD	Enable lead time (PCS to SPSCK delay) ⁶	tSPCK/2	—	—	ns	Slave	3
tLEAD	Enable lead time (PCS to SPSCK delay) ⁶	30	—	—	ns	Master	3
tLEAD	Enable lead time (PCS to SPSCK delay) ^{4,6}	30	—	—	ns	Master Loopback	3
tLAG	Enable lag time (After SPSCK delay) ⁷	tSPCK/2	—	—	ns	Slave	4
tLAG	Enable lag time (After SPSCK delay) ⁷	30	—	—	ns	Master	4
tLAG	Enable lag time (After SPSCK delay) ^{4,7}	30	—	—	ns	Master Loopback	4
tWSPCK	Clock (SPSCK) time (SPSCK duty cycle) ⁸	tSPSCK/2 - 3	—	tSPSCK/2 + 3	ns	Slave	5
tWSPCK	Clock (SPSCK) time (SPSCK duty cycle) ⁸	tSPSCK/2 - 3	—	tSPSCK/2 + 3	ns	Master	5
tWSPCK	Clock (SPSCK) time (SPSCK duty cycle) ^{4,8}	tSPSCK/2 - 3	—	tSPSCK/2 + 3	ns	Master Loopback	5
tSU	Data setup time(inputs)	6	—	—	ns	Slave	6
tSU	Data setup time(inputs)	25	—	—	ns	Master	6
tSU	Data setup time(inputs)	5	—	—	ns	Slave_10Mbps	6
tSU	Data setup time(inputs)	36	—	—	ns	Master_10Mbps	6
tSU	Data setup time(inputs) ⁴	6	—	—	ns	Master_Loopback	6

Table continues on the next page...

Table 43. LPSPI...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
tHI	Data hold time(inputs)	3	—	—	ns	Slave	7
tHI	Data hold time(inputs)	0	—	—	ns	Master	7
tHI	Data hold time(inputs)	4	—	—	ns	Slave_10Mbps	7
tHI	Data hold time(inputs)	0	—	—	ns	Master_10Mbps	7
tHI	Data hold time(inputs) ⁴	3	—	—	ns	Master Loopback	7
tA	MISO valid time after SS assertion	—	—	50	ns	Slave	8
tDIS	Slave MISO (SOUT) disable time	—	—	50	ns	Slave	9
tV	Data valid (after SPCK edge) ⁹	—	—	26	ns	Slave	10
tV	Data valid (after SPCK edge) ⁹	—	—	14	ns	Master	10
tV	Data valid (after SPCK edge) ⁹	—	—	36	ns	Slave_10Mbps	10
tV	Data valid (after SPCK edge) ⁹	—	—	21	ns	Master_10Mbps	10
tV	Data valid (after SPCK edge) ^{4,9}	—	—	17.5	ns	Master Loopback, applies to all devices LPSPI0 @20 MHz	10
tHO	Data hold time (outputs) ⁹	3	—	—	ns	Slave	11
tHO	Data hold time (outputs) ⁹	-8	—	—	ns	Master	11
tHO	Data hold time (outputs) ⁹	3	—	—	ns	Slave_10Mbps	11
tHO	Data hold time (outputs) ⁹	-15	—	—	ns	Master_10Mbps	11
tHO	Data hold time (outputs) ^{4,9}	-2	—	—	ns	Master Loopback, applies to all devices LPSPI0 @20 MHz	11
tRI/FI	Rise/Fall time input ¹⁰	—	—	1	ns	Slave	—

Table continues on the next page...

Table 43. LPSPI...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
t _{RI/FI}	Rise/Fall time input ¹⁰	—	—	1	ns	Master	—
t _{RI/FI}	Rise/Fall time input ^{4,10}	—	—	1	ns	Master Loopback	—

- For LPSPI0 instance, max. peripheral frequency is equal to AIPS_PLAT_CLK.
- t_{periph} = 1/f_{periph}
- f_{periph} = LPSPI peripheral clock
- Master Loopback mode: In this mode LPSPI_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI_CFGR1[SAMPLE] bit as 1.
- These specifications apply to the SPI operation, as master or slave, at up to 10 Mbps for the combinations not indicated in the table below. Unless otherwise noted, all other 'master' and 'slave' specifications are also applicable in the 10Mbps configurations. See table "LPSPI 20 MHz and 15 MHz Combinations.
- Minimum configuration value for CCR[PCSSCK] field is 3(0x00000011).
- Minimum configuration value for CCR[SCKPCS] field is 3(0x00000011).
- While selecting odd dividers, ensure Duty Cycle is meeting this parameter.
- Output rise/fall time is determined by the output load and GPIO pad drive strength setting. See the GPIO specifications for detail.
- The input rise/fall time specification applies to both clock and data, and is required to guarantee related timing parameters.




Figure 17. LPSPI Slave Mode Timing (CPHA=1)




Figure 18. LPSPI Slave Mode Timing (CPHA=0)




Figure 19. LPSPI Master Mode Timing (CPHA=0)




Figure 20. LPSPI Master Mode Timing (CPHA=1)

12.2 LPSPiO 15 MHz

NOTE

15 Mbps is supported on LPSPiO only.

Table 44. LPSPiO 15 MHz

PORT	SPI Signal	15 Mbps
PTB1	LPSPiO_SOUT	LPSPiO_SOUT
PTB0	LPSPiO_PCS0	LPSPiO_PCS0
PTC9	LPSPiO_SIN	LPSPiO_SIN
PTC8	LPSPiO_SCK	LPSPiO_SCK
PTD6	LPSPiO_PCS0	
PTD5	LPSPiO_PCS1	
PTD12	LPSPiO_SOUT	
PTD11	LPSPiO_SCK	
PTD10	LPSPiO_SIN	

NOTE

Trace length should not exceed 11 inches for SCK pad when used in Master loopback mode.

12.3 I²C

See [I/O parameters](#) for I²C specification.

"For supported baud rate see section 'Chip-specific LPI2C information' of the Reference Manual."

12.4 FlexCAN characteristics

See [I/O parameters](#) for FlexCAN specification.

"For supported baud rate, see section 'Protocol timing' of the Reference Manual."

12.5 SAI electrical specifications

12.5.1 SAI Electrical Characteristics, Slave Mode

The following table describes the SAI electrical characteristics. Measurements are with maximum output load of 30pF, input transition of 1ns and pad configured with DSE = 1'b1 and SRE = 1'b0. I/O operating voltage ranges from 2.97 V to 3.63 V.

Valid pin combinations to be referred from MCXE_Use sheet in IOMUX.

Table 45. SAI Electrical Characteristics, Slave Mode

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
S13	SAI_BCLK cycle time (input)	80	—	—	ns	—	—

Table continues on the next page...

Table 45. SAI Electrical Characteristics, Slave Mode...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
S14	SAI_BCLK pulse width high/low (input) ¹	45	—	55	%	—	—
S15	SAI_RXD input setup before SAI_BCLK	8	—	—	ns	—	—
S16	SAI_RXD input hold after SAI_BCLK	2	—	—	ns	—	—
S17	SAI_BCLK to SAI_TXD output valid	—	—	28	ns	—	—
S18	SAI_BCLK to SAI_TXD output invalid	0	—	—	ns	—	—
S19	SAI_FS input setup before SAI_BCLK	8	—	—	ns	—	—
S20	SAI_FS input hold after SAI_BCLK	2	—	—	ns	—	—
S21	SAI_BCLK to SAI_FS output valid	—	—	28	ns	—	—
S22	SAI_BCLK to SAI_FS output invalid	0	—	—	ns	—	—

1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI_BCLK input. Any change in SAI_BCLK duty cycle input must be taken care during the board design or by the master timing.




Figure 21. SAI slave mode

12.5.2 SAI Electrical Characteristics, Master Mode

The following table describes the SAI electrical characteristics. Measurements are with maximum output load of 30pF, input transition of 1ns and pad configured with DSE = 1'b1 and SRE = 1'b0. I/O operating voltage ranges from 2.97 V to 3.63 V.

Valid pin combinations to be referred from MCXE31x*_Use sheet in IOMUX.

Table 46. SAI Electrical Characteristics, Master Mode

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
S1	SAI_MCLK cycle time	40	—	—	ns	—	—
S2	SAI_MCLK pulse width high/low	45	—	55	%	—	—
S3	SAI_BCLK cycle time	80	—	—	ns	—	—
S4	SAI_BCLK pulse width high/low	45	—	55	%	—	—
S5	SAI_RXD input setup before SAI_BCLK	28	—	—	ns	—	—
S6	SAI_RXD input hold after SAI_BCLK	0	—	—	ns	—	—
S7	SAI_BCLK to SAI_TXD output valid	—	—	8	ns	—	—
S8	SAI_BCLK to SAI_TXD output invalid	-2	—	—	ns	—	—
S9	SAI_FS input setup before SAI_BCLK	28	—	—	ns	—	—
S10	SAI_FS input hold after SAI_BCLK	0	—	—	ns	—	—
S11	SAI_BCLK to SAI_FS output valid	—	—	8	ns	—	—
S12	SAI_BCLK to SAI_FS output invalid	-2	—	—	ns	—	—




Figure 22. SAI master mode

12.6 Ethernet characteristics

12.6.1 Ethernet MII (10/100 Mbps)

The following timing specs are defined at the device I/O pin and must be translated appropriately to arrive at timing specs/ constraints for the physical interface. Measurements are with maximum output load of 25pF, input transition of 1ns and pad configured with DSE = 1'b1 and SRE = 1'b0. I/O operating voltage ranges from 2.97 V to 3.63 V.

Valid pin combinations to be referred from MCXE31x*_Use sheet in IOMUX.

Table 47. Ethernet MII (10/100 Mbps)

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
—	RXCLK frequency	—	2.5/25	—	MHz	10/100 Mbps	—
MII1	RXCLK pulse width high	35	—	65	%RXCLK period	—	—
MII2	RXCLK pulse width low	35	—	65	%RXCLK period	—	—
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	—	ns	10/100 Mbps	—
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	—	ns	10/100 Mbps	—
tCYC_TX	TXCLK frequency	—	2.5 / 25	—	MHz	10/100 Mbps	—
MII5	TXCLK pulse width high	35	—	65	%TXCLK period	—	—

Table continues on the next page...

Table 47. Ethernet MII (10/100 Mbps)...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
MII6	TXCLK pulse width low	35	—	65	%TXCLK period	—	—
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	—	—	ns	—	—
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	—	—	25	ns	—	—




Figure 23. MII receive diagram




Figure 24. MII transmit diagram

12.6.2 Ethernet RMII (10/100 Mbps)

The following timing specs are defined at the device I/O pin and must be translated appropriately to arrive at timing specs/ constraints for the physical interface. Measurements are with maximum output load of 25pF, input transition of 1ns and pad configured with DSE = 1'b1 and SRE = 1'b0. I/O operating voltage ranges from 2.97 V to 3.63 V.

Valid pin combinations to be referred from MCXE_Use sheet in IOMUX.

Table 48. Ethernet RMII (10/100 Mbps)

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
—	RMII input clock frequency (RMII_CLK)	—	—	50	MHz	10/100 Mbps	—
RMII1,RMII5	RMII_CLK pulse width high	35	—	65	%RMII_CLK period	—	—
RMII2,RMII6	RMII_CLK pulse width low	35	—	65	%RMII_CLK period	—	—
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	—	—	ns	—	—
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2	—	—	ns	—	—

Table continues on the next page...

Table 48. Ethernet RMII (10/100 Mbps)...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
RMII8	RMII_CLK to TXD[1:0], TXEN data valid	—	—	15	ns	—	—
RMII7	RMII_CLK to TXD[1:0], TXEN data invalid	2	—	—	ns	—	—




Figure 25. RMII receive diagram




Figure 26. RMI transmit diagram

12.6.3 MDIO timing specifications

The following table describes the MDIO electrical characteristics. Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1 and SRE = 1'b0). I/O operating voltage ranges from 2.97 V to 3.63 V. MDIO pin must have external Pull-up.

Valid pin combinations to be referred from MCXE31x*_Use sheet in IOmux.

Table 49. MDIO timing specifications

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
—	MDC clock frequency	—	—	2.5	MHz	—	—
MDC1	MDC pulse width high	40	—	60	%MDC period	—	MDC1
MDC2	MDC pulse width low	40	—	60	%MDC period	—	MDC2
MDC5	MDC falling edge to MDIO output valid(maximum propagation delay)	—	—	25	ns	—	MDC5
MDC6	MDC falling edge to MDIO output invalid(minimum propagation delay)	-10	—	—	ns	—	MDC6

Table continues on the next page...

Table 49. MDIO timing specifications...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
MDC3	MDIO (input) to MDC rising edge setup time	25	—	—	ns	Applies to MCXE31B	MDC3
MDC4	MDIO (input) to MDC rising edge hold time	0	—	—	ns	—	MDC4




Figure 27. MII/RMII serial management channel timing

12.7 QuadSPI

12.7.1 QuadSPI Quad 3.3V SDR 120MHz

The following table applies to MCXE31B.

The following table describes the QuadSPI electrical characteristics. Measurements are with maximum output load of 25pF, input transition of 1ns and pads configured with DSE = 1'b1 and SRE = 1'b0. I/O operating voltage ranges from 2.97V to 3.63V. QuadSPI trace length should be less than or equal to 2 inches. For Single and Dual IO modes of operation if external device doesn't have pull-up feature, then external pull-up must be added at board level for unused device pins. With external pull-up, performance of the interface may degrade in Quad IO mode based on load associated with external pull-up. QuadSPI support delay chain upto length 16, wherein delay length of low-frequency segment is 16 and length of high-frequency segment is 0. See the device Reference Manual for register and bit descriptions.

Valid pin combinations to be referred from MCXE31x*_Use sheet in IOMUX

Program register value QuadSPI_FLSHCR[TCSS] = 4'h3.

Program register value QuadSPI_FLSHCR[TCSH] = 4'h3.



Program register value QuadSPI_DLLCRA[SLV_FINE_OFFSET] to 4'b0001.

Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 50. QuadSPI Quad 3.3V SDR 120MHz

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
fSCK	SCK clock frequency ¹	—	—	120	MHz	Pad Loopback	—
fSCK	SCK clock frequency ¹	—	—	60	MHz	Internal Loopback	—
tSCK	SCK clock period	1/fSCK	—	—	ns	Pad Loopback	—
tSCK	SCK clock period	1/fSCK	—	—	ns	Internal Loopback	—
tSDC	SCK duty cycle	45	—	55	%	Internal Loopback	—
tSDC	SCK duty cycle	45	—	55	%	Pad Loopback	—
tIS	Data input setup time	1.75	—	—	ns	Pad Loopback	—
tIS	Data input setup time	9	—	—	ns	Internal Loopback	—
tIH	Data input hold time	1	—	—	ns	Pad Loopback	—
tIH	Data input hold time	1	—	—	ns	Internal Loopback	—
tOV	Data output valid time	—	—	1.75	ns	Pad Loopback	—
tOV	Data output valid time	—	—	1.75	ns	Internal Loopback	—
tIV	Data output invalid time	-1.5	—	—	ns	Pad Loopback	—
tIV	Data output invalid time	-1.5	—	—	ns	Internal Loopback	—
tCSSCK	CS to SCK time	5	—	—	ns	Pad Loopback	—
tCSSCK	CS to SCK time	5	—	—	ns	Internal Loopback	—
tSCKCS	SCK to CS time	3	—	—	ns	Pad Loopback	—
tSCKCS	SCK to CS time	3	—	—	ns	Internal Loopback	—

1. This frequency specification is valid only if output valid time of external flash is $\leq 5.5\text{ns}$, and if output valid time of external flash is more than 5.5ns but $\leq 6.5\text{ns}$, then maximum fSCK is 104MHz.



12.8 LPUART specifications

See [I/O parameters](#) for LPUART specifications.

13 Debug modules

13.1 Debug trace timing specifications

The following table describes the Debug trace electrical characteristics. Measurements are with maximum output load of 25pF, input transition of 1ns and pad configured with DSE = 1'b1 and SRE = 1'b0.

See [I/O parameters](#) for GPIO electrical specifications.

Table 51. Debug trace timing specifications

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
fTRACE	Trace clock frequency (trace on Fast pads)	—	—	120	MHz	—	—
fTRACE	Trace clock frequency (trace on StandardPlus pads)	—	—	25	MHz	—	—
tDVW	Data output valid window	1.2	—	—	ns	—	—
tDIV	Data output invalid	0.3	—	—	ns	—	—




Figure 30. Trace CLKOUT specifications

13.2 SWD electrical specifications

The following table describes the SWD electrical characteristics. Measurements are with maximum output load of 30pF, input transition of 1ns and pad configured with DSE = 1'b1 and SRE = 1'b0.

Table 52. SWD electrical specifications

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
S1	SWD_CLK frequency	—	—	33	MHz	—	S1
S2	SWD_CLK cycle period	1 / S1	—	—	ns	—	S2
S3	SWD_CLK pulse width	40	—	60	%	—	S3
S4	SWD_CLK rise and fall times	—	—	1	ns	—	S4

Table continues on the next page...

Table 52. SWD electrical specifications...continued

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
S9	SWD_DIO input data setup time to SWD_CLK rise	5	—	—	ns	—	S9
S10	SWD_DIO input data hold time after SWD_CLK rising edge	5	—	—	ns	—	S10
S11	SWD_CLK high to SWD_DIO output data valid	—	—	22	ns	—	S11
S12	SWD_CLK high to SWD_DIO output data hi-Z	—	—	22	ns	—	S12
S13	SWD_CLK high to SWD_DIO output data invalid	0	—	—	ns	—	S13




Figure 31. SWD Input Clock Timing




Figure 32. SWD Output Data Timing

13.3 JTAG electrical specifications

The following table describes the JTAG electrical characteristics. These specifications apply to JTAG and boundary scan. Measurements are with maximum output load of 30pF, input transition of 1ns and pad configured with DSE = 1'b1 and SRE = 1'b0.

Table 53. JTAG electrical specifications

Symbol	Description	Min	Typ	Max	Unit	Condition	Spec Number
tJCYC	TCK cycle time ^{1,2}	30	—	—	ns	—	1
tJDC	TCK clock pulse width	40	—	60	%	—	2
tTCKRISE	TCK rise/fall times (40%-70%)	—	—	1	ns	—	3
tTMSS, tTDIS	TMS, TDI data setup time	5	—	—	ns	—	4
tTMSH, tTDIH	TMS, TDI data hold time	5	—	—	ns	—	5
tTDOV	TCK low to TDO data valid ³	—	—	22	ns	—	6
tTDOI	TCK low to TDO data invalid	0	—	—	ns	—	7
tTDOHZ	TCK low to TDO high impedance	—	—	22	ns	—	8
tBSDV	TCK falling edge to output valid ⁴	—	—	600	ns	—	11
tBSDVZ	TCK falling edge to output valid out of high impedance	—	—	600	ns	—	12
tBSDHZ	TCK falling edge to output high impedance	—	—	600	ns	—	13
tBSDST	Boundary scan input valid to TCK rising edge	15	—	—	ns	—	14
tBSDHT	TCK rising edge to boundary scan input invalid	15	—	—	ns	—	15

1. This timing applies to TDI, TDO, TMS pins, however, actual frequency is limited by pad type for EXTEST instructions. Refer to pad specification for allowed transition frequency
2. Cycle time is 30ns assuming full cycle timing. Cycle time is 60ns assuming half cycle timing.
3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.




Figure 33. JTAG TCK Input Timing





Figure 34. JTAG Test Access Port Timing



14 Package dimensions

14.1 Obtaining package dimensions

Package dimensions are provided in the package drawings. To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

Package option	Document Number
48-pin LQFP	98ASH00962A
172-pin HDQFP	98ASA01107D
100-pin HDQFP	98ASA01570D

15 Revision history

The following table lists the changes in this document.

Document ID	Release date	Description
MCXEP172M160 FB0 v.2	5 August 2025	Substantial changes throughout the data sheet.
MCXEP172M160 FB0 v.2.RC	27 Jun 2025	Substantial changes throughout the data sheet.
MCXEP172M160 FB0 v.1	6 May 2025	Substantial changes throughout the data sheet.

Table continues on the next page...

Table continued from the previous page...

Document ID	Release date	Description
MCXEP172M160 FB0 v.1.RC	21 April 2025	Substantial changes throughout the data sheet.
MCXEP172M160 FB0 v.1.B	17 March 2025	Substantial changes throughout the data sheet.
MCXEP172M160 FB0 v.1.A	4 December 2024	Initial release.

Legal information

Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

Bluetooth — the Bluetooth wordmark and logos are registered trademarks owned by Bluetooth SIG, Inc. and any use of such marks by NXP Semiconductors is under license.

EdgeLock — is a trademark of NXP B.V.

eIQ — is a trademark of NXP B.V.

I2C-bus — logo is a trademark of NXP B.V.

SafeAssure — is a trademark of NXP B.V.

SafeAssure — logo is a trademark of NXP B.V.

SuperFlash — This product uses SuperFlash[®] technology. SuperFlash[®] is a registered trademark of Silicon Storage Technology, Inc.

Synopsys & Designware — are registered trademarks of Synopsys, Inc.

Synopsys — Portions Copyright © 2018-2022 Synopsys, Inc. Used with permission. All rights reserved.

Contents

1	Overview.....	4	9.2	Flash memory Array Integrity and Margin Read specifications.....	43
2	Block diagram.....	4	9.3	Flash memory module life specifications.....	44
3	Feature comparison.....	4	9.3.1	Data retention vs program/erase cycles.....	44
4	Ordering information (flash vs package).....	6	9.4	Flash memory AC timing specifications.....	45
4.1	Determining valid orderable parts	6	9.5	Flash memory read timing parameters.....	46
5	General.....	6	10	Analog modules.....	46
5.1	Absolute maximum ratings.....	6	10.1	SAR_ADC.....	46
5.2	Voltage and current operating requirements.....	8	10.2	Supply Diagnosis.....	48
5.3	Thermal operating characteristics.....	9	10.3	Low Power Comparator (LPCMP).....	48
5.4	ESD and Latch-up Protection Characteristics..	10	10.4	Temperature Sensor.....	52
5.5	Thermal Attributes.....	10	11	Clocking modules.....	53
5.5.1	Description.....	10	11.1	FIRC.....	53
5.5.2	Thermal characteristics.....	10	11.2	SIRC.....	53
6	Power management.....	11	11.3	PLL.....	53
6.1	Power mode transition operating behaviors.....	11	11.4	FXOSC.....	54
6.1.1	Power mode transition operating behavior.....	11	11.5	SXOSC.....	57
6.1.2	Boot time, HSE firmware not installed.....	12	12	Communication interfaces.....	57
6.1.3	Boot time, HSE firmware installed.....	12	12.1	LPSPi.....	57
6.1.4	HSE firmware memory verification time examples	13	12.2	LPSPiO 15 MHz.....	62
6.2	Supply Monitoring.....	17	12.3	I ² C.....	62
6.3	Recommended Decoupling Capacitors.....	18	12.4	FlexCAN characteristics.....	62
6.3.1	Recommended Decoupling Capacitor diagrams	19	12.5	SAI electrical specifications.....	62
6.4	V15 regulator (BJT option, NPN ballast transistor control) electrical specifications.....	23	12.5.1	SAI Electrical Characteristics, Slave Mode.....	62
6.5	Supply currents.....	23	12.5.2	SAI Electrical Characteristics, Master Mode....	64
6.6	Operating mode.....	31	12.6	Ethernet characteristics.....	65
6.7	Cyclic wake-up current	33	12.6.1	Ethernet MII (10/100 Mbps).....	65
7	I/O parameters.....	33	12.6.2	Ethernet RMII (10/100 Mbps).....	67
7.1	GPIO DC electrical specifications, 3.3V Range (2.97V - 3.63V).....	33	12.6.3	MDIO timing specifications.....	69
7.2	GPIO DC electrical specifications, 5.0V (4.5V - 5.5V).....	36	12.7	QuadSPI.....	70
7.3	5.0V (4.5V - 5.5V) GPIO Output AC Specification	40	12.7.1	QuadSPI Quad 3.3V SDR 120MHz.....	70
7.4	3.3V (2.97V - 3.63V) GPIO Output AC Specification.....	41	12.8	LPUART specifications.....	72
8	Glitch Filter.....	42	13	Debug modules.....	72
9	Flash memory specification.....	42	13.1	Debug trace timing specifications.....	72
9.1	Flash memory program and erase specifications	42	13.2	SWD electrical specifications.....	73
			13.3	JTAG electrical specifications.....	74
			14	Package dimensions.....	77
			14.1	Obtaining package dimensions.....	77
			15	Revision history.....	77
				Legal information.....	79

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2025 NXP B.V.

All rights reserved.

For more information, please visit: <https://www.nxp.com>

Date of release: 5 August 2025
Document identifier: MCXEP172M160FB0