

# IMX93AEC

i.MX 93 Applications Processors Data Sheet for Automotive Products

Rev. 6.1 — 7 July 2025

Product Data Sheet

- For functional characteristics and the programming model, see *i.MX 93 Applications Processor Reference Manual* (IMX93RM).



# 1 i.MX 93 introduction

The i.MX 93 family represents NXP’s latest power-optimized processors for smart home, building control, contactless HMI, IoT edge, Automotive, and Industrial applications.

The i.MX 93 includes powerful dual Arm® Cortex®-A55 processors with speeds up to 1.7 GHz integrated with a NPU that accelerates machine learning inference. A general-purpose Arm® Cortex®-M33 running up to 250 MHz is for real-time and low-power processing. Robust control networks are possible via CAN-FD interface. Also, dual 1 Gbps Ethernet controllers, one supporting Time Sensitive Networking (TSN), drive gateway applications with low latency.

The i.MX 93 Automotive qualified part is particularly useful for applications such as:

- Driver monitoring system (DMS)
- Cost optimized gateway
- General purpose compute

Table 1. Features

Subsystem	Features
Cortex®-A55 MPCore platform	Two Cortex®-A55 processors operating up to 1.7 GHz <ul style="list-style-type: none"><li>• 32 KB L1 Instruction Cache</li><li>• 32 KB L1 Data Cache</li><li>• 64 KB per-core L2 cache</li><li>• Media Processing Engine (MPE) with Arm® Neon™ technology supporting the Advanced Single Instruction Multiple Data architecture</li><li>• Floating Point Unit (FPU) with support of the Arm® VFPv4-D16 architecture</li></ul>
	Supports of 64-bit Arm® v8.2-A architecture
	256 KB cluster L3 cache
	Parity/ECC protection on L1 cache, L2 cache, and TLB RAMs
Cortex®-M33 core platform	<ul style="list-style-type: none"><li>• Stand by monitoring with Cortex®-A55 and other high-power modules power gated</li></ul>
	Cortex®-M33 CPU operating up to 250 MHz <ul style="list-style-type: none"><li>• Supports FPU</li><li>• Supports MPU</li><li>• Supports NVIC</li><li>• Supports FPB</li><li>• Supports DWT and ITM</li><li>• Two-way set-associative 16 KB System Cache with parity support</li><li>• Two-way set-associative 16 KB Code Cache with parity support</li><li>• 256 KB tightly coupled memory (TCM)</li></ul>
Neural Processing Unit (NPU)	Neural Network performance (256 MACs operating up to 1.0 GHz and 2 OPS/MAC)

Table continues on the next page...

Table 1. Features ...continued

Subsystem	Features
	<ul style="list-style-type: none"> <li>• NPU targets 8-bit and 16-bit integer RNN</li> <li>• Handles 8-bit weights</li> </ul>
Image Sensor Interface (ISI)	<ul style="list-style-type: none"> <li>• Standard pixel formats commonly used in many camera input protocols</li> <li>• Programmable resolutions up to 2K</li> <li>• Image processing for: <ul style="list-style-type: none"> <li>— Supports one source of up to 2K horizontal resolution</li> <li>— Supports pixel rate up to 200 Mpixel/s</li> </ul> </li> <li>• Image down scaling via decimation and bi-phase filtering</li> <li>• Color space conversion</li> <li>• Interlaced to progressive conversions</li> </ul>
On-chip memory	Boot ROM (256 KB) for Cortex <sup>®</sup> -A55
	Boot ROM (256 KB) for Cortex <sup>®</sup> -M33
	On-chip RAM (640 KB)
External memory interface	16-bit DRAM interface: <ul style="list-style-type: none"> <li>• LPDDR4X/LPDDR4 with inline ECC</li> <li>• Supports up to 2 Gbyte DDR memory space</li> </ul>
	Three Ultra Secure Digital Host Controller (uSDHC) interfaces: <ul style="list-style-type: none"> <li>• One eMMC 5.1 (8-bit) compliance with HS400 DDR signaling to support up to 400 MB/sec</li> <li>• One SDXC (4-bit, no eMMC5.1, with extended capacity)</li> <li>• One SDIO (4-bit, SD/SDIO 3.01 compliance with 200 MHz SDR signaling and up to 100 MB/sec)</li> </ul>
	FlexSPI Flash with support for XIP (for Cortex <sup>®</sup> -A55 in low-power mode) and support for either one Octal SPI or Quad SPI FLASH device. It also supports both Serial NOR and Serial NAND flash using the FlexSPI.
Pixel Pipeline (PXP)	<ul style="list-style-type: none"> <li>• BitBlit</li> <li>• Flexible image composition options—alpha, chroma key</li> <li>• Porter-Duff operation</li> <li>• Image rotation (90°, 180°, 270°)</li> <li>• Image resize</li> <li>• Color space conversion</li> <li>• Multiple pixel format support (RGB, YUV444, YUV422, YUV420, YUV400)</li> </ul>

*Table continues on the next page...*

Table 1. Features ...continued

Subsystem	Features
	<ul style="list-style-type: none"> <li>Standard 2D-DMA operation</li> </ul>
LCDIF Display Controller	<p>The LCDIF can drive any of three displays:</p> <ul style="list-style-type: none"> <li>MIPI DSI: up to 1920x1200p60</li> <li>LVDS Tx: up to 1366x768p60 or 1280x800p60</li> <li>Parallel display: up to 1366x768p60 or 1280x800p60</li> </ul>
MIPI CSI-2 Interface	<p>One 2-lane MIPI CSI-2 camera input:</p> <ul style="list-style-type: none"> <li>Compliant with MIPI CSI-2 specification v1.3 and MIPI D-PHY specification v1.2</li> <li>Supports up to 2 Rx data lanes (plus 1 Rx clock lane)</li> <li>Supports 80 Mbps – 1.5 Gbps per lane data rate in high speed operation</li> <li>Supports 10 Mbps data rate in low power operation</li> </ul>
MIPI DSI Interface	<p>One 4-lane MIPI DSI display with data supplied by the LCDIF</p> <ul style="list-style-type: none"> <li>Compliant with MIPI DSI specification v1.2 and MIPI D-PHY specification v1.2</li> <li>Capable of resolutions achievable with a 200 MHz pixel clock and active pixel rate of 140 Mpixel/s with 24-bit RGB.</li> <li>Supports 80 Mbps—1.5 Gbps data rate per lane in high speed operation</li> <li>Supports 10 Mbps data rate in low power operation</li> </ul>
Audio	<ul style="list-style-type: none"> <li>Three SAI interfaces: <ul style="list-style-type: none"> <li>SAI1 supports 2-lane and SAI3 supports 1 lane</li> <li>SAI2 supports 4 lanes</li> <li>SAI2 and SAI3 support glue-less switching between PCM and stereo DSD operation</li> </ul> </li> <li>One SPDIF supports raw capture mode that can save all the incoming bits into audio buffer</li> <li>24-bit PDM supports up to 8-microphones (4 lanes)</li> </ul>
GPIO and input/output multiplexing	General-purpose input/output (GPIO) modules with interrupt capability
	Input/output multiplexing controller (IOMUXC) to provide centralized pad control
Power management	Temperature sensor with programmable trip points
	Flexible power domain partitioning with internal power switches to support efficient power management
Connectivity	Two USB 2.0 controllers and PHYs interfaces
	Two Controller Area Network (FlexCAN) modules, each optionally supporting flexible data-rate (FD)

Table continues on the next page...

Table 1. Features ...continued

Subsystem	Features
	Two Improved Inter Integrated Circuit (I3C) modules
	Two 32-pin FlexIO modules
	Three Ultra Secure Digital Host Controller (uSDHC) interfaces
	Two Ethernet controllers (capable of simultaneous operation): <ul style="list-style-type: none"> <li>One Gigabit Ethernet controller with support for Energy Efficient Ethernet (EEE), Ethernet AVB, and IEEE 1588</li> <li>One Gigabit Ethernet controller with support for TSN in addition to EEE, Ethernet AVB, and IEEE 1588</li> </ul>
	Eight Low Power SPI (LPSPi) modules
	Eight Low Power I2C modules
	Eight Low Power Universal Asynchronous Receiver/Transmitter (LPUART) modules: <ul style="list-style-type: none"> <li>Programmable baud rates up to 5 Mbps</li> </ul>
	One Analog-to-Digital Converter (SAR ADC) module <ul style="list-style-type: none"> <li>12-bit 4-channel with 1 MS/s</li> </ul>
Security	Trusted Resource Domain Controller (TRDC) <ul style="list-style-type: none"> <li>Supports 16 domains</li> </ul>
	Arm® TrustZone® (TZ) architecture, including both Trustzone-A and Trustzone-M
	On-chip RAM (OCRAM) secure region protection using OCRAM controller
	EdgeLock® secure enclave
	Battery Backed Security Module (BBSM) <ul style="list-style-type: none"> <li>Secure real-time clock (RTC)</li> </ul>
System debug	Arm® CoreSight™ debug and trace technology
	Embedded Trace FIFO (ETF) with 4 KB internal storage to provide trace buffering
	Unified trace capability for dual core Cortex®-A55 and Cortex®-M33 CPUs
	Cross Triggering Interface (CTI)
	Support for 4-pin (JTAG) debug interface and SWD

## 1.1 Ordering information

Table 2 provides examples of orderable part numbers covered by this Data Sheet.


Table 2. Ordering information

Part number	Part differentiator	Number of Cores (A55)	Max speed	NPU	GDET	Camera	Display	Connectivity	Audio	DDR	Package
MIMX9352A VTXMAC	5	2	1.7 GHz	NPU	Disabled	<ul style="list-style-type: none"> <li>2-lane 1080p30 MIPI CSI</li> <li>Parallel camera</li> </ul>	<ul style="list-style-type: none"> <li>4-lane 1080p60 MIPI DSI</li> <li>4-lane LVDS</li> <li>Parallel display</li> </ul>	<ul style="list-style-type: none"> <li>2x GbE</li> <li>2x USB 2.0</li> </ul>	7x I2S TDM	3.7 GT/s	14 x 14 mm, 0.65 mm pitch
MIMX9352A VTXMBC	5	2	1.7 GHz	NPU	Enabled	<ul style="list-style-type: none"> <li>2-lane 1080p30 MIPI CSI</li> <li>Parallel camera</li> </ul>	<ul style="list-style-type: none"> <li>4-lane 1080p60 MIPI DSI</li> <li>4-lane LVDS</li> <li>Parallel display</li> </ul>	<ul style="list-style-type: none"> <li>2x GbE</li> <li>2x USB 2.0</li> </ul>	7x I2S TDM	3.7 GT/s	14 x 14 mm, 0.65 mm pitch
MIMX9351A VTXMAC	5	1	1.7 GHz	NPU	Disabled	<ul style="list-style-type: none"> <li>2-lane 1080p30 MIPI CSI</li> <li>Parallel camera</li> </ul>	<ul style="list-style-type: none"> <li>4-lane 1080p60 MIPI DSI</li> <li>4-lane LVDS</li> <li>Parallel display</li> </ul>	<ul style="list-style-type: none"> <li>2x GbE</li> <li>2x USB 2.0</li> </ul>	7x I2S TDM	3.7 GT/s	14 x 14 mm, 0.65 mm pitch
MIMX9332A VTXMAC	3	2	1.7 GHz	—	Disabled	<ul style="list-style-type: none"> <li>2-lane 1080p30 MIPI CSI</li> <li>Parallel camera</li> </ul>	<ul style="list-style-type: none"> <li>4-lane 1080p60 MIPI DSI</li> <li>4-lane LVDS</li> <li>Parallel display</li> </ul>	<ul style="list-style-type: none"> <li>2x GbE</li> <li>2x USB 2.0</li> </ul>	7x I2S TDM	3.7 GT/s	14 x 14 mm, 0.65 mm pitch
MIMX9331A VTXMAC	3	1	1.7 GHz	—	Disabled	<ul style="list-style-type: none"> <li>2-lane 1080p30 MIPI CSI</li> <li>Parallel camera</li> </ul>	<ul style="list-style-type: none"> <li>4-lane 1080p60 MIPI DSI</li> <li>4-lane LVDS</li> <li>Parallel display</li> </ul>	<ul style="list-style-type: none"> <li>2x GbE</li> <li>2x USB 2.0</li> </ul>	7x I2S TDM	3.7 GT/s	14 x 14 mm, 0.65 mm pitch

Figure 1 describes the part number nomenclature so that characteristics of a specific part number can be identified (for example, cores, frequency, temperature grade, fuse options, and silicon revision). The primary characteristic which describes which data sheet applies to a specific part is the temperature grade (junction) field.

- The i.MX 93 Applications Processors for Commercial Products Data Sheet (IMX93CEC) covers parts listed with a "D (Commercial temp)"
- The i.MX 93 Applications Processors for Industrial Products Data Sheet (IMX93IEC) covers parts listed with a "C (Industrial temp)"
- The i.MX 93 Applications Processors for Extended Industrial Products Data Sheet (IMX93XEC) covers parts listed with a "X (Extended Industrial temp)"
- The i.MX 93 Applications Processors for Automotive Products Data Sheet (IMX93AEC) covers parts listed with an "A (Automotive temp)"

Ensure to have the proper data sheet for specific part by verifying the temperature grade (junction) field and matching it to the proper data sheet. If there are any questions, visit the web page [nxp.com/IMX](http://nxp.com/IMX) or contact an NXP representative for details.






Figure 2. i.MX 93 system block diagram

### 3 Special signal considerations

Table 3 lists special signal considerations for the i.MX 93 processors. The signal names are listed in alphabetical order.

The package contact assignments can be found in [Package information and contact assignments](#). Signal descriptions are provided in the *i.MX 93 Reference Manual* (IMX93RM).



Table 3. Special signal considerations

Signal Name	Remarks
CLKIN1/CLKIN2	CLKIN1 and CLKIN2 are input pins without internal pull-up and pull-down. An external 10K pull-down resistor is recommended if they are not used.
NC	These signals are No Connect (NC) and should be unconnected in the application.
ONOFF	A brief connection to GND in the OFF mode causes the internal power management state machine to change the state to ON. In the ON mode, a brief connection to GND generates an interrupt (intended to be a software-controllable power-down). A connection to GND for a period of time longer than the value configured in the BBNSM_CTRL[BTN_TIMEOUT] causes a forced OFF (PMIC_ON_REQ output "L"), as long as there is no pending RTC alarm event or tamper event.
POR_B	POR_B has no internal pull-up/down resistor, and requires external pull-up resistor to NVCC_BBSM_1P8.  It is recommended that POR_B is properly handled during power up/down. Please see the EVK design for details.
RTC_XTALI/RTC_XTALO	To hit the exact oscillation frequency, the board capacitors must be reduced to account for the board and chip parasitics. The integrated oscillation amplifier is self-biasing, but relatively weak. Care must be taken to limit the parasitic leakage from RTC_XTALI and RTC_XTALO to either the power or the ground ( $> 100\text{ M}\Omega$ ). This de-biases the amplifier and reduces the start-up margin.  If you want to feed an external low-frequency clock into RTC_XTALI, the RTC_XTALO pin must remain unconnected or driven by a complementary signal. The logic level of this forcing clock must not exceed the NVCC_BBSM_1P8 level and the frequency shall be $< 50\text{ kHz}$ under the typical conditions.
XTALI_24M/XTALO_24M	The system requires 24 MHz on XTALI/XTALO. The crystal cannot be eliminated by an external 24 MHz oscillator.  If this clock is used as a reference for USB, then there are strict frequency tolerance and jitter requirements. See <a href="#">Clock sources</a> and relevant interface specifications chapters for details.

### 3.1 Unused input and output guidance

If a function of the i.MX 93 is not used, the I/Os and power rails of that function can be terminated to reduce overall board power. [Table 4](#) is recommended connectivities for LVDS and other digital I/Os. [Table 5](#) is recommended connectivities for MIPI. [Table 6](#) is recommended connectivities for USB.

Table 4. Unused function strapping recommendations

Function	Ball name	Recommendations if unused
ADC	ADC_IN0, ADC_IN1, ADC_IN2, ADC_IN3	Tie to ground
TAMPER	TAMPER0, TAMPER1	Tie to ground
LVDS	VDD_LVDS_1P8, LVDS_CLK_P, LVDS_CLK_N, LVDS_Dx_P, LVDS_Dx_N,	Tie to ground through 10 K $\Omega$ resistors

*Table continues on the next page...*

Table 4. Unused function strapping recommendations ...continued

Function	Ball name	Recommendations if unused
Digital I/O supplies	NVCC_GPIO, NVCC_WAKEUP, NVCC_AON, NVCC_SD2	Tie to ground through 10 KΩ resistors if entire bank is not used

Table 5. MIPI strapping recommendations

Function	Ball name	Recommendations
Only MIPI_CSI used	VDD_MIPI_0P8, VDD_MIPI_1P8	Supply
	MIPI_DSI1_CLK_P, MIPI_DSI1_CLK_N, MIPI_DSI1_Dx_P, MIPI_DSI1_Dx_N	Not connected
Only MIPI_DSI used	VDD_MIPI_0P8, VDD_MIPI_1P8	Supply
	MIPI_CSI1_CLK_P, MIPI_CSI1_CLK_N, MIPI_CSI1_Dx_P, MIPI_CSI1_Dx_N	Not connected
Neither MIPI_CSI nor MIPI_DSI used	VDD_MIPI_0P8, VDD_MIPI_1P8	Tie to ground
	MIPI_CSI1_CLK_P, MIPI_CSI1_CLK_N, MIPI_CSI1_Dx_P, MIPI_CSI1_Dx_N	Not connected
	MIPI_DSI1_CLK_P, MIPI_DSI1_CLK_N, MIPI_DSI1_Dx_P, MIPI_DSI1_Dx_N	Not connected
	MIPI_REXT	Tie to ground

Table 6. USB strapping recommendations

Function	Ball name	Recommendations
Only USB1 used	VDD_USB_3P3, VDD_USB_1P8, VDD_USB_0P8	Supply
	USB2_VBUS, USB2_D_P, USB2_D_N, USB2_ID, USB2_TXRTUNE	Not connected
Only USB2 used	VDD_USB_3P3, VDD_USB_1P8, VDD_USB_0P8	Supply
	USB1_VBUS, USB1_D_P, USB1_D_N, USB1_ID, USB1_TXRTUNE	Not connected
Neither USB1 nor USB2 used	VDD_USB_3P3, VDD_USB_1P8, VDD_USB_0P8	Tie to ground
	USB1_VBUS, USB1_D_P, USB1_D_N, USB1_ID, USB1_TXRTUNE	Not connected
	USB2_VBUS, USB2_D_P, USB2_D_N, USB2_ID, USB2_TXRTUNE	Not connected

## 4 Electrical characteristics

This section provides the device and module-level electrical characteristics for the i.MX 93 family of processors.

## 4.1 Chip-level conditions

This section provides the device-level electrical characteristics for the IC. See [Table 7](#) for a quick reference to the individual tables and sections.

Table 7. i.MX 93 chip-level conditions

For these characteristics, ...	Topic appears ...
Absolute maximum ratings	<a href="#">Absolute maximum ratings</a>
Thermal resistance	<a href="#">Thermal resistance</a>
Operating ranges	<a href="#">Operating ranges</a>
Clock sources	<a href="#">Clock sources</a>
Maximum supply currents	<a href="#">Maximum supply currents</a>
Power modes	<a href="#">Power modes</a>
Power supplies requirements and restrictions	<a href="#">Power supplies requirements and restrictions</a>

### 4.1.1 Absolute maximum ratings

#### CAUTION

Stresses beyond those listed in the following table may reduce the operating lifetime or cause immediate permanent damage to the device. The table below does not imply functional operation beyond those indicated in the operating ranges and parameters table.

Table 8. Absolute maximum ratings

Parameter description	Symbol	Min	Max	Unit	Notes
Core supplies input voltages	VDD_SOC	-0.3	1.15	V	—
GPIO supply voltage	NVCC_GPIO, NVCC_WAKEUP, NVCC_AON	-0.3	3.8	V	—
I/O supply for SD2	NVCC_SD2	-0.3	3.8	V	—
DDR PHY supply voltage	VDD2_DDR	-0.3	1.575	V	—
DDR I/O supply voltage	VDDQ_DDR	-0.3	1.575	V	—
I/O supply and I/O Pre-driver supply for BBSM bank	NVCC_BBSM_1P8	-0.3	2.15	V	—
USB VBUS input detected	USB1_VBUS, USB2_VBUS	-0.3	3.95	V	—
Power for USB OTG PHY	VDD_USB_0P8	-0.3	1.15	V	—

*Table continues on the next page...*

Table 8. Absolute maximum ratings ...continued

Parameter description	Symbol	Min	Max	Unit	Notes
	VDD_USB_1P8	-0.3	2.15	V	—
	VDD_USB_3P3	-0.3	3.95	V	—
MIPI PHY supply voltage	VDD_MIPI_0P8	-0.3	1.15	V	—
	VDD_MIPI_1P8	-0.3	2.15	V	—
LVDS PHY supply voltage	VDD_LVDS_1P8	-0.3	2.15	V	—
Analog core supply voltage	VDD_ANA_0P8	-0.3	1.15	V	—
	VDD_ANAx_1P8	-0.3	2.15	V	<sup>1</sup>
Input/output voltage range	V <sub>in</sub> /V <sub>out</sub>	-0.3	OVDD <sup>2</sup> + 0.3	V	—
Storage temperature range	T <sub>STORAGE</sub>	-40	150	°C	—

1. VDD\_ANAx\_1P8 refers to VDD\_ANA0\_1P8, VDD\_ANA1\_1P8, and VDD\_ANAVDET\_1P8.

2. OVDD is the I/O supply voltage.

Table 9. Electrostatic discharge and latch-up ratings

Parameter description		Rating	Reference	Comment
Electrostatic Discharge (ESD)	Human Body Model (HBM)	±1000 V	JS-001	—
	Charged Device Model (CDM)	±250 V	JS-002	—
Latch-up (LU)	Immunity level: <ul style="list-style-type: none"> <li>Class I @ 25 °C ambient temperature</li> <li>Class II @ 125 °C ambient temperature</li> </ul>	A  A	JESD78	—

## 4.1.2 Thermal resistance

### 4.1.2.1 14 x 14 mm FCBGA package thermal characteristics

Table 10 lists the 14 x 14 mm FCBGA package thermal resistance data.

Table 10. 14 x 14 mm FCBGA thermal resistance data

Rating	Board Type <sup>1</sup>	Symbol	Values	Unit
Junction to Ambient Thermal Resistance <sup>2</sup>	JESD51-9, 2s2p	R <sub>θJA</sub>	21.7	°C/W
Junction-to-Top of Package Thermal Characterization parameter <sup>3</sup>	JESD51-9, 2s2p	Ψ <sub>JT</sub>	0.1	°C/W

Table continues on the next page...

Table 10. 14 x 14 mm FCPBGA thermal resistance data...continued

Rating	Board Type <sup>1</sup>	Symbol	Values	Unit
Junction to Case Thermal Resistance <sup>3</sup>	JESD51-9, 1s	$R_{\theta JC}$	5.4	°C/W

1. Thermal test board meets JEDEC specification for this package (JESD51-9). Test board has 40 vias under die shadow mapped according to BGA layout under die. Each via is 0.2 mm in diameter and connects top layer with the first buried plane layer.
2. Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment.
3. Junction-to-Case thermal resistance determined using an isothermal cold plate. Case temperature refers to the package top side surface temperature.

### 4.1.3 Power architecture

The power architecture of i.MX 93 is defined based on the assumption that systems are constructed for the case where the PMIC is used to supply all the power rails to the processor. The SoC may be powered from discrete parts rather than a PMIC, but a discrete-based solution is not necessarily BOM cost-optimized.

NVCC\_BBSM\_1P8 must be powered first and stay until the last.

The digital logic inside chip will be supplied with VDD\_SOC, which can be nominal or overdrive voltage or a "Low Drive" voltage.

The DRAM controller and PHY have multiple external power supplies:

Table 11. Power supplies of the DRAM controller and PHY

Power supplies	Modules
VDD_SOC	SoC synthesized DRAM controller digital logic
VDD_ANA_0P8	DRAM PLL and PHY digital logic
VDD_ANAx_1P8	DRAM PLL and PHY analog circuitry
VDD2_DDR	1.1 V DRAM PHY I/O supply
VDDQ_DDR	0.6 V DRAM PHY I/O supply for LPDDR4X

For all the integrated analog modules, their 1.8 V analog power will be supplied externally through power pads. These supplies are separated with other power pads on the package to keep them clean, but they can be directly shared with other power rails on the board to reduce the number of power supplies from the PMIC.

For the integrated LVDS PHY, MIPI PHY, and USB PHYs, their 3.3 V (where supported), 1.8 V, and digital power will be supplied externally through power pads. The powers to those PHYs are separated with other power pads on the package to keep them clean, but they can be directly shared with other power rails on the board to reduce the number of power supplies from the PMIC.

For BBSM/RTC, the 1.8 V I/O pre-driver supply and 1.8 V I/O pad supply will also be supplied externally. The BBSM\_LP core digital domain logic is supplied by an internal LDO.

Figure 3 is the power architecture diagram for the whole chip. Note that it only shows power supplies, and does not show capacitors that may be required for internal LDO regulators.




Figure 3. Power architecture of i.MX 93 family of processors

**NOTE**

If ADC is used, external voltage reference is recommended for VDD\_ANAx\_1P8 to improve the ADC ENOB.

#### 4.1.4 Operating ranges

Table 12 provides the operating ranges of the i.MX 93 processors. For details on the chip's power structure, see the "Clock and Power Overview" chapter of the *i.MX 93 Reference Manual* (IMX93RM).

Table 12. Operating ranges

Parameter Description	Symbol	Min	Typ	Max <sup>1</sup>	Unit	Comment
Power supply for SoC logic and Arm core	VDD_SOC	0.85	0.90	0.95	V	Power supply for SoC, overdrive mode
		0.80	0.85	0.90	V	Power supply for SoC, nominal mode
		0.76	0.80	0.84	V	Power supply for SoC, low drive mode
		0.61	0.65	0.70	V	Power supply for SoC, suspend mode
Digital supply for PLLs, temperature sensor, LVCMOS I/O, MIPI, and USB PHYs	VDD_ANA_0P8	0.76	0.80	0.84	V	—
	VDD_MIPI_0P8					
	VDD_USB_0P8					
1.8 V supply for PLLs, eFuse, Temperature sensor, LVCMOS voltage detect reference, ADC, 24 MHz XTAL, LVDS, MIPI, and USB PHYs	VDD_ANAx_1P8	1.71	1.80	1.89	V	2
	VDD_LVDS_1P8					
	VDD_MIPI_1P8					
	VDD_USB_1P8					
3.3 V supply for USB PHY	VDD_USB_3P3	3.069	3.30	3.45	V	—
Voltage supply for DRAM PHY	VDD2_DDR	1.06	1.10	1.14	V	—
Voltage supply for DRAM PHY I/O	VDDQ_DDR	1.06	1.10	1.14	V	LPDDR4
		0.57	0.60	0.67	V	LPDDR4X
I/O supply and I/O pre-driver supply for GPIO in BBSM bank	NVCC_BBSM_1P8	1.62	1.80	1.98	V	—
Power supply for GPIO when it is in 1.8 V mode	NVCC_AON	1.62	1.80	1.98	V	—
	NVCC_SD2					

Table continues on the next page...

Table 12. Operating ranges ...continued

Parameter Description	Symbol	Min	Typ	Max <sup>1</sup>	Unit	Comment
Power supply for GPIO when it is in 3.3 V mode	NVCC_GPIO NVCC_WAKEUP	3.00	3.30	3.465	V	—
Temperature Ranges						
Junction temperature — Automotive	T <sub>j</sub> <sup>3</sup>	-40	—	+125	°C	See the application note, i.MX 93 Product Lifetime Usage Estimates for information on product lifetime (power-on hours) for this processor.
Ambient temperature — Automotive	T <sub>a</sub>	-40	—	+85		

1. Applying the maximum voltage results in maximum power consumption and heat generation. NXP recommends a voltage set point = (V<sub>min</sub> + the supply tolerance). This result in an optimized power/speed ratio.
2. VDD\_ANAx\_1P8 refers to VDD\_ANA0\_1P8, VDD\_ANA1\_1P8, and VDD\_ANAVDET\_1P8.
3. T<sub>j</sub> minimum temperature supported at startup where T<sub>j</sub> = T<sub>a</sub>.

#### 4.1.5 Maximum frequency of main modules

Table 13 provides the maximum frequency of main modules in the i.MX 93 of processors.

Table 13. Maximum frequency of main modules<sup>1</sup>

Main modules	Frequency (Low Drive mode)	Frequency (Nominal mode)	Frequency (Overdrive mode)
EdgeLock® Secure Enclave	133 MHz	200 MHz	250 MHz
Cortex®-M33 core	133 MHz	200 MHz	250 MHz
Cortex®-A55 cores	0.9 GHz	1.4 GHz	1.7 GHz
DRAM	933 MHz	1400 MHz	1866 MHz
NPU	500 MHz	800 MHz	1000 MHz

1. For more detailed information about clock, see Chapter Clock Controller Module (CCM) of *i.MX 93 Applications Processor Reference Manual*.

#### 4.1.6 Clock sources

##### 4.1.6.1 External clock sources

The i.MX 93 processor is designed to function with quartz crystals to generate the frequencies necessary for operation. 24 MHz for the main clock source and 32.768 kHz for the real time clock. External clock can be injected into RTC\_XTALI if the frequency precision and jitter precision are sufficient.

The XTAL input is used to synthesize all of the clocks in the system with the RTC\_XTAL input contribution to time keeping and low frequency operations.

Table 14 shows the interface frequency requirements.



Table 14. External input clock frequency

Parameter Description	Symbol	Min	Typ	Max	Unit
RTC_XTALI Oscillator <sup>1</sup>	$f_{ckil}$	—	32.768 <sup>2</sup>	—	kHz

1. External oscillator or a crystal with internal oscillator amplifier.

2. Recommended nominal frequency is 32.768 kHz.

Table 15 shows the maximum frequency of external clock.

Table 15. Audio external clock frequency

Parameter Description	Symbol	Low drive mode	Nominal mode	Overdrive mode	Unit
EXT_CLK maximum frequency	$f_{ext\_clk}$ <sup>1</sup>	133	200	200	MHz

1. Audio EXT\_CLK signal muxed on either pin SD2\_VSELECT or PDM\_BIT\_STREAM1.

Table 16 shows the external input clock for OSC32K.

Table 16. RTC\_OSC

	Symbol	Min	Typ	Max	Unit
Frequency	f	—	32.768	—	kHz
RTC_XTALI	$V_{IH}$	0.9 x NVCC_BBSM_1P8	—	NVCC_BBSIM_1P8	V
	$V_{IL}$	0	—	0.1 x NVCC_BBSM_1P8	V
	Duty cycle	45	—	55	%

For the case where an external clock is desired to be the source of the 32.768 kHz clock, the RTC\_XTALI pin may be driven with the RTC\_XTALO pin disconnected.

#### 4.1.6.2 On-chip oscillators

An external 24 MHz crystal is used in conjunction with the integrated amplifier to form a crystal oscillator that is used as the reference clock for all frequency synthesis on the processor.

Table 17. 24M quartz specifications<sup>1</sup>

Symbol	Parameter Description	Min	Typ	Max	Unit
fXTAL	Frequency	—	24	—	MHz
CLOAD	Cload	—	12	—	pF
DL	Drive level	—	—	100	μW
ESR	ESR	—	—	120	Ω

1. An external 24 MHz crystal is used in conjunction with the integrated amplifier to form a crystal oscillator that is used as the reference clock for all frequency synthesis on the processor.

Table 18 shows 32K oscillator specifications.

Table 18. 32.768 kHz quartz specifications

Symbol	Parameter Description	Min	Typ	Max	Unit
fXTAL	Frequency (crystal mode) <sup>1</sup>	—	32.768	—	kHz
CLOAD	Cload	—	12.5	—	pF
ESR	ESR	—	—	90	K $\Omega$

1. Actual working drive level is dependent on real design. Please contact crystal vendor for selecting drive level of crystal.

#### 4.1.7 Maximum supply currents

Power consumption is highly dependent on the application. Estimating the maximum supply currents required for power supply design is difficult because the use cases that requires maximum supply current is not a realistic use cases.

To help illustrate the effect of the application on power consumption, data was collected while running commercial standard benchmarks that are designed to be compute and graphic intensive. The results provided are intended to be used as guidelines for power supply design.

Table 19. Maximum supply currents

Power rail	Max current	Unit
VDD_SOC	2700	mA
VDD_ANA_0P8	50	mA
VDD_ANAx_1P8 <sup>1</sup>	250	mA
NVCC_BBSP_1P8	2	mA
NVCC_GPIO, NVCC_WAKEUP, NVCC_AON	$I_{\max} = N \times C \times V \times (0.5 \times F)$ Where: N—Number of IO pins supplied by the power line C—Equivalent external capacitive load V—IO voltage (0.5 x F)—Data change rate. Up to 0.5 of the clock rate (F). In this equation, $I_{\max}$ is in Amps, C in Farads, V in Volts, and F in Hertz.	
VDDQ_DDR	160	mA
VDD2_DDR	525	mA
VDD_MIPI_0P8 (for MIPI CSI-2 2-lane Rx PHY)	18	mA
VDD_MIPI_0P8 (for MIPI-DSI 4-lane Tx PHY)	33	mA
VDD_MIPI_1P8 (for MIPI CSI-2 2-lane Rx PHY)	2.5	mA

Table continues on the next page...

Table 19. Maximum supply currents ...continued

Power rail	Max current	Unit
VDD_MIPI_1P8 (for MIPI-DSI 4-lane Tx PHY)	9.5	mA
VDD_USB_3P3 (for USB PHY)	25.2	mA
VDD_USB_1P8 (for USB PHY)	36.2	mA
VDD_USB_0P8 (for USB PHY)	22.2	mA
VDD_LVDS_1P8	Max dynamic current 45	mA

1. VDD\_ANAx\_1P8 refers to VDD\_ANA0\_1P8, VDD\_ANA1\_1P8, and VDD\_ANAVDET\_1P8.

## 4.2 Power modes

This section introduces the power modes used in the i.MX 93.

### 4.2.1 Power mode definition

The i.MX 93 supports the following power modes:

- **RUN Mode:** All external power rails are on, the Cortex-A55 is active and running; other internal modules can be on/off based on application.
- **Low Power RUN Mode:** This mode is defined as a very low power run mode with all external power rails are on. In this mode, all the unnecessary power domain (MIX) can be off, except AONMIX and the internal modules required, such as OSC24M/PLL. Cortex-M33 CPU in AONMIX handles all the computing and data processing. Cortex-A55 is power down and DRAM can be in self-refresh/retention mode. All the modules in the AONMIX, such as SAI/CAN/LPUART, can be used directly. To use modules in other power domain, such as WAKEUPMIX, the user can turn on additional peripherals and related power by Cortex-M33 as needed. Additional low power modes are also supported, but do not have power characterized in the Data Sheet. See the Reference Manual for a full set of power management capabilities.
- **IDLE Mode:** This mode is defined as a mode, which the Cortex-A55 can automatically enter when there is no thread running and all high-speed devices are not active. The Cortex-A55 can be put into power gated state but with L3 data retained, DRAM and the bus clock are reduced. Most of the internal logic is clock gated, but still remains powered. Compared with RUN mode, all the external power rails from the PMIC remain the same and most of the modules still remain in their state, so the interrupt response in this mode is very small.
- **SUSPEND Mode:** This mode is defined as the most power saving mode where all the clocks are off (including the Cortex-M33 CPU), all the unnecessary power supplies are off and all power gateable portions of the SoC are power gated. The Cortex-A55 CPU are fully power gated, all internal digital logic and analog circuit that can be powered down will be off, and all PHYs are power gated. DRAM is set at self-refresh/retention mode. VDD\_SOC (and related digital supply) voltage is reduced to the "Suspend mode" voltage. The exit time from this mode will be much longer than IDLE, but the power consumption will also be much lower.
- **BBSM Mode:** This mode is also called RTC mode. Only the power for the BBSM domain remains on to keep RTC and BBSM logic alive.
- **OFF Mode:** All power rails are off.

#### NOTE

Beyond the modes defined here, additional options can be configured in software, such as to adjust clock frequencies or gate clocks through the CCM programming model, or to adjust on-die power-gating through the SRC or GPC programming model, or to adjust the voltage supplied to the VDD\_SOC supply as per [Operating ranges](#) in the Data Sheet.

[Table 20](#) summarizes the external power supply states in all the power modes.

Table 20. The power supply states

Power rail	OFF	BBSM	SUSPEND (Analog on)	IDLE	RUN/LP RUN
NVCC_BBBSM_1P8	OFF	ON	ON	ON	ON
VDD_SOC	OFF	OFF	ON	ON	ON
VDD2_DDR VDDQ_DDR	OFF	OFF	ON	ON	ON
NVCC_<XXX>	OFF	OFF	ON	ON	ON
VDD_ANA_0P8 VDD_MIPI_0P8 VDD_USB_0P8	OFF	OFF	ON	ON	ON
VDD_ANAx_1P8 VDD_LVDS_1P8 VDD_MIPI_1P8 VDD_USB_1P8 VDD_USB_3P3	OFF	OFF	ON	ON	ON

#### 4.2.2 Low power modes

The state of each module in the IDLE, SUSPEND, and BBSM mode are defined in the [Table 21](#).

Table 21. Low power mode definition

	IDLE	SUSPEND	BBSM
CCM LPM mode	WAIT	STOP	N/A
Arm Cortex®-A55 CPU0	OFF	OFF	OFF
Arm Cortex®-A55 CPU1	OFF	OFF	OFF
Shared L3 cache	ON	OFF	OFF
Display	OFF	OFF	OFF
DRAM controller and PHY	ON	OFF	OFF
ARM_PLL	OFF	OFF	OFF
DRAM_PLL	OFF	OFF	OFF
SYSTEM_PLL 1/2/3	ON	OFF	OFF
XTAL	ON	OFF	OFF

*Table continues on the next page...*

Table 21. Low power mode definition ...continued

	IDLE	SUSPEND	BBSM
RTC	ON	ON	ON
External DRAM device	Self-Refresh	Self-Refresh	OFF
USB PHY	In Low Power State	OFF	OFF
DRAM clock	266 MHz	OFF	OFF
NOC clock	133 MHz	OFF	OFF
AXI clock	133 MHz	OFF	OFF
Module clocks	ON as needed	OFF	OFF
EdgeLock® Secure Enclave	ON	ON	ON
GPIO Wakeup	Yes	Yes	OFF
RTC Wakeup	Yes	Yes	Yes
USB remote wakeup	Yes	No <sup>1</sup>	No
Other wakeup source	Yes	No <sup>2</sup>	No
WAKEUPMIX	ON	OFF <sup>3</sup>	OFF
MLMIX	ON	OFF	OFF
NICMIX	ON as needed	OFF	OFF

1. USB remote wakeup can be "Yes" if required.
2. Other wakeup source can be "Yes" if required.
3. WAKEUPMIX can be "ON" if required.

**NOTE**

- Automatic enter self-refresh when there is no DRAM access.
- Put into self-refresh mode by software before entering low power mode.
- Turn off externally by PMIC when PMIC\_STBY\_REQ signal is asserted.
- Remote wakeup can be supported if the USB PHY power is on in this mode.

### 4.2.3 Chip power in different Low Power modes

Table 22 shows power consumption in different LP modes.

Table 22. Chip power in different LP modes

Mode	Supply	Voltage (V)	Power (mW) <sup>1</sup>
BBSM	NVCC_BBSM_1P8	1.8	0.14

Table continues on the next page...

Table 22. Chip power in different LP modes ...continued

Mode	Supply	Voltage (V)	Power (mW) <sup>1</sup>
SUSPEND	NVCC_GPIO, NVCC_SD2	3.3	2.65
	NVCC_WAKEUP <sup>2</sup>	1.8	1.20
	VDDQ_DDR	0.6	< 0.01
	VDD2_DDR	1.1	0.25
	VDD_ANA*_1P8	1.8	1.85
	VDD_ANA_0P8	0.8	0.40
	VDD_MIPI_0P8	0.8	0.65
	VDD_USB_0P8	0.8	0.45
	VDD_USB_3P3	3.3	0.25
	VDD_SOC	0.65	7.40
	Total <sup>3</sup>	—	15.1


1. All the power numbers defined in the table are at 25°C. Use case dependent.
2. To achieve this low power consumption values for I/O power rails in SUSPEND mode, it is recommended to configure the IOMUX of those pins to GPIO input and change the PAD control settings to pull-up or pull-down depends on the board design before entering SUSPEND mode.
3. Sum of the listed supply rails.

### 4.3 Power supplies requirements and restrictions

The system design must comply with power-up sequence, power-down sequence, and steady state guidelines as described in this section to guarantee the reliable operation of the device. Any deviation from these sequences may result in the following situations:

- Excessive current during power-up phase
- Prevention of the device from booting
- Irreversible damage to the processor (worst-case scenario)

Figure 4 illustrates an example about power sequence of i.MX 93 processors.

**NOTE**

POR\_B must be asserted whenever VDD\_SOC is powered down, but NVCC\_BBSM\_1P8 is powered up (when the processor is in BBSM mode).

### 4.3.1 Power-up sequence

The power-up sequence of i.MX 93 is defined as follows:

1. Turn on NVCC\_BBSM\_1P8
2. [The SoC will assert PMIC\_ON\_REQ at this point in time.]
3. Turn on VDD\_SOC digital voltage supplies.
4. Turn on all VDD\_\*\_0P8 analog, PHY, and PLL supplies.
5. Turn on all remaining 1.8 V supplies. This includes VDD\_\*\_1P8 analog, PHY, PLL supplies, and any 1.8 V NVCC\_XXX I/O supplies.
6. Turn on DDR I/O supplies.
7. Turn on 3.3 V supplies. This includes all 3.3 V NVCC\_XXX I/O supplies and VDD\_USB\_3P3. [This 3.3 V supply step may be simultaneous with either the 1.8 V or the DDR supplies if desired.]
8. POR\_B release (it should be asserted during the entire power-up sequence.)

### 4.3.2 Power-down sequence

The power-down sequence of i.MX 93 is defined as follows:

- Turn off NVCC\_BBSM\_1P8 last
- Turn off VDD\_SOC after the other (non-BBSM) power rails or at the same time as other (non-BBSM) rails.
- No sequence for other power rails during power down.

## 4.4 PLL electrical characteristics

Table 23 shows the PLL electrical parameters.

Table 23. PLL electrical parameters

PLL type	Parameter	Value
AUDIO_PLL1	Clock output range	Up to 650 MHz
	Reference clock	24 MHz
	Lock time	50 $\mu$ s
	Jitter	$\pm 1\%$ of output period, $\geq 50$ ps
VIDEO_PLL1	Clock output range	Up to 594 MHz
	Reference clock	24 MHz
	Lock time	50 $\mu$ s
SYS_PLL1	Clock output range	312.5 MHz — 1 GHz
	Reference clock	24 MHz
	Lock time	70 $\mu$ s
ARM_PLL	Clock output range	800 MHz — 1700 MHz
	Reference clock	24 MHz
	Lock time	70 $\mu$ s
DRAM_PLL1	Clock output range	400 MHz — 1000 MHz
	Reference clock	24 MHz
	Lock time	50 $\mu$ s

## 4.5 I/O DC parameters

This section includes the DC parameters of the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR4 and LPDDR4X modes
- LVDS I/O

### 4.5.1 General purpose I/O (GPIO) DC parameters

Table 24 shows DC parameters for GPIO pads. The parameters Table 24 are guaranteed per the operating ranges in Table 12, unless otherwise noted.



Table 24. GPIO DC parameters

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
High-level output voltage	$V_{OH(1.8V)}$	DS = 1, IOH = 1.1 mA DS=6, IOH = 6.6 mA	0.8 x NVCC_xxx	—	NVCC_xxx	V
	$V_{OH(3.3V)}$	DS = 1, IOH = 2 mA DS=6, IOH = 12 mA	0.8 x NVCC_xxx	—	NVCC_xxx	V
Low-level output voltage	$V_{OL(1.8V)}$	DS = 1, IOL = 1.1 mA DS=6, IOL = 6.6 mA	0	—	0.2 x NVCC_xxx	V
	$V_{OL(3.3V)}$	DS = 1, IOL = 2 mA DS=6, IOL = 12 mA	0	—	0.2 x NVCC_xxx	V
Low-level input voltage	$V_{IL}$	NVCC_xxx = 1.65 - 3.465 V; Temp = -40 to 125°C	0	—	0.3 x NVCC_xxx	V
High-level input voltage	$V_{IH}$	NVCC_xxx = 1.65 - 3.465 V; Temp = -40 to 125°C	0.7 x NVCC_xxx	—	NVCC_xxx	V
Pull-down resistor	Rpd3.3v	NVCC_xxx = 3.0 - 3.465 V; Temp = -40 to 125°C	24	43	87	KΩ
Pull-up resistor	Rpu3.3v		18	37	72	KΩ
Pull-down resistor	Rpd1.8v	NVCC_xxx = 1.65 - 1.95 V; Temp = -40 to 125°C	13	23	48	KΩ
Pull-up resistor	Rpu1.8v		12	22	49	KΩ

**NOTE**

For GPIO pads, when the supplies are ramp-up or/and below operating level, the pad state values are undefined.

**NOTE**

For PHY pads, the PAD state values are undefined before POR\_B is asserted.

Table 25. Additional leakage parameters

Parameter	Symbol	Condition	Min	Max	Unit
Leakage high	I <sub>IH</sub>	Non-PHY I/O, 1.65 V - 3.465 V, Temp = -40°C to 125°C   pad = VDDIO <sup>1</sup>	-5	5	μA
Leakage low	I <sub>IL</sub>	Non-PHY I/O, 1.65 V - 3.465 V, Temp = -40°C to 125°C   pad = VSS <sup>1</sup>	-5	5	

1. This specification does not apply to PHY, ANALOG, TAMPER0, TAMPER1 I/Os, PMIC\_ON\_REQ, and PMIC\_STBY\_REQ.

#### 4.5.2 DDR I/O DC electrical characteristics

The DDR I/O pads support LPDDR4/LPDDR4X operational modes. The Double Data Rate Controller (DDRC) is compliant with JEDEC-compliant SDRAMs.

DDRC operation is contingent upon the board’s DDR design adherence to the DDR design and layout requirements stated in the hardware development guide for the i.MX 93 application processors.

4.5.3 LVDS DC parameters

The LVDS interface complies with TIA/EIA 644-A standard. See TIA/EIA STANDARD 644-A, "Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits" for details.

Table 26 shows the Low Voltage Differential Signaling (LVDS) DC parameters.

Table 26. LVDS DC Characteristics


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Output Differential Voltage	V <sub>OD</sub>	Rload = 100 Ω between Pad P and Pad N	250	350	450	mV
Output High Voltage	V <sub>OH</sub>	Rload = 100 Ω between Pad P and Pad N	1.25	—	1.6	V
Output Low Voltage	V <sub>OL</sub>	Rload = 100 Ω between Pad P and Pad N	0.9	—	1.25	V
Offset common mode Voltage	V <sub>CM</sub>	—	1.125	1.2	1.375	V
Tri-state I/O supply current	I <sub>cc-ovdd</sub>	VIN=OVDD or 0	0.016		1700	nA
Tri-state core supply current	I <sub>cc-vddi</sub>	VIN=VDDI or 0	—		1500	
Power Supply current	I <sub>cc</sub>	VIN=OVDD or 0 Rload=100 Ω	—		5	mA

4.6 I/O AC parameters

This section includes the AC parameters of the following I/O types:

- General Purpose I/O (GPIO)
- LVDS I/O

The GPIO load circuit and output transition time waveforms are shown in Figure 5 and Figure 6.






Figure 6. Output transition time waveform

#### 4.6.1 General purpose I/O (GPIO) AC parameters

Table 27. General purpose I/O (GPIO) AC parameters

Symbol	Description	Min	Typ	Max	Unit	Condition
tR	TX rise time	3950	—	5950	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x1
tF	TX fall time	4140	—	5600	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x1
tR	TX rise time	1890	—	2820	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x2
tF	TX fall time	1790	—	2560	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x2
tR	TX rise time	675	—	1950	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x3
tF	TX fall time	584	—	1730	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x3
tR	TX rise time	521	—	1320	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x4
tF	TX fall time	442	—	748	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x4
tR	TX rise time	454	—	742	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x5

Table continues on the next page...

Table 27. General purpose I/O (GPIO) AC parameters...continued

Symbol	Description	Min	Typ	Max	Unit	Condition
tF	TX fall time	380	—	554	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x5
tR	TX rise time	419	—	639	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x6
tF	TX fall time	349	—	506	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x6
tR	TX rise time	4030	—	5790	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x1
tF	TX fall time	4410	—	6290	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x1
tR	TX rise time	1870	—	2950	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (1.62 V, 1.8 V, 1.98 V), Drive strength x2
tF	TX fall time	1900	—	3310	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x2
tR	TX rise time	774	—	1930	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x3
tF	TX fall time	719	—	2070	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x3
tR	TX rise time	598	—	1360	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x4
tF	TX fall time	490	—	1590	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x4

Table continues on the next page...

Table 27. General purpose I/O (GPIO) AC parameters...continued

Symbol	Description	Min	Typ	Max	Unit	Condition
tR	TX rise time	543	—	1040	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x5
tF	TX fall time	401	—	1160	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x5
tR	TX rise time	505	—	887	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x6
tF	TX fall time	356	—	747	ps	Slew rate FSEL1 = 11b, Fast Slew Rate (3 V, 3.3 V, 3.465 V), Drive strength x6

#### 4.6.2 DDR I/O AC electrical characteristics

The DDR I/O pads support LPDDR4/LPDDR4X operational modes. The DDRC is compliant with JEDEC-compliant SDRAMs. DDRC operation is contingent upon the board's DDR design adherence to the DDR design and layout requirements stated in the hardware development guide for the i.MX 93 application processor.

#### 4.6.3 LVDS AC Parameters

The differential output transition time waveform is shown in [Figure 7](#).




Figure 7. Output transition time waveform

Table 28 shows the AC parameters of LVDS.

Table 28. LVDS AC parameters

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Lane skew <sup>1</sup>	$t_{SKew}$	$R_{load} = 100 \, \Omega$ $C_{load} = 2 \, pF$	—	0.25 <sup>2</sup>	—	ns
Transition Low to High time <sup>3</sup>	$t_{TLH}$		—	—	0.3	Unit Interval (UI) <sup>4</sup>
Transition High to Low time	$t_{THL}$		—	—	0.3	
Operating data rate <sup>5</sup>	$f$	—	—	—	560	Mbps
Offset peak to peak voltage imbalance	$V_{ospp}$	—	—	—	150	mV
Tri-state I/O supply current	$I_{cc-ovdd}$	$V_{IN}=OVDD$ or 0	0.016	—	1700	nA
Tri-state core supply current	$I_{cc-vddi}$	$V_{IN}=VDDI$ or 0	—	—	1500	
Power Supply current	$I_{cc}$	$V_{IN}=OVDD$ or 0 $R_{load}=100 \, \Omega$	—	—	5	mA

- $t_{SKew}$  is the differential time at  $V_{od} = 0$  voltage between different channel.
- This is typical maximum absolute delay between any two channels.
- Measurement levels are 20–80% from output voltage.
- This value is dependent on Operating data rate.
- This is the maximum bit rate that defined by supported display types.

4.7 Differential I/O output buffer impedance

The Differential CCM interface is designed to be compatible with TIA/EIA 644-A standard. See, TIA/EIA STANDARD 644-A, *Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits* (2001) for details.

4.7.1 DDR I/O output impedance

DDR output driver and ODT impedances are controlled across PVT using ZQ calibration procedure with a 120 ohm  $\pm 1\%$  resistor to ground. Programmable drive strength and ODT impedance targets available in the NXP DDR tool are detailed in the device IBIS model. Impedance deviation (calibration accuracy) is  $\pm 10\%$  (Maximum/Minimum impedance) across PVT.

4.8 System modules timing

This section contains the timing and electrical parameters for the modules in each i.MX 93 processor.

4.8.1 Reset timing parameters

Figure 8 shows the reset timing and Table 29 lists the timing parameters.




Figure 8. Reset timing diagram

Table 29. Reset timing parameters

ID	Parameter	Min	Max	Unit
CC1	Duration of POR_B to be qualified as valid. Note: POR_B rise/fall times must be 400 $\mu$ s or less.	1	—	RTC_XTALI cycle

4.8.2 WDOG Reset timing parameters

Figure 9 shows the WDOG reset timing and Table 30 lists the timing parameters.




Figure 9. WDOGx\_B timing diagram

Table 30. WDOGx\_B timing parameters

ID	Parameter	Min	Max	Unit
CC3	Duration of WDOG1_B Assertion	1	—	RTC_XTALI cycle

NOTE

RTC\_XTALI is approximately 32 kHz. RTC\_XTALI cycle is one period or approximately 30  $\mu$ s.

NOTE

WDOG<sub>x</sub>\_B output signals (for each one of the Watchdog modules) do not have dedicated pins, but are muxed out through the IOMUX. See the IOMUXC chapter of the *i.MX 93 Applications Processor Reference Manual* (IMX93RM) for detailed information.

4.8.3 JTAG timing parameters

Figure 10 depicts the JTAG test clock input timing. Figure 11 depicts the JTAG boundary scan timing. Figure 12 depicts the JTAG test access port. Signal parameters are listed in Table 31.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.




Figure 10. Test Clock Input Timing Diagram




Figure 11. Boundary system (JTAG) timing diagram




Figure 12. Test Access Port Timing Diagram



Table 31. JTAG Timing<sup>1,2</sup>

ID	Parameter	All Frequencies		Unit
		Min	Max	
SJ0	JTAG_TCK frequency of operation <sup>3,4</sup>	—	50	MHz
SJ1	JTAG_TCK cycle time in crystal mode	20	—	ns
SJ2	JTAG_TCK clock pulse width measured at $V_M$ <sup>5</sup>	10	—	ns
SJ3	JTAG_TCK rise and fall times	—	3	ns
SJ4	Boundary scan input data set-up time	15	—	ns
SJ5	Boundary scan input data hold time	15	—	ns
SJ6	JTAG_TCK low to output data valid	—	600	ns
SJ7	JTAG_TCK low to output high impedance	—	600	ns
SJ8	JTAG_TMS, JTAG_TDI data set-up time	5	—	ns
SJ9	JTAG_TMS, JTAG_TDI data hold time	5	—	ns
SJ10	JTAG_TCK low to JTAG_TDO data valid	—	14	ns
SJ11	JTAG_TCK low to JTAG_TDO high impedance	—	14	ns
SJ14	JTAG_TCK low to JTAG_TDO data invalid	1	—	ns

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).
2. Output timing valid for maximum external load  $CL = 25$  pF, which is assumed to be a 10 pF load at the end of a 50  $\Omega$ , unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance of the transmission line can be equal to the selected RDSON of the I/O pad output driver.
3.  $T_{DC}$  = target frequency of JTAG
4. 50 MHz frequency is for the JTAG debug interface. For boundary scan, the maximum TCK frequency is 10 MHz.
5.  $V_M$  = mid-point voltage

#### 4.8.4 SWD timing parameters

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

Figure 13 depicts the SWD timing.




Figure 13. SWD timing

Table 32 lists SWD timing parameters.

Table 32. SWD timing parameters<sup>1,2</sup>

Symbol	Description	Min	Max	Unit
S0	SWD_CLK frequency	—	50	MHz
S1	SWD_CLK cycle time	20	—	ns
S2	SWD_CLK pulse width	10	—	ns
S3	Input data setup time	5	—	ns
S4	Input data hold time	5	—	ns
S5	Output data valid time	—	14	ns
S6	Output high impedance time	—	14	ns
S7	Output data invalid time	0	—	ns

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).
2. Timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 Ω, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line can be equal to the selected RDSON of the I/O pad output.

#### 4.8.5 DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)

The i.MX 93 Family of processors have been designed and tested to work with JEDEC JESD209—compliant LPDDR4/LPDDR4X memory.

- JEDEC LPDDR4 Specification JESD209-4B, February 2017
- JEDEC LPDDR4X Specification JESD209-4-1, January 2017

Timing diagrams and tolerances required to work with these memories are specified in the respective documents and are not reprinted here.

Meeting the necessary timing requirements for a DDR memory system is highly dependent on the components chosen and the design layout of the system as a whole. NXP cannot cover in this document all the requirements needed to achieve a design that meets full system performance over temperature, voltage, and part variation; PCB trace routing, PCB dielectric material, number of routing layers used, placement of bulk/decoupling capacitors on critical power rails, VIA placement, GND and Supply planes layout, and DDR controller/PHY register settings all are factors affecting the performance of the memory system. Consult the hardware user guide for this device and NXP validated design layouts for information on how to properly design a PCB for best DDR performance. NXP strongly recommends duplicating an NXP validated design as much as possible in the design of critical power rails, placement of bulk/decoupling capacitors and DDR trace routing between the processor and the selected DDR memory. All supporting material is readily available on the device web page on <https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-9-processors:IMX9-PROCESSORS>.

Processors that demonstrate full DDR performance on NXP validated designs, but do not function on customer designs, are not considered marginal parts. A report detailing how the returned part behaved on an NXP validated system will be provided to the customer as closure to a customer's reported DDR issue. Customers bear the responsibility of properly designing the Printed Circuit Board, correctly simulating and modeling the designed DDR system, and validating the system under all expected operating conditions (temperatures, voltages) prior to releasing their product to market.

**Table 33. i.MX 93 DRAM controller supported SDRAM configurations**

Parameter	LPDDR4/LPDDR4X
Number of Controllers	1
Number of Channels	1
Number of Chip Selects	2
Bus Width	16-bit
Maximum supported data rate	
• Low drive mode	1866 MT/s
• Nominal drive mode	2880 MT/s
• Overdrive mode	3733 MT/s <sup>1</sup>

1. For 9 x 9 mm package, the maximum data rate of LPDDR4x/LPDDR4 is 3200 MT/s.

#### 4.8.5.1 Clock/data/command/address pin allocations

These processors use generic names for clock, data, and command address bus; see [Table 103](#) for details about mapping of clock, data, and command address signals of LPDDR4/LPDDR4X modes.

## 4.9 Display and graphics

The following sections provide information on display and graphic interfaces.

### 4.9.1 MIPI D-PHY electrical characteristics

## 4.9.1.1 MIPI HS-TX specifications

Table 34. MIPI high-speed transmitter DC specifications

Symbol	Parameter	Min	Typ	Max	Unit
$V_{\text{CMTX}}^1$	High Speed Transmit Static Common Mode Voltage	150	200	250	mV
$ \Delta V_{\text{CMTX}} _{(1,0)}$	$V_{\text{CMTX}}$ mismatch when Output is Differential-1 or Differential-0	—	—	5	mV
$ V_{\text{OD}} ^1$	High Speed Transmit Differential Voltage	140	200	270	mV
$ \Delta V_{\text{OD}} $	$V_{\text{OD}}$ mismatch when Output is Differential-1 or Differential-0	—	—	14	mV
$V_{\text{OHHS}}^1$	High Speed Output High Voltage	—	—	360	mV
$Z_{\text{OS}}$	Single Ended Output Impedance	40	50	62.5	$\Omega$
$\Delta Z_{\text{OS}}$	Single Ended Output Impedance Mismatch	—	—	10	%

1. Value when driving into load impedance anywhere in the  $Z_{\text{ID}}$  range.

Table 35. MIPI high-speed transmitter AC specifications

Symbol	Parameter	Min	Typ	Max	Unit
$\Delta V_{\text{CMTX(HF)}}$	Common-level variations above 450 MHz	—	—	15	mVRMS
$\Delta V_{\text{CMTX(LF)}}$	Common-level variation between 50-450 MHz	—	—	25	mVPEAK
$t_{\text{R}}$ and $t_{\text{F}}^1$	Rise Time and Fall Time (20% to 80%)	100	—	0.35 x UI	ps

1. UI is the long-term average unit interval.

## 4.9.1.2 MIPI HS-RX specifications

Table 36. MIPI high-speed receiver DC specifications

Symbol	Parameter	Min	Typ	Max	Unit
$V_{\text{IDTH}}$	Differential input high voltage threshold	—	—	70	mV
$V_{\text{IDTL}}$	Differential input low voltage threshold	-70	—	—	mV
$V_{\text{IHHS}}$	Single ended input high voltage	—	—	460	mV
$V_{\text{ILHS}}$	Single ended input low voltage	-40	—	—	mV
$V_{\text{CMRXDC}}$	Input common mode voltage	70	—	330	mV
$Z_{\text{ID}}$	Differential input impedance	80	100	125	$\Omega$

Table 37. MIPI high-speed receiver AC specifications

Symbol	Parameter	Min	Typ	Max	Unit
$\Delta V_{\text{CMRX(HF)}}$ <sup>1</sup>	Common mode interference beyond 450 MHz	—	—	50	mV
$\Delta V_{\text{CMRX(LF)}}$	Common mode interference between 50 and 450 MHz	-25	—	25	mV
$C_{\text{CM}}$	Common mode termination	—	—	60	pF

1.  $\Delta V_{\text{CMRX(HF)}}$  is the peak amplitude of a sine wave superimposed on the receiver inputs.

#### 4.9.1.3 MIPI LP-TX specifications

Table 38. MIPI low-power transmitter DC specifications

Symbol	Parameter	Min	Typ	Max	Unit
$V_{\text{OH}}$ <sup>1</sup>	Thevenin Output High Level	1.1	1.2	1.3	V
$V_{\text{OL}}$	Thevenin Output Low Level	-50	—	50	mV
$Z_{\text{OLP}}$ <sup>2</sup>	Output Impedance of Low Power Transmitter	110	—	—	$\Omega$

1. This specification can only be met when limiting the core supply variation from 1.1 V till 1.3 V.
2. Although there is no specified maximum for ZOLP, the LP transmitter output impedance ensures the TRLP/TFLP specification is met.

Table 39. MIPI low-power transmitter AC specifications

Symbol	Parameter	Min	Typ	Max	Unit
$T_{\text{RLP/TFLP}}$ <sup>1</sup>	15% to 85% Rise Time and Fall Time	—	—	25	ns
$T_{\text{REOT}}$ <sup>1,2,3</sup>	30% to 85% Rise Time and Fall Time	—	—	35	ns
$T_{\text{LP-PULSE-TX}}$ <sup>4</sup>	Pulse width of the LP exclusive-OR clock: First LP exclusive-OR clock pulse after Stop state or last pulse before Stop state	40	—	—	ns
	Pulse width of the LP exclusive-OR clock: All other pulses	20	—	—	ns
$T_{\text{LP-PER-TX}}$	Period of the LP exclusive-OR clock	90	—	—	ns
$\delta V/\delta t_{\text{SR}}$ <sup>1,5,6,7</sup>	Slew Rate @ CLOAD= 0 pF	25	—	500	mV/ns
	Slew Rate @ CLOAD= 5 pF	25	—	300	mV/ns
	Slew Rate @ CLOAD= 20 pF	25	—	250	mV/ns
	Slew Rate @ CLOAD= 70 pF	25	—	150	mV/ns
$C_{\text{LOAD}}$	Load Capacitance	0	—	70	pF

1.  $C_{\text{LOAD}}$  includes the low equivalent transmission line capacitance. The capacitance of TX and RX are assumed to always be < 10 pF. The distributed line capacitance can be up to 50 pF for a transmission line with 2 ns delay.
2. The rise-time of TREOT starts from the HS common-level at the moment of the differential amplitude drops below 70 mV, due to stopping the differential drive.

3. With an additional load capacitance CCM between 0 to 60 pF on the termination center tap at RX side of the lane.
4. This parameter value can be lower than TLPX due to differences in rise vs. fall signal slopes and trip levels and mismatches between Dp and Dn LP transmitters. Any LP exclusive-OR pulse observed during HS EoT (transition from HS level to LP-11) is glitch behavior as described in Low-Power Receiver section.
5. When the output voltage is between 15% and below 85% of the fully settled LP signal levels.
6. Measured as average across any 50 mV segment of the output signal transition.
7. This value represents a corner point in a piecewise linear curve.

#### 4.9.1.4 MIPI LP-RX specifications

Table 40. MIPI low power receiver DC specifications

Symbol	Parameter	Min	Typ	Max	Unit
$V_{IH}$	Logic 1 input voltage	740	—	—	mV
$V_{IL}$	Logic 0 input voltage, not in ULP state	—	—	550	mV
$V_{IL-ULPS}$	Logic 0 input voltage, ULP state	—	—	300	mV
$V_{HYST}$	Input hysteresis	25	—	—	mV

Table 41. MIPI low power receiver AC specifications

Symbol	Parameter	Min	Typ	Max	Unit
$e_{SPIKE}^{1,2}$	Input pulse rejection	—	—	300	V.ps
$T_{MIN-RX}^3$	Minimum pulse width response	20	—	—	ns
$V_{INT}$	Peak Interference amplitude	—	—	200	mV
$f_{INT}$	Interference frequency	450	—	—	MHz

1. Time-voltage integration of a spike above  $V_{IL}$  when in LP-0 state or below  $V_{IH}$  when in LP-1 state.
2. An impulse below this value will not change the receiver state.
3. An input pulse greater than this value shall toggle the output.

#### 4.9.1.5 MIPI LP-CD specifications

Table 42. MIPI contention detector DC specifications

Symbol	Parameter	Min	Typ	Max	Unit
$V_{IHCD}$	Logic 1 contention threshold	450	—	—	mV
$V_{ILCD}$	Logic 0 contention threshold	—	—	200	mV

### 4.9.2 LCD Controller (LCDIF) timing parameters

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

Figure 14 shows the LCDIF timing and Table 43 lists the timing parameters.




Figure 14. LCD timing

Table 43. LCD timing parameters<sup>1,2</sup>

ID	Parameter	Symbol	Min	Max	Unit
L1	LCD pixel clock frequency <sup>3</sup>	tCLK(LCD)	—	80	MHz
L2	LCD pixel clock high (falling edge capture)	tCLKH(LCD)	5	—	ns
L3	LCD pixel clock low (rising edge capture)	tCLKL(LCD)	5	—	ns
L4	LCD pixel clock high to data valid (falling edge capture)	td(CLKH-DV)	-1.5	1.5	ns
L5	LCD pixel clock low to data valid (rising edge capture)	td(CLKL-DV)	-1.5	1.5	ns
L6	LCD pixel clock high to control signal valid (falling edge capture)	td(CLKH-CTRLV)	-1.5	1.5	ns
L7	LCD pixel clock low to control signal valid (rising edge capture)	td(CLKL-CTRLV)	-1.5	1.5	ns

1. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.
2. Input timing assumes an input signal slew rate of 3 ns (20%/80%).
3. The maximum frequency supported is 52 MHz when NVCC\_xxxx operating at 3.3 V.

## 4.10 Audio

This section provides information about audio subsystem.

### 4.10.1 SAI switching specifications

This section provides the AC timings for the SAI in Controller (clocks driven) and Target (clocks input) modes. All timings are given for non inverted serial clock polarity (SAI\_TCR2[BCP] = 0, SAI\_RCR2[BCP] = 0) and non inverted frame sync (SAI\_TCR4[FSP] = 0, SAI\_RCR4[FSP] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (SAI\_BCLK) and/or the frame sync (SAI\_FS) shown in the figures below.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

For the 50 MHz BCLK operation, the BCLK and SYNC must always be in the same direction as the data (source synchronous):

- SAI transmitter must be in asynchronous mode with BCLK and SYNC configuration as outputs
- SAI receiver must be:
  - In asynchronous mode with BCLK and SYNC configuration as inputs
  - In synchronous mode with SAI\_RCR2[BCI] = 1

Table 44. Controller mode SAI timing (50 MHz)<sup>1,2,3</sup>

Num	Characteristic	Min	Max	Unit
S1	SAI_MCLK cycle time	20	—	ns
S2	SAI_MCLK pulse width high/low	40%	60%	MCLK period
S3	SAI_BCLK cycle time	20	—	ns
S4	SAI_BCLK pulse width high/low	40%	60%	BCLK period
S5	SAI_BCLK to SAI_FS output valid	—	3	ns
S6	SAI_BCLK to SAI_FS output invalid	-2	—	ns
S7	SAI_BCLK to SAI_TXD valid	—	3	ns
S8	SAI_BCLK to SAI_TXD invalid	-2	—	ns
S9	SAI_RXD/SAI_FS input setup before SAI_BCLK	3	—	ns
S10	SAI_RXD/SAI_FS input hold after SAI_BCLK	2	—	ns

1. To achieve 50 MHz for BCLK operation, clock must be set in feedback mode.
2. Input timing assumes an input signal slew rate of 3 ns (20%/80%).
3. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Underminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

Table 45. Controller mode SAI timing (25 MHz)<sup>1,2</sup>

Num	Characteristic	Min	Max	Unit
S1	SAI_MCLK cycle time	40	—	ns
S2	SAI_MCLK pulse width high/low	40%	60%	MCLK period
S3	SAI_BCLK cycle time	40	—	ns
S4	SAI_BCLK pulse width high/low	40%	60%	BCLK period
S5	SAI_BCLK to SAI_FS output valid	—	3	ns
S6	SAI_BCLK to SAI_FS output invalid	-2	—	ns
S7	SAI_BCLK to SAI_TXD valid	—	3	ns
S8	SAI_BCLK to SAI_TXD invalid	-2	—	ns
S9	SAI_RXD/SAI_FS input setup before SAI_BCLK	8	—	ns
S10	SAI_RXD/SAI_FS input hold after SAI_BCLK	0	—	ns

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).



2. Output timing valid for maximum external load  $CL = 25\text{ pF}$ , which is assumed to be a  $10\text{ pF}$  load at the end of a  $50\text{ ohm}$ . Unterminated, 5-inch microstrip trace on standard FR4 ( $3.3\text{ pF/inch}$ ), ( $25\text{ pF}$  total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected  $RDSON$  of the I/O pad output driver.




Table 46. Target mode SAI timing (25 MHz)<sup>1,2</sup>

Num	Characteristic	Min	Max	Unit
S11	SAI_BCLK cycle time (input)	40	—	ns
S12	SAI_BCLK pulse width high/low (input)	40%	60%	BCLK period
S13	SAI_FS input setup before SAI_BCLK	3	—	ns
S14	SAI_FS input hold after SAI_BCLK	2	—	ns
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid	—	9	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	—	ns
S17	SAI_RXD setup before SAI_BCLK	3	—	ns
S18	SAI_RXD hold after SAI_BCLK	2	—	ns
S19	SAI_FS input assertion to SAI_TXD output valid <sup>3</sup>	—	25	ns

1. Input timing assumes an input signal slew rate of  $3\text{ ns}$  (20%/80%).
2. Output timing valid for maximum external load  $CL = 25\text{ pF}$ , which is assumed to be a  $10\text{ pF}$  load at the end of a  $50\text{ ohm}$ . Unterminated, 5-inch microstrip trace on standard FR4 ( $3.3\text{ pF/inch}$ ), ( $25\text{ pF}$  total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected  $RDSON$  of the I/O pad output driver.
3. Applies to first bit in each frame and only if the  $TCR4[FSE]$  bit is clear.




Figure 16. SAI Timing — Target Mode

#### 4.10.2 SPDIF timing parameters

The Sony/Philips Digital Interconnect Format (SPDIF) data is sent using the bi-phase marking code. When encoding, the SPDIF data signal is modulated by a clock that is twice the bit rate of the data signal.

Table 47 and Figure 17 and Figure 18 show SPDIF timing parameters for the Sony/Philips Digital Interconnect Format (SPDIF), including the timing of the modulating Rx clock (SPDIF\_SR\_CLK) for SPDIF in Rx mode and the timing of the modulating Tx clock (SPDIF\_ST\_CLK) for SPDIF in Tx mode.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

Table 47. SPDIF timing parameters

Parameter	Symbol	Timing Parameter Range		Unit
		Min	Max	
SPDIF_IN Skew: asynchronous inputs, no specs apply	—	—	0.7	ns
SPDIF_OUT output (Load = 50 pf)	—	—	1.5	ns
• Skew	—	—	24.2	
• Transition rising	—	—	31.3	
• Transition falling	—	—		
SPDIF_OUT output (Load = 30 pf)	—	—	1.5	ns
• Skew	—	—	13.6	
• Transition rising	—	—	18.0	
• Transition falling	—	—		
Modulating Rx clock (SPDIF_SR_CLK) period	srckp	40.0	—	ns
SPDIF_SR_CLK high period	srckph	16.0	—	ns

Table continues on the next page...

Table 47. SPDIF timing parameters ...continued

Parameter	Symbol	Timing Parameter Range		Unit
		Min	Max	
SPDIF_SR_CLK low period	srckpl	16.0	—	ns
Modulating Tx clock (SPDIF_ST_CLK) period	stclkp	40.0	—	ns
SPDIF_ST_CLK high period	stclkph	16.0	—	ns
SPDIF_ST_CLK low period	stckpl	16.0	—	ns




Figure 17. SPDIF\_SR\_CLK timing diagram




Figure 18. SPDIF\_ST\_CLK timing diagram

4.10.3 PDM Microphone interface timing parameters

NOTE

These timing requirements apply only if the clock divider is enabled (PDM\_CTRL2[CLKDIV] = 0), otherwise there are no special timing requirements.

The PDM microphones must meet the setup and hold timing requirements shown in the following table. The "k" factor value in Table 48 depends on the selected quality mode as shown in Table 49.

Table 48. PDM timing parameters


Parameter	Value
trs, tfs	<div><math display="block">\leq \frac{\text{floor}(k \times \text{CLKDIV}) - 1}{@ \text{(moduleNickname)}\_CLK\_ROOTRate}</math></div> <div>1</div>
trh, tfh	$\geq 0$

1. Depending on K value, user must make sure floor (K x CLKDIV) > 1 to avoid timing problems.

Table 49. K factor value

Quality factor	K factor
High Quality	1/2
Medium Quality, Very Low Quality 0	1
Low Quality, Very Low Quality 1	2
Very Low Quality 2	4

Figure 19 illustrates the timing requirements for the PDM.



4.10.4 Medium Quality Sound (MQS) electrical specifications

Medium quality sound (MQS) is used to generate medium quality audio via a standard GPIO in the pinmux, allowing the user to connect stereo speakers or headphones to a power amplifier without an additional DAC chip. Two outputs are asynchronous PWM pulses and their maximum frequency is 1/32 x mclk\_frequency.

Table 50. MQS specifications

Symbol	Description	Min	Typ	Max	Unit
f <sub>mclk</sub> <sup>1,2</sup>	Bit clock is used to generate the mclk.	—	24.576	66.5	MHz

1. Frequency of mclk depends on software settings.

Please see [General purpose I/O \(GPIO\) AC parameters](#) for other electrical parameters.

2. The maximum frequency supported is 52 MHz when NVCC\_XXXX operating at 3.3 V.

## 4.11 Analog

The following sections introduce the timing and electrical parameters about analog interfaces of i.MX 93 processors.

### 4.11.1 12-bit ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

Table 51. ADC electrical specifications

Symbol	Description	Min	Typ	Max	Unit	Notes
V <sub>ADIN</sub>	Input voltage	V <sub>GND</sub>	—	V <sub>DDA</sub>	V	<sup>1</sup>
f <sub>AD_CK</sub>	ADC clock frequency	20	—	80	MHz	—
C <sub>sample</sub>	Sample cycles	5.5	—	—	Cycle	—
C <sub>compare</sub>	Fixed compare cycles	—	58	—	Cycle	—
C <sub>conversion</sub>	Conversion cycles	C <sub>conversion</sub> = C <sub>sample</sub> + C <sub>compare</sub>			Cycle	—
C <sub>AD_INPUT</sub>	ADC input capacitance	—	—	7	pF	<sup>2</sup>
R <sub>AD_INPUT</sub>	ADC input series resistance	—	—	1.25	KΩ	—
DNL	ADC differential nonlinearity	—	±2	—	LSB	<sup>3</sup>
INL	ADC integral nonlinearity	—	±6	—	LSB	<sup>3</sup>
R <sub>AS</sub>	Analog source resistance	—	—	5	KΩ	—
Bandgap	Output voltage ready time for bandgap	—	1	—	μs	<sup>4</sup>
ENOB	Effective number of bits: Single-ended mode (11 x 11 mm package, PWM)	—	9.8	—	bit	<sup>5,6,7,8</sup>
	Effective number of bits: Single-ended mode (11 x 11 mm package, PFM)	—	9.4	—		
	Effective number of bits: Single-ended mode (9 x 9 mm package, PWM)	—	9.2	—		
	Effective number of bits: Single-ended mode (9 x 9 mm package, PFM)	—	8.5	—		

Table continues on the next page...

Table 51. ADC electrical specifications ...continued

Symbol	Description	Min	Typ	Max	Unit	Notes
	Effective number of bits: Single-ended mode (14 x 14 mm package, PWM)	—	10.5	—		
	Effective number of bits: Single-ended mode (14 x 14 mm package, PFM)	—	10.1	—		

- 1. On or off channels
- 2. ADC component plus pad capacitance (~ 2 pF)
- 3. After calibration
- 4. Based on simulation test
- 5. Noise on the ADC reference voltage (VDD\_ANA1P8) will result in performance loss of the ADC proportional to the noise present.
- 6. Input data used for test is 1 kHz sine wave.
- 7. Measured at VREFH = 1.8 V and pwrsl = 2.
- 8. ENOB can be lower than shown, if an ADC channel corrupts other ADC channels through capacitive coupling. This coupling may be dominated by board parasitics. Care must be taken not to corrupt the desired channel being measured. This coupling becomes worse at higher analog frequencies and with switching waveforms due to the harmonic content.




Figure 20. Sample time vs R<sub>AS</sub>

4.11.2 12-bit ADC input impedance equivalent circuit diagram

There is an additional R<sub>IOMUX</sub> of 350 Ω (from 295 Ω to 405 Ω) resistance if an input goes through the MUX inside the IO and C<sub>P</sub> of 2.5 pF as shown in [Figure 21](#).

To calculate the sample request time, using the following equation where R<sub>ADCtotal</sub> = R<sub>ADIN</sub> + R<sub>IOMUX</sub>, R<sub>IOMUX</sub> = 350 Ω, C<sub>P</sub> = 2.5 pF and B = 11 for 1/4 LSB settling.

$$T_{\text{smp\_req}} = B [R_{\text{AS}} (C_{\text{AS}} + C_{\text{P}} + C_{\text{ADIN}}) + (R_{\text{AS}} + R_{\text{ADCtotal}}) C_{\text{ADIN}}]$$




Figure 21. ADC input impedance equivalent circuit diagram

## 4.12 External peripheral interface parameters

The following subsections provide information on external peripheral interfaces.

### 4.12.1 Ultra-high-speed SD/SDIO/MMC host interface (uSDHC) AC timing

This section describes the electrical information of the uSDHC, which includes SD/eMMC5.1 (single data rate) timing, eMMC5.1/SD3.0 (dual data rate) timing and SDR50/SDR104 AC timing.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

#### 4.12.1.1 SD3.0/eMMC5.1 (single data rate) AC timing

Figure 22 depicts the timing of SD3.0/eMMC5.1, and Table 52 lists the SD3.0/eMMC5.1 timing characteristics.




Figure 22. SD3.0/eMMC5.1 (SDR) timing

Table 52. SD3.0/eMMC5.1 (SDR) interface timing specification<sup>1,2</sup>

ID	Parameter	Symbols	Min	Max	Unit
<b>Card Input Clock</b>					
SD1	Clock Frequency (Low Speed)	$f_{PP}^3$	0	400	kHz
	Clock Frequency (SD/SDIO Full Speed/High Speed)	$f_{PP}^4$	0	25/50	MHz
	Clock Frequency (MMC Full Speed/High Speed)	$f_{PP}^5$	0	20/52	MHz
	Clock Frequency (Identification Mode)	$f_{OD}$	100	400	kHz
SD2	Clock Low Time	$t_{WL}$	7	—	ns
SD3	Clock High Time	$t_{WH}$	7	—	ns
SD4	Clock Rise Time	$t_{TLH}$	—	3	ns
SD5	Clock Fall Time	$t_{THL}$	—	3	ns
<b>uSDHC Output/Card Inputs SD_CMD, SDx_DATAx (Reference to CLK)</b>					
SD6	uSDHC Output Delay	$t_{OD}$	-6.6	3.6	ns
<b>uSDHC Input/Card Outputs SD_CMD, SDx_DATAx (Reference to CLK)</b>					
SD7	uSDHC Input Setup Time	$t_{ISU}$	2.5	—	ns
SD8	uSDHC Input Hold Time <sup>6</sup>	$t_{IH}$	1.5	—	ns

- Input timing assumes an input signal slew rate of 3 ns (20%/80%).
- Output timing valid for maximum external load  $CL = 25$  pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected  $R_{DSN}$  of the I/O pad output driver.
- In Low-Speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.
- In Normal (Full) -Speed mode for SD/SDIO card, clock frequency can be any value between 0 – 25 MHz. In High-speed mode, clock frequency can be any value between 0 – 50 MHz.
- In Normal (Full) -Speed mode for MMC card, clock frequency can be any value between 0 – 20 MHz. In High-speed mode, clock frequency can be any value between 0 – 52 MHz.



6. To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.

#### 4.12.1.2 SD3.0/eMMC5.1 (dual data rate) AC timing

Figure 23 depicts the timing of SD3.0/eMMC5.1 (DDR). Table 53 lists the SD3.0/eMMC5.1 (DDR) timing characteristics. Be aware that only DATA is sampled on both edges of the clock (not applicable to CMD).




Figure 23. eMMC5.1/SD3.0 (DDR) timing

Table 53. SD3.0/eMMC5.1 (DDR) interface timing specification<sup>1,2</sup>

ID	Parameter	Symbols	Min	Max	Unit
<b>Card Input Clock</b>					
SD1	Clock Frequency (eMMC5.1 DDR)	$f_{PP}$	0	52	MHz
SD1	Clock Frequency (SD3.0 DDR)	$f_{PP}$	0	50	MHz
<b>uSDHC Output / Card Inputs SD_CMD, SDx_DATAx (Reference to CLK)</b>					
SD2	uSDHC Output Delay	$t_{OD}$	2.8	6.8	ns
<b>uSDHC Input / Card Outputs SD_CMD, SDx_DATAx (Reference to CLK)</b>					
SD3	uSDHC Input Setup Time	$t_{ISU}$	2.4	—	ns
SD4	uSDHC Input Hold Time	$t_{IH}$	1.5	—	ns

- Input timing assumes an input signal slew rate of 3 ns (20%/80%).
- Output timing valid for maximum external load  $CL = 25$  pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

#### 4.12.1.3 HS400 DDR AC timing

Figure 24 depicts the timing of HS400 mode, Table 54 and Table 55 list the HS400 timing characteristics. Be aware that only data is sampled on both edges of the clock (not applicable to CMD). The CMD input/output timing for HS400 mode is the same as CMD input/output timing for SDR104 mode. Check SD5, SD6, and SD7 parameters in Table 58 and Table 59 for HS400 mode.




Figure 24. HS400 timing

Table 54. HS400 interface timing specification (Nominal and Overdrive mode)<sup>1,2</sup>

ID	Parameter	Symbols	Min	Max	Unit
<b>Card Input Clock</b>					
SD1	Clock frequency	$f_{PP}$	0	200	MHz
SD2	Clock low time	$t_{CL}$	2.2	—	ns
SD3	Clock high time	$t_{CH}$	2.2	—	ns
<b>uSDHC Output/Card Inputs DAT (Reference to SCK)</b>					
SD4	Output skew from Data of edge of SCK	$t_{OSkew1}$	0.45	—	ns
SD5	Output skew from SCK to Data of edge	$t_{OSkew2}$	0.45	—	ns
<b>uSDHC Input/Card Outputs DAT (Reference to Strobe)</b>					
SD6	uSDHC input skew	$t_{RQ}$	—	0.45	ns
SD7	uSDHC hold skew	$t_{RQH}$	—	0.45	ns

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).
2. Output timing valid for maximum external load  $CL = 15$  pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the  $RDSON$  of the I/O pad output driver.

Table 55. HS400 interface timing specification (Low drive mode)<sup>1,2</sup>

ID	Parameter	Symbols	Min	Max	Unit
<b>Card Input Clock</b>					
SD1	Clock frequency	$f_{PP}$	0	133	MHz

Table continues on the next page...

Table 55. HS400 interface timing specification (Low drive mode)<sup>1,2</sup> ...continued

ID	Parameter	Symbols	Min	Max	Unit
SD2	Clock low time	$t_{CL}$	3.3	—	ns
SD3	Clock high time	$t_{CH}$	3.3	—	ns
<b>uSDHC Output/Card Inputs DAT (Reference to SCK)</b>					
SD4	Output skew from data of edge of SCK	$t_{OSkew1}$	0.45	—	ns
SD5	Output skew from edge of SCK to data	$t_{OSkew2}$	0.45	—	ns
<b>uSDHC Input/Card Outputs DAT (Reference to Strobe)</b>					
SD6	uSDHC input skew	$t_{RQ}$	—	0.45	ns
SD7	uSDHC hold skew	$t_{RQH}$	—	0.45	ns

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).
2. Output timing valid for maximum external load  $CL = 15$  pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the  $R_{DSOn}$  of the I/O pad output driver.

#### 4.12.1.4 HS200 Mode AC timing

Figure 25 depicts the timing of HS200 mode, Table 56 and Table 57 list the HS200 timing characteristics.




Figure 25. HS200 timing

Table 56. HS200 interface timing specification (Nominal and Overdrive mode)<sup>1,2</sup>

ID	Parameter	Symbols	Min	Max	Unit
<b>Card Input Clock</b>					
SD1	Clock Frequency Period	$t_{CLK}$	5.0	—	ns
SD2	Clock Low Time	$t_{CL}$	2.2	—	ns
SD3	Clock High Time	$t_{CH}$	2.2	—	ns

Table continues on the next page...

Table 56. HS200 interface timing specification (Nominal and Overdrive mode)<sup>1,2</sup>...continued

ID	Parameter	Symbols	Min	Max	Unit
<b>uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)</b>					
SD5	uSDHC Output Delay	$t_{OD}$	-1.6	1	ns
<b>uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)<sup>3</sup></b>					
SD8	uSDHC Input Data Window	$t_{ODW}$	$0.475 \times t_{CLK}$	—	ns

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).
2. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad output driver.
3. HS200 is for 8 bits while SDR104 is for 4 bits.

Table 57. HS200 interface timing specification (Low drive mode)<sup>1,2</sup>

ID	Parameter	Symbols	Min	Max	Unit
<b>Card Input Clock</b>					
SD1	Clock Frequency Period	$t_{CLK}$	7.5	—	ns
SD2	Clock Low Time	$t_{CL}$	3.3	—	ns
SD3	Clock High Time	$t_{CH}$	3.3	—	ns
<b>uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)</b>					
SD5	uSDHC Output Delay	$t_{OD}$	-1.6	1	ns
<b>uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)<sup>3</sup></b>					
SD8	uSDHC Input Data Window	$t_{ODW}$	$0.475 \times t_{CLK}$	—	ns

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).
2. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad output driver.
3. HS200 is for 8 bits while SDR104 is for 4 bits.

#### 4.12.1.5 SDR50/SDR104 AC timing

Figure 26 depicts the timing of SDR50/SDR104, Table 58 and Table 59 list the SDR50/SDR104 timing characteristics.




Figure 26. SDR50/SDR104 timing

Table 58. SDR50/SDR104 interface timing specification (Nominal and Overdrive mode)<sup>1,2</sup>

ID	Parameter	Symbols	Min	Max	Unit
<b>Card Input Clock</b>					
SD1	Clock Frequency Period	$t_{CLK}$	5	—	ns
SD2	Clock Low Time	$t_{CL}$	2.2	—	ns
SD3	Clock High Time	$t_{CH}$	2.2	—	ns
<b>uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to CLK)</b>					
SD4	uSDHC Output Delay	$t_{OD}$	-3	1	ns
<b>uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR104 (Reference to CLK)</b>					
SD5	uSDHC Output Delay	$t_{OD}$	-1.6	1	ns
<b>uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR50 (Reference to CLK)</b>					
SD6	uSDHC Input Setup Time	$t_{ISU}$	2.4	—	ns
SD7	uSDHC Input Hold Time	$t_{IH}$	1.5	—	ns
<b>uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR104 (Reference to CLK)<sup>3</sup></b>					
SD8	uSDHC Input Data Window	$t_{ODW}$	$0.5 \times t_{CLK}$	—	ns

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).
2. Output timing valid for maximum external load  $CL = 15$  pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the  $R_{DS(on)}$  of the I/O pad output driver.
3. Data window in SDR100 mode is variable.

Table 59. SDR50/SDR104 interface timing specification (Low drive mode)<sup>1,2</sup>

ID	Parameter	Symbols	Min	Max	Unit
<b>Card Input Clock</b>					
SD1	Clock Frequency Period	$t_{CLK}$	7.5	—	ns
SD2	Clock Low Time	$t_{CL}$	3.3	—	ns
SD3	Clock High Time	$t_{CH}$	3.3	—	ns
<b>uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to CLK)</b>					
SD4	uSDHC Output Delay	$t_{OD}$	-3	1	ns
<b>uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR104 (Reference to CLK)</b>					
SD5	uSDHC Output Delay	$t_{OD}$	-1.6	1	ns
<b>uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR50 (Reference to CLK)</b>					
SD6	uSDHC Input Setup Time	$t_{ISU}$	2.4	—	ns
SD7	uSDHC Input Hold Time	$t_{IH}$	1.5	—	ns
<b>uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR104 (Reference to CLK)<sup>3</sup></b>					
SD8	uSDHC Input Data Window	$t_{ODW}$	$0.5 \times t_{CLK}$	—	ns

1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).
2. Output timing valid for maximum external load  $CL = 15$  pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the  $R_{DSO}$  of the I/O pad output driver.
3. Data window in SDR100 mode is variable.

#### 4.12.1.6 Bus operation condition for 3.3 V and 1.8 V signaling

Signaling level of SD/eMMC4.5/5.0/5.1 can be 1.8 V or 3.3 V depending on the working mode. The DC parameters for NVCC\_SD2 supplies are identical to those shown in [General purpose I/O \(GPIO\) DC parameters](#).

#### 4.12.1.7 uSDHC supported modes

For SD:

- All SD 3.0 protocols are supported at full speeds on all three SDHC interfaces. This includes DS, HS, SDR12, SDR25, SDR50, SDR104, and DDR50.
- The maximum supported SDR frequency is 200 MHz which is covered in SDR104 mode, and maximum DDR frequency is 50 MHz as a part of DDR50 mode.

For eMMC:

- eMMC HS400 is only supported on SDHC1 as that is the only one with 8-bit interface.
- eMMC HS200 is supported on all three SDHC interfaces because this protocol supports both 4-bit mode and 8-bit mode, which can work on SDHC2 and SDHC3.
- eMMC High Speed DDR, High Speed SDR, and less than or equal to 26 MHz MMC legacy protocols are also supported on all three SDHC interfaces.

- The maximum supported SDR frequency is 200 MHz which is covered in HS200 mode, and the maximum DDR frequency is 200 MHz as a part of HS400 mode.

uSDHC3 supports up to SDR104 (200 MHz) on primary SD3\_\* pins, but when it is multiplexing on GPIO\_IO[27:22], below are the modes supported:

- eMMC High Speed DDR, High Speed SDR, and less than or equal to 26 MHz MMC legacy protocols are supported.
- SDR50 (100 MHz) and SDR104 (200 MHz) modes are NOT supported.
- eMMC HS400 and HS200 modes are NOT supported
- The maximum supported SDR and DDR frequency is 50 and 52 MHz

If IO is supplied by 3.3 V, the maximum supported SDR/DDR frequency is 50/52 MHz

#### 4.12.2 Ethernet controller (ENET) AC electrical specifications

Ethernet supports the following key features:

- Support ENET AVB
- Support IEEE 1588
- Support Energy Efficient Ethernet (EEE)
- 1.8 V/3.3 V RMII operation, 1.8 V RGMII operation

The following sections introduce the ENET AC electrical specifications.

##### 4.12.2.1 ENET2 signal mapping

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

Table 60. ENET2 signal mapping<sup>1</sup>

Pad name	RGMII	Alt mode	RMII	Alt mode	Direction
ENET2_MDC	RGMII_MDC	Alt 0	RMII_MDC	Alt 0	O
ENET2_MDIO	RGMII_MDIO	Alt 0	RMII_MDIO	Alt 0	I/O
ENET2_TXC	RGMII_TXC	Alt 0	RMII_TX_ER	Alt 1	O
ENET2_TX_CTL	RGMII_TX_CTL	Alt 0	RMII_TX_EN	Alt 0	O
ENET2_TD0	RGMII_TD0	Alt 0	RMII_TD0	Alt 0	O
ENET2_TD1	RGMII_TD1	Alt 0	RMII_TD1	Alt 0	O
ENET2_TD2	RGMII_TD2	Alt 0	RMII_REF_CLK <sup>2</sup>	Alt 1	I/O
ENET2_TD3	RGMII_TD3	Alt 0	—	Alt 0	O
ENET2_RXC	RGMII_RXC	Alt 0	RMII_RX_ER	Alt 1	I
ENET2_RX_CTL	RGMII_RX_CTL	Alt 0	RMII_CRSDV	Alt 0	I
ENET2_RD0	RGMII_RD0	Alt 0	RMII_RD0	Alt 0	I

Table continues on the next page...

Table 60. ENET2 signal mapping<sup>1...continued</sup>

Pad name	RGMII	Alt mode	RMII	Alt mode	Direction
ENET2_RD1	RGMII_RD1	Alt 0	RMII_RD1	Alt 0	I
ENET2_RD2	RGMII_RD2	Alt 0	—	Alt 0	I
ENET2_RD3	RGMII_RD3	Alt 0	—	Alt 0	I

1. ENET1 is Ethernet QoS with TSN, while ENET2 is Ethernet MAC.
2. The signal can be either input or output.

#### 4.12.2.2 RMII mode timing

In RMII mode, enet1.RMII\_CLK is used as the REF\_CLK, which is a 50 MHz  $\pm$  50 ppm continuous reference clock.

Figure 27 shows RMII mode timings. Table 61 describes the timing parameters (M16–M21) shown in the figure.




Figure 27. RMII mode signal timing diagram

Table 61. RMII signal timing<sup>1,2,3</sup>

ID	Characteristic	Min.	Max.	Unit
M16	ENET_CLK pulse width high	35%	65%	RMII_REF_CLK period
M17	RMII_REF_CLK pulse width low	35%	65%	RMII_REF_CLK period
M18	RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN invalid	2	—	ns
M19	RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN valid	—	14	ns
M20	ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER to RMII_REF_CLK setup	4	—	ns
M21	RMII_REF_CLK to ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER hold	2	—	ns

1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.



- Input timing assumes an input signal slew rate of 3 ns (20%/80%).
- Output timing valid for maximum external load  $CL = 25$  pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

#### 4.12.2.3 MII serial management channel timing (ENET\_MDIO and ENET\_MDC)

The MDC frequency is designed to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 MII specification.

Figure 28 shows MII asynchronous input timings. Table 62 describes the timing parameters (M10–M15) shown in the figure.




Figure 28. MII serial management channel timing diagram

Table 62. MII serial management channel timing<sup>1,2,3</sup>

ID	Characteristic	Min.	Max.	Unit
M10	ENET_MDC falling edge to ENET_MDIO output invalid (min. propagation delay)	-1.5	—	ns
M11	ENET_MDC falling edge to ENET_MDIO output valid (max. propagation delay)	—	13	ns
M12	ENET_MDIO (input) to ENET_MDC rising edge setup	13	—	ns
M13	ENET_MDIO (input) to ENET_MDC rising edge hold	0	—	ns
M14	ENET_MDC pulse width high	40%	60%	ENET_MDC period
M15	ENET_MDC pulse width low	40%	60%	ENET_MDC period

- The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.
- Input timing assumes an input signal slew rate of 3 ns (20%/80%).
- Output timing valid for maximum external load  $CL = 25$  pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

#### 4.12.2.4 RGMII signal switching specifications

The following timing specifications meet the requirements for RGMII interfaces for a range of transceiver devices.

Table 63. RGMII signal switching specifications<sup>1,2,3,4</sup>

Symbol	Description	Min.	Max.	Unit
T <sub>cyc</sub>	Clock cycle duration	7.2	8.8	ns
T <sub>skewT</sub>	Data to clock output skew at transmitter	-500	500	ps
T <sub>skewR</sub>	Data to clock input skew at receiver	1	2.6	ns
Duty_G	Duty cycle for Gigabit	45	55	%
Duty_T	Duty cycle for 10/100T	40	60	%

- 1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.
- 2. Measured as defined in *EIA/JESD 8-6 1995* with a timing threshold voltage of VDDQ/2.
- 3. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance in the transmission line should be matched closely to the selected RDSON of the I/O pad output driver.
- 4. RGMII timing specifications are only valid for 1.8 V nominal I/O pad supply voltage.




Figure 29. RGMII transmit signal timing diagram original




Figure 30. RGMII receive signal timing diagram original

4.12.3 Ethernet Quality-of-Service (QOS) electrical specifications

Ethernet QOS supports the following Time Sensitive Networking (TSN) features:

- 802.1Qbv Enhancements to Scheduling Traffic
- 802.1Qbu Frame preemption
- Time based Scheduling
- 1.8 V/3.3 V RMII operation, 1.8 V RGMII operation

#### 4.12.3.1 Ethernet QOS signal mapping

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

Table 64. ENET QOS signal mapping<sup>1</sup>

Pad name	RGMII	Alt mode	RMII	Alt mode	Direction
ENET1_MDC	RGMII_MDC	Alt 0	RMII_MDC	Alt 0	O
ENET1_MDIO	RGMII_MDIO	Alt 0	RMII_MDIO	Alt 0	I/O
ENET1_TXC	RGMII_TXC	Alt 0	RMII_TX_ER	Alt 1	O
ENET1_TX_CTL	RGMII_TX_CTL	Alt 0	RMII_TX_EN	Alt 0	O
ENET1_TD0	RGMII_TD0	Alt 0	RMII_TD0	Alt 0	O
ENET1_TD1	RGMII_TD1	Alt 0	RMII_TD1	Alt 0	O
ENET1_TD2	RGMII_TD2	Alt 0	RMII_REF_CLK <sup>2</sup>	Alt 1	I/O
ENET1_TD3	RGMII_TD3	Alt 0	—	Alt 0	O
ENET1_RXC	RGMII_RXC	Alt 0	RMII_RX_ER	Alt 1	I
ENET1_RX_CTL	RGMII_RX_CTL	Alt 0	RMII_CRD_DV	Alt 0	I
ENET1_RD0	RGMII_RD0	Alt 0	RMII_RD0	Alt 0	I
ENET1_RD1	RGMII_RD1	Alt 0	RMII_RD1	Alt 0	I
ENET1_RD2	RGMII_RD2	Alt 0	—	Alt 0	I
ENET1_RD3	RGMII_RD3	Alt 0	—	Alt 0	I

1. ENET1 is Ethernet QoS with TSN, while ENET2 is Ethernet MAC.

2. The signal can be either input or output.

#### 4.12.3.2 RMII mode timing

In RMII mode, enet1.RMII\_CLK is used as the REF\_CLK, which is a 50 MHz  $\pm$  50 ppm continuous reference clock.

Figure 31 shows RMII mode timings. Table 65 describes the timing parameters (M16–M21) shown in the figure.




Figure 31. RMII mode signal timing diagram

Table 65. RMII signal timing<sup>1,2,3</sup>

ID	Characteristic	Min.	Max.	Unit
M16	ENET_CLK pulse width high	35%	65%	RMII_REF_CLK period
M17	RMII_REF_CLK pulse width low	35%	65%	RMII_REF_CLK period
M18	RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN invalid	2	—	ns
M19	RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN valid	—	14	ns
M20	ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER to RMII_REF_CLK setup	4	—	ns
M21	RMII_REF_CLK to ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER hold	2	—	ns

1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.
2. Input timing assumes an input signal slew rate of 3 ns (20%/80%).
3. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

#### 4.12.3.3 MII serial management channel timing (ENET\_MDIO and ENET\_MDC)

The MDC frequency is designed to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 MII specification.

Figure 32 shows MII asynchronous input timings. Table 66 describes the timing parameters (M10–M15) shown in the figure.




Figure 32. MII serial management channel timing diagram

Table 66. MII serial management channel timing<sup>1,2,3</sup>

ID	Characteristic	Min.	Max.	Unit
M10	ENET_MDC falling edge to ENET_MDIO output invalid (min. propagation delay)	-1.5	—	ns
M11	ENET_MDC falling edge to ENET_MDIO output valid (max. propagation delay)	—	13	ns
M12	ENET_MDIO (input) to ENET_MDC rising edge setup	13	—	ns
M13	ENET_MDIO (input) to ENET_MDC rising edge hold	0	—	ns
M14	ENET_MDC pulse width high	40%	60%	ENET_MDC period
M15	ENET_MDC pulse width low	40%	60%	ENET_MDC period

1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.
2. Input timing assumes an input signal slew rate of 3 ns (20%/80%).
3. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.

#### 4.12.3.4 RGMII signal switching specifications

The following timing specifications meet the requirements for RGMII interfaces for a range of transceiver devices.

Table 67. RGMII signal switching specifications<sup>1,2,3,4</sup>



Symbol	Description	Min.	Max.	Unit
T <sub>cyc</sub>	Clock cycle duration	7.2	8.8	ns
T <sub>skewT</sub>	Data to clock output skew at transmitter	-500	500	ps
T <sub>skewR</sub>	Data to clock input skew at receiver	1	2.6	ns

Table continues on the next page...

Table 67. RGMII signal switching specifications<sup>1,2,3,4</sup>...continued

Symbol	Description	Min.	Max.	Unit
Duty_G	Duty cycle for Gigabit	45	55	%
Duty_T	Duty cycle for 10/100T	40	60	%

- 1. The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.
- 2. Measured as defined in *EIA/JESD 8-6 1995* with a timing threshold voltage of VDDQ/2.
- 3. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance in the transmission line should be matched closely to the selected RDSON of the I/O pad output driver.
- 4. RGMII timing specifications are only valid for 1.8 V nominal I/O pad supply voltage.



4.12.4 LPSPi timing parameters

The Low Power Serial Peripheral Interface (LPSPi) provides a synchronous serial bus with Controller and Peripheral operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic LPSPi timing modes.


All timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> thresholds, unless noted, as well as input signal transitions of 3 ns and a 25 pF maximum load on all LPSPi pins.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

Table 68. LPSPI Controller mode timing<sup>1,2</sup>


Number	Symbol	Description	Min.	Max.	Units	Note
1	$f_{\text{SCK}}$	Frequency of LPSPI clock <sup>3</sup>	—	30	MHz	<a href="#">4</a>
			—	60	MHz	<a href="#">5</a>
2	$t_{\text{SCK}}$	SCK period	$2 \times t_{\text{periph}}$	—	ns	<a href="#">6</a>
3	$t_{\text{Lead}}$	Enable lead time	1	—	$t_{\text{periph}}$	—
4	$t_{\text{Lag}}$	Enable lag time	1	—	$t_{\text{periph}}$	—
5	$t_{\text{WSCK}}$	Clock (SCK) high or low time	$t_{\text{SCK}} / 2 - 3$	$t_{\text{SCK}} / 2 + 3$	ns	—
6	$t_{\text{SU}}$	Data setup time (inputs)	8	—	ns	<a href="#">7,8</a>
7	$t_{\text{HI}}$	Data hold time (inputs)	0	—	ns	<a href="#">7</a>
8	$t_{\text{V}}$	Data valid (after SCK edge)	—	2.5	ns	—
9	$t_{\text{HO}}$	Data hold time (outputs)	-2.5	—	ns	—

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).
2. Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.
3. The maximum frequency supported is 52 MHz when NVCC\_XXXX operating at 3.3 V.
4. The clock driver in the LPSPI module for  $f_{\text{periph}}$  must guaranteed this limit is not exceeded.
5. In Controller loopback mode when LPSPI\_CFGR1[SAMPLE] bit is 1.
6.  $f_{\text{periph}} = \text{Functional clock} / (2^{\wedge} \text{PRESCALE})$  and  $t_{\text{periph}} = 1 / f_{\text{periph}}$
7. If LPSPI\_CFGR1[SAMPLE] bit is 1, the data setup time (inputs) / data hold time (inputs) specifications are same with the one in Peripheral mode.
8. For 3.3 V I/O supply, tSU (Data setup time) parameter value is 9 ns in LPSPI Controller mode.



1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 35. LPSPi Controller mode timing (CPHA = 0)



1. If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 36. LPSPi Controller mode timing (CPHA = 1)

Table 69. LPSPi Peripheral mode timing<sup>1,2</sup>

Number	Symbol	Description	Min.	Max.	Units	Note
1	$f_{SCK}$	Frequency of LPSPi clock	0	30	MHz	—
2	$t_{SCK}$	SCK period	$2 \times t_{periph}$	—	ns	3
3	$t_{Lead}$	Enable lead time	1	—	$t_{periph}$	—


Table continues on the next page...




Table 69. LPSPI Peripheral mode timing<sup>1,2</sup> ...continued

Number	Symbol	Description	Min.	Max.	Units	Note
4	$t_{Lag}$	Enable lag time	1	—	$t_{periph}$	—
5	$t_{WSCK}$	Clock (SCK) high or low time	$t_{SCK} / 2 - 5$	$t_{SCK} / 2 + 5$	ns	—
6	$t_{SU}$	Data setup time (inputs)	3	—	ns	—
7	$t_{HI}$	Data hold time (inputs)	3	—	ns	—
8	$t_a$	Peripheral access time	—	20	ns	4
9	$t_{dis}$	Peripheral MISO disable time	—	20	ns	5
10	$t_v$	Data valid (after SCK edge)	—	8	ns	6
11	$t_{HO}$	Data hold time (outputs)	0	—	ns	—

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).
2. Output timing valid for maximum external load  $CL = 25$  pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Terminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.
3.  $f_{periph} = \text{Functional clock} / (2^{\wedge} \text{PRESCALE})$  and  $t_{periph} = 1 / f_{periph}$
4. Time to data active from high-impedance state
5. Hold time to high-impedance state
6. When operating at 3.3 V I/O supply, this parameter value is 9 ns.





#### 4.12.5 LPI2C timing parameters

LPI2C is a low-power Inter-Integrated Circuit (I2C) module that supports an efficient interface to an I2C bus as a controller and/or as a target.

Table 70. LPI2C module timing parameters<sup>1</sup>

Symbol	Description		Min	Max	Unit	Notes
f <sub>SCL</sub>	SCL clock frequency	Standard mode (Sm)	0	100	kHz	<a href="#">2</a>
		Fast mode (Fm)	0	400		
		Fast mode Plus (Fm+)	0	1000		
		High speed mode (Hs-mode)	0	3400		
		Ultra Fast mode (UFm)	0	5000		

1. For more details, see *UM10204 I2C-bus specification and user manual*.

2. Standard, Fast, Fast+, and Ultra Fast modes are supported; High speed mode (HS) in target mode.

#### 4.12.6 Improved Inter-Integrated Circuit Interface (I3C) specifications

Unless otherwise specified, I3C specifications are timed to/from the V<sub>IH</sub> and/or V<sub>IL</sub> signal points.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

##### 4.12.6.1 I3C Push-Pull Timing Parameters for SDR Mode

I3C interface is not supported on GPIO-Standard-plus pad type for 5 V operation. Measurements are with maximum output load of 30 pF, input transition of 1 ns.

Table 71. I3C Push-Pull Timing Parameters for SDR Mode

Symbol	Description	Min	Typ	Max	Unit	Condition
fSCL	SCL Clock Frequency	0.01	12.5	12.9	MHz	$F_{SCL} = 1 / (t_{DIG\_L} + t_{DIG\_H})$
tDIG_L	SCL Clock Low Period <sup>1,2</sup>	32	—	—	ns	—
tDIG_H	SCL Clock High Period <sup>1</sup>	32	—	—	ns	—
tSCO	Clock in to Data Out for Slave <sup>3,4</sup>	—	—	12	ns	—
tCR	SCL Clock Rise Time <sup>5</sup>	—	—	$150e06 * 1 / f_{SCL}$ (capped at 60)	ns	—
tCF	SCL Clock Fall Time <sup>5</sup>	—	—	$150e06 * 1 / f_{SCL}$ (capped at 60)	ns	—
tHD_PP	SDA Signal Data Hold in Push-Pull Mode, Slave <sup>6</sup>	1	—	—	—	Applicable for slave and master loopback modes
tSU_PP	SDA Signal Data Setup in Push-Pull Mode	3	—	N/A	ns	Applicable for slave and master loopback modes.

- tDIG\_L and tDIG\_H are the clock Low and High periods as seen at the receiver end of the I3C Bus using VIL and VIH (see Figure 30)
- As both edges are used, the hold time needs to be satisfied for the respective edges; i.e., tCF + 3 for falling edge clocks, and tCR + 3 for rising edge clocks.
- Devices with more than 12ns of tSCO delay shall set the limitation bit in the BCR, and shall support the GETMXDS CCC to allow the Master to read this value and adjust computations accordingly. For purposes of system design and test conformance, this parameter should be considered together with pad delay, bus capacitance, propagation delay, and clock triggering points.
- Pad delay based on 90  $\Omega$  / 4 mA driver and 50 pF load. Note that Master may be a Slave in a multi-Master system, and thus shall also adhere to this requirement
- The clock maximum rise/fall time is capped at 60 ns. For lower frequency rise and fall the maximum value is limited at 60 ns, and is not dependent upon the clock frequency.
- tHD\_PP is a Hold time parameter for Push-Pull Mode that has a different value for Master mode vs. Slave mode. In SDR Mode the Hold time parameter is referred to as tHD\_SDR.




Figure 39. Controller out timing




Figure 40. Target out timing




Figure 41. Controller SDR timing

4.12.7 CAN network AC electrical specifications

The Controller Area Network (CAN) module is a communication controller implementing the CAN protocol according to the CAN with Flexible Data rate (CAN FD) protocol and the CAN 2.0B protocol specification. The processor has two CAN modules

available. Tx and Rx ports for both modules are multiplexed with other I/O pins. See the IOMUXC chapter of the device reference manual to see which pins expose Tx and Rx pins; these ports are named CAN\_TX and CAN\_RX, respectively.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

Please see [General purpose I/O \(GPIO\) AC parameters](#) for timing parameters.

Table 72. CAN-FD electrical specifications

Parameters	FlexCAN (Classical and FD)	Unit
Maximum Baud Rate	8/8	Mbps
TXD Rise time wcs	4/4	ns
TXD Fall time wcs	4/4	ns
RXD Rise time wcs	4/4	ns
RXD Fall time wcs	4/4	ns
TXD	3.3/3.3	V
RXD	3.3/3.3	V
Internal delay wcs	100/50	ns
TX PAD delay wcs	25/25	ns
RX PAD delay wcs	10/10	ns
TX routing delay wcs	5/5	ns
RX routing delay wcs	5/5	ns
Transceiver loop delay wcs	250/250	ns
Total loop delay	395/345	ns

4.12.8 Timer/Pulse width modulator (TPM) timing parameters

This section describes the output timing parameters of the TPM.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

[Figure 42](#) depicts the timing of the PWM, and [Table 73](#) lists the TPM timing parameters.




Figure 42. TPM timing

Table 73. TPM output timing parameters

ID	Parameter	Min	Max	Unit
	PWM Module Clock Frequency	0	83.3	MHz
P1	PWM output pulse width high	12	—	ns
P2	PWM output pulse width low	12	—	ns

#### 4.12.9 FlexSPI timing parameters

The FlexSPI interface can work in SDR or DDR modes. FlexSPI $\eta$ \_MCR0[RXCLKSRC] = 0 and FlexSPI $\eta$ \_MCR0[RXCLKSRC] = 1 configurations are supported when I/O is supplied by 3.3 V and 1.8 V, while FlexSPI $\eta$ \_MCR0[RXCLKSRC] = 3 configuration is supported when I/O is supplied by 1.8 V only.

Input timing assumes an input signal slew rate of 1 ns (20%/80%) and Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, un-terminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the selected RDSON of the I/O pad output driver.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

##### 4.12.9.1 FlexSPI input/read timing

There are three sources for the internal sample clock of FlexSPI read data:

- Dummy read strobe generated by FlexSPI controller and looped back internally (FlexSPI $\eta$ \_MCR0[RXCLKSRC] = 0x0)
- Dummy read strobe generated by FlexSPI controller and looped back through the DQS pad (FlexSPI $\eta$ \_MCR0[RXCLKSRC] = 0x1)
- Read strobe provided by memory device and input from DQS pad (FlexSPI $\eta$ \_MCR0[RXCLKSRC] = 0x3)

The following sections describe input signal timing for each of these three internal sample clock sources.

##### 4.12.9.1.1 SDR mode with FlexSPI $\eta$ \_MCR0[RXCLKSRC] = 0x0, 0x1

Table 74. FlexSPI input timing in SDR mode where FlexSPI $\eta$ \_MCR0[RXCLKSRC] = 0X0 (Nominal and Overdrive mode)

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation <sup>1</sup>	—	66	MHz
F1	Setup time for incoming data	6	—	ns
F2	Hold time for incoming data	0	—	ns

1. The maximum frequency supported is 52 MHz when NVCC\_XXXX operating at 3.3 V.

Table 75. FlexSPI input timing in SDR mode where FlexSPI $\eta$ \_MCR0[RXCLKSRC] = 0X0 (Low drive mode)

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation	—	50	MHz
F1	Setup time for incoming data	7	—	ns
F2	Hold time for incoming data	0	—	ns

Table 76. FlexSPI input timing in SDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0X1 (Nominal and Overdrive mode)


Symbol	Parameter	Min	Max	Unit
—	Frequency of operation <sup>1</sup>	—	166	MHz
F1	Setup time for incoming data	1	—	ns
F2	Hold time for incoming data	1	—	ns

1. The maximum frequency supported is 52 MHz when NVCC\_xxxx operating at 3.3 V.

Table 77. FlexSPI input timing in SDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0X1 (Low drive mode)

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation <sup>1</sup>	—	100	MHz
F1	Setup time for incoming data	2	—	ns
F2	Hold time for incoming data	1	—	ns

1. The maximum frequency supported is 52 MHz when NVCC\_xxxx operating at 3.3 V.

**NOTE**

Timing shown is based on the memory generating read data on the SCK falling edge, and FlexSPI controller sampling read data on the falling edge.

**4.12.9.1.2 SDR mode with FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x3**

There are two cases when the memory provides both read data and the read strobe in SDR mode:

- A1—Memory generates both read data and read strobe on SCK rising edge (or falling edge)
- A2—Memory generates read data on SCK falling edge and generates read strobe on SCK rising edge

**NOTE**

In this mode, it is only working under 1.8 V.

Table 78. FlexSPI input timing in SDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode)

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation	—	200	MHz

Table continues on the next page...

Table 78. FlexSPI input timing in SDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x3 (case A1) (Nominal and Overdrive mode)....continued

Symbol	Parameter	Min	Max	Unit
$T_{SCKD}$	Time from SCK to data valid	—	—	ns
$T_{SCKDQS}$	Time from SCK to DQS	—	—	ns
$T_{SCKD} - T_{SCKDQS}$	Time delta between $T_{SCKD}$ and $T_{SCKDQS}$	-0.6	0.6	ns

Table 79. FlexSPI input timing in SDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x3 (case A1) (Low drive mode)

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation	—	133	MHz
$T_{SCKD}$	Time from SCK to data valid	—	—	ns
$T_{SCKDQS}$	Time from SCK to DQS	—	—	ns
$T_{SCKD} - T_{SCKDQS}$	Time delta between $T_{SCKD}$ and $T_{SCKDQS}$	-2	2	ns




Figure 44. FlexSPI input timing in SDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0X3 (case A1)

#### NOTE

Timing shown is based on the memory generating read data and read strobe on the SCK rising edge. The FlexSPI controller samples read data on the DQS falling edge.


Table 80. FlexSPI input timing in SDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x3 (case A2) (Nominal and Overdrive mode)

Symbol	Parameter	Value		Unit
		Min	Max	
—	Frequency of operation	—	200	MHz
$T_{SCKD}$	Time from SCK to data valid	—	—	ns
$T_{SCKDQS}$	Time from SCK to DQS	—	—	ns
$T_{SCKD} - T_{SCKDQS}$	Time delta between $T_{SCKD}$ and $T_{SCKDQS}$	-0.6	0.6	ns



Table 81. FlexSPI input timing in SDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode)

Symbol	Parameter	Value		Unit
		Min	Max	
—	Frequency of operation	—	133	MHz
T <sub>SCKD</sub>	Time from SCK to data valid	—	—	ns
T <sub>SCKDQS</sub>	Time from SCK to DQS	—	—	ns
T <sub>SCKD</sub> - T <sub>SCKDQS</sub>	Time delta between T <sub>SCKD</sub> and T <sub>SCKDQS</sub>	-2	2	ns

Figure 45. FlexSPI input timing in SDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x3 (case A2)**NOTE**

Timing shown is based on the memory generating read data on the SCK falling edge and read strobe on the SCK rising edge. The FlexSPI controller samples read data on a half cycle delayed DQS falling edge.

4.12.9.1.3 DDR mode with FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x0, 0x1Table 82. FlexSPI input timing in DDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x0 (Nominal, Overdrive, and Low drive mode)

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation	—	33	MHz
F1	Setup time for incoming data	6	—	ns
F2	Hold time for incoming data	0	—	ns

Table 83. FlexSPI input timing in DDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode)


Symbol	Parameter	Min	Max	Unit
—	Frequency of operation <sup>1</sup>	—	83	MHz
F1	Setup time for incoming data	1	—	ns
F2	Hold time for incoming data	1	—	ns

1. The maximum frequency supported is 52 MHz when NVCC\_xxxx operating at 3.3 V.

Table 84. FlexSPI input timing in DDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x1 (Low drive mode)

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation <sup>1</sup>	—	66	MHz
F1	Setup time for incoming data	1.5	—	ns
F2	Hold time for incoming data	1	—	ns

1. The maximum frequency supported is 52 MHz when NVCC\_XXXX operating at 3.3 V.



#### 4.12.9.1.4 DDR mode with FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x3

##### NOTE

In this mode, it is only working under 1.8 V.

Table 85. FlexSPI input timing in DDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x3 (Nominal and Overdrive mode)<sup>1</sup>

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation	—	200	MHz
T <sub>SCKD</sub>	Time from SCK to data valid	—	—	ns
T <sub>SCKDQS</sub>	Time from SCK to DQS	—	—	ns
T <sub>SCKD</sub> - T <sub>SCKDQS</sub>	Time delta between T <sub>SCKD</sub> and T <sub>SCKDQS</sub>	-0.6	0.6	ns

1. These timing specifications are valid only for 1.8 V nominal I/O pad supply voltage.

Table 86. FlexSPI input timing in DDR mode where FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] = 0x3 (Low drive mode)

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation	—	133	MHz
T <sub>SCKD</sub>	Time from SCK to data valid	—	—	ns
T <sub>SCKDQS</sub>	Time from SCK to DQS	—	—	ns
T <sub>SCKD</sub> - T <sub>SCKDQS</sub>	Time delta between T <sub>SCKD</sub> and T <sub>SCKDQS</sub>	-0.9	0.9	ns




Figure 47. FlexSPI input timing in DDR mode where FlexSPIn\_MCR0[RXCLKSRC] = 0x3

#### 4.12.9.2 FlexSPI output/write timing

The following sections describe output signal timing for the FlexSPI controller including control signals and data outputs.

##### 4.12.9.2.1 SDR mode

Table 87. FlexSPI output timing in SDR mode (Nominal and Overdrive mode)<sup>1</sup>

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation <sup>2</sup>	—	200	MHz
$T_{ck}$	SCK clock period	5	—	ns
$T_{DVO}$	Output data valid time	—	0.6	ns
$T_{DHO}$	Output data hold time	-0.6	—	ns
$T_{CSS}$	Chip select output setup time <sup>3</sup>	$(T_{CSS} + 0.5) \times T_{ck} - 0.6$	—	ns
$T_{CSH}$	Chip select output hold time <sup>3</sup>	$(T_{CSH} \times T_{ck}) - 0.6$	—	ns

1. These timing specifications are valid only for 1.8 V nominal I/O pad supply voltage.

2. The maximum frequency supported is 52 MHz when NVCC\_XXXX operating at 3.3 V.

3.  $T_{CSS}$  and  $T_{CSH}$  are configured by the FlexSPIn\_FLSHAxCR1 register. See i.MX 93 Applications Processor Reference Manual (IMX93RM) for more details.

Table 88. FlexSPI output timing in SDR mode (Low drive mode)


Symbol	Parameter	Min	Max	Unit
—	Frequency of operation <sup>1</sup>	—	133 <sup>2</sup>	MHz
$T_{ck}$	SCK clock period	7.5	—	ns
$T_{DVO}$	Output data valid time	—	2	ns
$T_{DHO}$	Output data hold time	-2	—	ns

Table continues on the next page...

Table 88. FlexSPI output timing in SDR mode (Low drive mode) ...continued

Symbol	Parameter	Min	Max	Unit
$T_{CSS}$	Chip select output setup time	$(T_{CSS} + 0.5) \times T_{ck} - 2$	—	ns
$T_{CSH}$	Chip select output hold time <sup>3</sup>	$(T_{CSH} \times T_{ck}) - 2$	—	ns

1. The maximum frequency supported is 52 MHz when NVCC\_XXXX operating at 3.3 V.
2. The actual maximum frequency supported is limited by the FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] configuration used, see the FlexSPI SDR input timing specifications.
3.  $T_{CSS}$  and  $T_{CSH}$  are configured by the FlexSPI<sub>n</sub>\_FLSHAxCR1 register. See i.MX 93 Applications Processor Reference Manual (IMX93RM) for more details.



#### 4.12.9.2.2 DDR mode

Table 89. FlexSPI output timing in DDR mode (Nominal and Overdrive mode)<sup>1</sup>

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation <sup>2</sup>	—	200	MHz
$T_{ck}$	SCK clock period	5	—	ns
$T_{DVO}$	Output data valid time	—	1.815	ns
$T_{DHO}$	Output data hold time	0.615	—	ns
$T_{CSS}$	Chip select output setup time	$(T_{CSS} + 0.5) \times T_{ck} - 0.6$	—	ns
$T_{CSH}$	Chip select output hold time <sup>3</sup>	$(T_{CSH} + 0.5) \times T_{ck} - 0.6$	—	ns

1. These timing specifications are valid only for 1.8 V nominal IO pad supply voltage.
2. The maximum frequency supported is 52 MHz when NVCC\_XXXX operating at 3.3 V.
3.  $T_{CSS}$  and  $T_{CSH}$  are configured by the FlexSPI<sub>n</sub>\_FLSHAxCR1 register. See i.MX 93 Applications Processor Reference Manual (IMX93RM) for more details.

Table 90. FlexSPI output timing in DDR mode (Low drive mode)

Symbol	Parameter	Min	Max	Unit
—	Frequency of operation <sup>1</sup>	—	133 <sup>2</sup>	MHz
T <sub>ck</sub>	SCK clock period	7.5	—	ns
T <sub>DVO</sub>	Output data valid time	—	2.75	ns
T <sub>DHO</sub>	Output data hold time	0.9	—	ns
T <sub>CSS</sub>	Chip select output setup time <sup>3</sup>	(T <sub>CSS</sub> + 0.5) x T <sub>ck</sub> - 0.9	—	ns
T <sub>CSH</sub>	Chip select output hold time <sup>3</sup>	(T <sub>CSH</sub> + 0.5) x T <sub>ck</sub> - 0.9	—	ns

1. The maximum frequency supported is 52 MHz when NVCC\_XXXX operating at 3.3 V.
2. The actual maximum frequency supported is limited by the FlexSPI<sub>n</sub>\_MCR0[RXCLKSRC] configuration used, see the FlexSPI DDR input timing specifications.
3. T<sub>CSS</sub> and T<sub>CSH</sub> are configured by the FlexSPI<sub>n</sub>\_FLSHAxCR1 register. See i.MX 93 Applications Processor Reference Manual (IMX93RM) for more details.




Figure 49. FlexSPI output timing in DDR mode

#### 4.12.10 LPUART I/O configuration and timing parameters

See [General purpose I/O \(GPIO\) AC parameters](#).

#### 4.12.11 Flexible I/O controller (FlexIO) electrical specifications

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

[Table 91](#) shows FlexIO timing specifications.

Table 91. FlexIO timing specifications<sup>1,2</sup>

Symbol	Descriptions	Min	Typ	Max	Unit	Notes
t <sub>ODS</sub>	Output delay skew between any two FlexIO_Dx pins configured as outputs that toggle on same internal clock cycle	0	—	12	ns	<sup>3</sup>

Table continues on the next page...

Table 91. FlexIO timing specifications<sup>1,2</sup>...continued

$t_{DS}$	Input delay skew between any two FlexIO_Dx pins configured as inputs that are sampled on the same internal clock cycle	0	—	12	ns	<sup>3</sup>
----------	--	---	---	----	----	--------------

1. Input timing assumes an input signal slew rate of 3 ns (20%/80%).
2. Output timing valid for maximum external load  $CL = 25$  pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Underterminated, 5-inch microstrip trace on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver.
3. Assume pins muxed on same VDD\_IO domain with same load.

#### 4.12.12 USB PHY parameters

The USB PHY parameters meet the electrical compliance requirements listed as following:

- *Universal Serial Bus Revision 2.0 Specification* (including ECNs and errata), *On-The-Go and Embed-ded Host Supplement to the Universal Serial Bus Revision 2.0 Specification* (including ECNs and errata)

##### 4.12.12.1 Pad/Package/Board connections

The USBx\_VBUS pin cannot directly connect to the 5 V VBUS voltage on the USB2.0 link.

Each USBx\_VBUS pin must be isolated by an external 30 K $\Omega$  1% precision resistor.

The USB 2.0 PHY uses USBx\_TXRTUNE and an external resistor to calibrate the USBx\_DP/DN 45  $\Omega$  source impedance. The external resistor value is 200  $\Omega$  1% precision on each of USBx\_TXRTUNE pad to ground.

## 5 Boot mode configuration

This section provides information on boot mode configuration pins allocation and boot devices interfaces allocation.

i.MX 93 supports three different boot modes:

- Normal Boot Mode
- Boot from Internal Fuse Mode
- Serial Download Boot Mode

Three different boot modes can be either selected via different boot mode pins or overridden by fuses.

i.MX 93 has two kinds of boot type:

- Single Boot: Cortex<sup>®</sup>-A55 core is in charge of loading all containers and images, while Cortex<sup>®</sup>-M33 core is doing nothing except waiting Cortex<sup>®</sup>-M33 firmware is loaded and available during boot.
- Low Power Boot (LPB): only Cortex<sup>®</sup>-M33 core is running after POR. Cortex<sup>®</sup>-A55 core cannot be triggered by Cortex<sup>®</sup>-M33 firmware.

For detailed boot mode configuration, see the "Fuse Map" and the "System Boot" chapter in *i.MX 93 Reference Manual (IMX93RM)*.

### 5.1 Boot mode configuration pins

There are four boot mode pins used to select boot mode.

Table 92. Fuses and associated pins used for boot

BOOT_MODE[3:0]	Function
x000	Boot from Internal Fuses
0001	Serial Download (USB1)
0010	uSDHC1 8-bit eMMC 5.1
0011	uSDHC2 4-bit SD 3.0
0100	FlexSPI Serial NOR
0101	FlexSPI Serial NAND 2K
0110	Reserved
0111	Reserved
1000	LPB: Boot from Internal Fuses
1001	LPB: Serial Downloader (USB1)
1010	LPB: uSDHC1 8-bit 1.8 V eMMC 5.1
1011	LPB: uSDHC2 4-bit SD 3.0
1100	LPB: FlexSPI Serial NOR
1101	LPB: FlexSPI Serial NAND 2K
1110	Reserved
1111	Reserved

- HW samples the boot CFG pins before ROM starts, these pins should be mapped to Boot CFG pins by default.
- Once HW samples the boot CFG pins and stores the boot CFG in CMC register, the register should be latched. The register value is no more changes and reflecting the pins status.

Additional boot options are also supported for both Normal Boot Mode and Internal Fuse mode:

- All boot modes support for a range of speeds, timings, and protocol formats;
- eMMC and SD boot can be supported from any USDHC instance 1 or 2;
- Serial NOR boot supports for 1-bit, 4-bit, and 8-bit mode;
- Serial NAND boot supports for 1-bit, 4-bit, and 8-bit mode (8-bit Serial NAND)

BOOT\_MODE pins are multiplexed over other functional pins. The functional I/O that are multiplexed with these pins must be selected subject to two criteria:

- Functional I/O must not be used if they are inputs to the SoC, which could potentially be constantly driven by external components. Such functional mode driving may interfere with the need for the board to pull these pins a certain way while POR is asserted.
- Functional I/O must not be used if they are outputs of the SoC, which will be connected to components on the board that may misinterpret the signals as valid signals if they are toggled (such as, the board drives them while POR is asserted).

## 5.2 Boot device interface allocation

i.MX 93 supports three kinds of boot devices:

- Primary Boot Device

The primary boot device is selected by Boot Config pins if boot mode is the Normal Boot or Internal Fuses Boot. The valid primary boot device options are SD/eMMC/FlexSPI NOR/FlexSPI NAND. The valid options also depend on the Boot Type and other fuses configuration.

- Recovery Boot Device

After failure of booting from Primary Boot Device, i.MX 93 tries to boot from another boot source. The recovery boot device is only from SPI1/2/3/4.

- Serial Download Boot Device

Both Cortex<sup>®</sup>-M33 and Cortex<sup>®</sup>-A55 support serial download mode via USB1.

The following tables list the interfaces that can be used by the boot process in accordance with the specific boot mode configuration. The tables also describe the interface's specific modes and IOMUXC allocation, which are configured during boot when appropriate.

**Table 93. Boot through FlexSPI**

Signal name	PAD name	ALT
FlexSPIA_DATA0	SD3_DATA0	ALT1
FlexSPIA_DATA1	SD3_DATA1	ALT1
FlexSPIA_DATA2	SD3_DATA2	ALT1
FlexSPIA_DATA3	SD3_DATA3	ALT1
FlexSPIA_DQS	SD1_STROBE	ALT1
FlexSPIA_SS0_B	SD3_CMD	ALT1
FlexSPIA_SCLK	SD3_CLK	ALT1
FlexSPIA_DATA4	SD1_DATA4	ALT1
FlexSPIA_DATA5	SD1_DATA5	ALT1
FlexSPIA_DATA6	SD1_DATA6	ALT1
FlexSPIA_DATA7	SD1_DATA7	ALT1

**Table 94. Boot through uSDHC1**

Signal name	PAD name	ALT
USDHC1_CMD	SD1_CMD	ALT0
USDHC1_CLK	SD1_CLK	ALT0
USDHC1_DATA0	SD1_DATA0	ALT0

*Table continues on the next page...*



Table 94. Boot through uSDHC1...continued

USDHC1_DATA1	SD1_DATA1	ALT0
USDHC1_DATA2	SD1_DATA2	ALT0
USDHC1_DATA3	SD1_DATA3	ALT0
USDHC1_DATA4	SD1_DATA4	ALT0
USDHC1_DATA5	SD1_DATA5	ALT0
USDHC1_DATA6	SD1_DATA6	ALT0
USDHC1_DATA7	SD1_DATA7	ALT0
USDHC1_RESET	SD1_DATA5	ALT2

Table 95. Boot through uSDHC2

Signal name	PAD name	ALT
USDHC2_CMD	SD2_CMD	ALT0
USDHC2_CLK	SD2_CLK	ALT0
USDHC2_DATA0	SD2_DATA0	ALT0
USDHC2_DATA1	SD2_DATA1	ALT0
USDHC2_DATA2	SD2_DATA2	ALT0
USDHC2_DATA3	SD2_DATA3	ALT0
USDHC2_RESET	SD2_RESET_B	ALT0
USDHC2_VSELECT	SD2_VSELECT	ALT0

Table 96. Boot through SPI1

Signal name	PAD name	ALT
SPI1_PCS1	PDM_BIT_STREAM0	ALT2
SPI1_SIN	SAI1_TXC	ALT2
SPI1_SOUT	SAI1_RXD0	ALT2
SPI1_SCK	SAI1_TXD0	ALT2
SPI1_PCS0	SAI1_TXFS	ALT2

Table 97. Boot through SPI2

Signal name	PAD name	ALT
SPI2_PCS1	PDM_BIT_STREAM1	ALT2
SPI2_SIN	UART1_RXD	ALT2
SPI2_SOUT	UART2_RXD	ALT2
SPI2_SCK	UART2_TXD	ALT2
SPI2_PCS0	UART1_TXD	ALT2

Table 98. Boot through SPI3

Signal name	PAD name	ALT
SPI3_PCS1	GPIO_IO07	ALT1
SPI3_SIN	GPIO_IO09	ALT1
SPI3_SOUT	GPIO_IO10	ALT1
SPI3_SCK	GPIO_IO11	ALT1
SPI3_PCS0	GPIO_IO08	ALT1

Table 99. Boot through SPI4

Signal name	PAD name	ALT
SPI4_PCS1	GPIO_IO17	ALT5
SPI4_PCS2	GPIO_IO16	ALT5
SPI4_SIN	GPIO_IO19	ALT5
SPI4_SOUT	GPIO_IO20	ALT5
SPI4_SCK	GPIO_IO21	ALT5
SPI4_PCS0	GPIO_IO18	ALT5

USB1 interfaces are dedicated pins, thus no IOMUX options.

## 6 Package information and contact assignments

This section includes the contact assignment information and mechanical package drawing.


### 6.1 14 x 14 mm package information

### 6.1.1 14 x 14 mm, 0.65 mm pitch, ball matrix

[Figure 50](#) shows the top, bottom, and side views of the 14 x 14 mm FCBGA package.

FC-PBGA-306 I/O  
14 X 14 X 1.144 PKG, 0.65 PITCH

SOT2177-1



RELEASED FOR EXTERNAL ASSEMBLY ONLY. THIS DESIGN ONLY MEETS EXTERNAL DESIGN AND ASSEMBLY RULES. MUST BE REVIEWED AND UPDATED BEFORE BEING ASSEMBLED INTERNALLY.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 17 MAY 2022

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01893D	REVISION: X0	PAGE: 1 OF 6
--	------------------------	--------------------------------	-----------------	-----------------

Figure 50. 14 x 14 mm BGA, case x package top, bottom, and side Views

### 6.1.2 14 x 14 mm supplies contact assignments and functional contact assignments

Table 100 shows the device connection list for ground, sense, and reference contact signals.

Table 100. 14 x 14 mm supplies contact assignment

Supply Rail Name	Ball(s) Position(s)	Remark
NVCC_AON	L16	—
NVCC_BBBSM_1P8	G12	—
NVCC_GPIO	N15, N16	—
NVCC_SD2	R16	—
NVCC_WAKEUP	R10, R12, W8	—
VDD_ANA_0P8	J15, J16, R14	—
VDD_ANA0_1P8	F16, G16	—
VDD_ANA1_1P8	R8	—
VDD_ANAVDET_1P8	L15	—
VDD_BBBSM_0P8_CAP	G14	—
VDD_LVDS_1P8	F6	—
VDD_MIPI_0P8	G8	—
VDD_MIPI_1P8	F8	—
VDD_SOC	J9, J10, J11, J12, J13, K9, K10, K12, K13, M9, M10, M12, M13, N9, N10, N11, N12, N13	—
VDD_USB_0P8	F10	—
VDD_USB_1P8	E8	—
VDD_USB_3P3	G10	—
VDD2_DDR	L7, N6, N7, R6, T6	—
VDDQ_DDR	G6, J6, J7, L6	—
VSS	A1, A21, C2, C4, C6, C8, C10, C12, C14, C16, C18, E3, E19, G3, G19, H8, H10, H12, H14, J3, J5, J8, J14, J19, K11, L1, L3, L5, L8, L14, L19, M11, N3, N5, N8, N14, N19, P8, P10, P12, P14, R3, R19, T1, U3, U19, W4, W6, W10, W12, W14, W16, W18, AA1, AA21	—

Table 101 shows an alpha-sorted list of functional contact assignments of the 14 x 14 mm package.

Table 101. 14 x 14 mm functional contact assignment

Ball name	14 x 14 ball	Power group	Ball Types	Default setting		
				Default modes	Default function	Status while reset is asserted
ADC_IN0	B19	VDD_ANA_1P8	ANALOG	—	—	Input without PU <sup>1</sup> / PD <sup>2</sup>
ADC_IN1	A20	VDD_ANA_1P8	ANALOG	—	—	Input without PU / PD
ADC_IN2	B20	VDD_ANA_1P8	ANALOG	—	—	Input without PU / PD
ADC_IN3	B21	VDD_ANA_1P8	ANALOG	—	—	Input without PU / PD
CCM_CLKO1	AA2	NVCC_WAKEUP	GPIO	Alt0	CCMSRCGPCMIX.CLK01	Output low
CCM_CLKO2	Y3	NVCC_WAKEUP	GPIO	Alt0	CCMSRCGPCMIX.CLK02	Output low
CCM_CLKO3	U4	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[28]	Input with PD
CCM_CLKO4	V4	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[29]	Input with PD
CLKIN1	B17	VDD_ANA_1P8	ANALOG	—	—	Input without PU / PD
CLKIN2	A18	VDD_ANA_1P8	ANALOG	—	—	Input without PU / PD
DAP_TCLK_SWCLK	Y1	NVCC_WAKEUP	GPIO	Alt0	DAP.TCLK_SWCLK	Input with PD
DAP_TDI	W1	NVCC_WAKEUP	GPIO	Alt0	DAP.TDI	Input with PU
DAP_TDO_TRACESW O	Y2	NVCC_WAKEUP	GPIO	Alt0	DAP.TDO_TRACESWO	Input without PU/PD
DAP_TMS_SWDIO	W2	NVCC_WAKEUP	GPIO	Alt0	DAP.TMS_SWDIO	Input with PU
DRAM_CA0_A	H2	VDD2_DDR	DDR	—	—	—
DRAM_CA1_A	G1	VDD2_DDR	DDR	—	—	—
DRAM_CA2_A	F2	VDD2_DDR	DDR	—	—	—
DRAM_CA3_A	E1	VDD2_DDR	DDR	—	—	—
DRAM_CA4_A	E2	VDD2_DDR	DDR	—	—	—
DRAM_CA5_A	D1	VDD2_DDR	DDR	—	—	—

Table continues on the next page...

Table 101. 14 x 14 mm functional contact assignment ...continued

Ball name	14 x 14 ball	Power group	Ball Types	Default setting		
				Default modes	Default function	Status while reset is asserted
DRAM_CK_C_A	G5	VDD2_DDR	DDR	—	—	—
DRAM_CK_T_A	G4	VDD2_DDR	DDR	—	—	—
DRAM_CKE0_A	H1	VDD2_DDR	DDR	—	—	—
DRAM_CKE1_A	J4	VDD2_DDR	DDR	—	—	—
DRAM_CS0_A	F1	VDD2_DDR	DDR	—	—	—
DRAM_CS1_A	G2	VDD2_DDR	DDR	—	—	—
DRAM_DMI0_A	L2	VDDQ_DDR	DDR	—	—	—
DRAM_DMI1_A	T2	VDDQ_DDR	DDR	—	—	—
DRAM_DQ00_A	N1	VDDQ_DDR	DDR	—	—	—
DRAM_DQ01_A	N2	VDDQ_DDR	DDR	—	—	—
DRAM_DQ02_A	M1	VDDQ_DDR	DDR	—	—	—
DRAM_DQ03_A	M2	VDDQ_DDR	DDR	—	—	—
DRAM_DQ04_A	K1	VDDQ_DDR	DDR	—	—	—
DRAM_DQ05_A	K2	VDDQ_DDR	DDR	—	—	—
DRAM_DQ06_A	J1	VDDQ_DDR	DDR	—	—	—
DRAM_DQ07_A	J2	VDDQ_DDR	DDR	—	—	—
DRAM_DQ08_A	V1	VDDQ_DDR	DDR	—	—	—
DRAM_DQ09_A	V2	VDDQ_DDR	DDR	—	—	—
DRAM_DQ10_A	U2	VDDQ_DDR	DDR	—	—	—
DRAM_DQ11_A	U1	VDDQ_DDR	DDR	—	—	—
DRAM_DQ12_A	R1	VDDQ_DDR	DDR	—	—	—
DRAM_DQ13_A	R2	VDDQ_DDR	DDR	—	—	—
DRAM_DQ14_A	P2	VDDQ_DDR	DDR	—	—	—

Table continues on the next page...

Table 101. 14 x 14 mm functional contact assignment ...continued

Ball name	14 x 14 ball	Power group	Ball Types	Default setting		
				Default modes	Default function	Status while reset is asserted
DRAM_DQ15_A	P1	VDDQ_DDR	DDR	—	—	—
DRAM_DQS0_C_A	L4	VDDQ_DDR	—	—	—	—
DRAM_DQS0_T_A	N4	VDDQ_DDR	DDRCLK	—	—	—
DRAM_DQS1_C_A	R5	VDDQ_DDR	—	—	—	—
DRAM_DQS1_T_A	R4	VDDQ_DDR	DDRCLK	—	—	—
DRAM_MTEST1	D4	VDD2_DDR	DDR	—	—	—
DRAM_RESET_N	D2	VDD2_DDR	DDR	—	—	—
DRAM_ZQ	E4	VDDQ_DDR	DDR	—	—	—
ENET1_MDC	AA11	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[0]	Input with PD
ENET1_MDIO	AA10	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[1]	Input with PD
ENET1_RD0	AA8	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[10]	Input with PD
ENET1_RD1	Y9	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[11]	Input with PD
ENET1_RD2	AA9	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[12]	Input with PD
ENET1_RD3	Y10	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[13]	Input with PD
ENET1_RX_CTL	Y8	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[8]	Input with PD
ENET1_RXC	AA7	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[9]	Input with PD
ENET1_TD0	W11	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[5]	Input with PD
ENET1_TD1	T12	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[4]	Input with PD
ENET1_TD2	U12	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[3]	Input with PD
ENET1_TD3	V12	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[2]	Input with PD
ENET1_TX_CTL	V10	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[6]	Input with PD
ENET1_TXC	U10	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[7]	Input with PD
ENET2_MDC	Y7	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[14]	Input with PD

Table continues on the next page...



Table 101. 14 x 14 mm functional contact assignment ...continued

Ball name	14 x 14 ball	Power group	Ball Types	Default setting		
				Default modes	Default function	Status while reset is asserted
ENET2_MDIO	AA6	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[15]	Input with PD
ENET2_RD0	AA4	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[24]	Input with PD
ENET2_RD1	Y5	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[25]	Input with PD
ENET2_RD2	AA5	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[26]	Input with PD
ENET2_RD3	Y6	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[27]	Input with PD
ENET2_RX_CTL	Y4	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[22]	Input with PD
ENET2_RXC	AA3	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[23]	Input with PD
ENET2_TD0	T8	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[19]	Input with PD
ENET2_TD1	U8	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[18]	Input with PD
ENET2_TD2	V8	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[17]	Input with PD
ENET2_TD3	T10	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[16]	Input with PD
ENET2_TX_CTL	V6	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[20]	Input with PD
ENET2_TXC	U6	NVCC_WAKEUP	GPIO	Alt5	GPIO4.IO[21]	Input with PD
GPIO_IO00	J21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[0]	Input with PD
GPIO_IO01	J20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[1]	Input with PD
GPIO_IO02	K20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[2]	Input with PD
GPIO_IO03	K21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[3]	Input with PD
GPIO_IO04	L17	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[4]	Input with PD
GPIO_IO05	L18	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[5]	Input with PD
GPIO_IO06	L20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[6]	Input with PD
GPIO_IO07	L21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[7]	Input with PD
GPIO_IO08	M20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[8]	Input with PD
GPIO_IO09	M21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[9]	Input with PD

Table continues on the next page...

Table 101. 14 x 14 mm functional contact assignment ...continued

Ball name	14 x 14 ball	Power group	Ball Types	Default setting		
				Default modes	Default function	Status while reset is asserted
GPIO_IO10	N17	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[10]	Input with PD
GPIO_IO11	N18	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[11]	Input with PD
GPIO_IO12	N20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[12]	Input with PD
GPIO_IO13	N21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[13]	Input with PD
GPIO_IO14	P20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[14]	Input with PD
GPIO_IO15	P21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[15]	Input with PD
GPIO_IO16	R21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[16]	Input with PD
GPIO_IO17	R20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[17]	Input with PD
GPIO_IO18	R18	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[18]	Input with PD
GPIO_IO19	R17	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[19]	Input with PD
GPIO_IO20	T20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[20]	Input with PD
GPIO_IO21	T21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[21]	Input with PD
GPIO_IO22	U18	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[22]	Input with PD
GPIO_IO23	U20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[23]	Input with PD
GPIO_IO24	U21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[24]	Input with PD
GPIO_IO25	V21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[25]	Input with PD
GPIO_IO26	V20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[26]	Input with PD
GPIO_IO27	W21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[27]	Input with PD
GPIO_IO28	W20	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[28]	Input with PD
GPIO_IO29	Y21	NVCC_GPIO	GPIO	Alt0	GPIO2.IO[29]	Input with PD
I2C1_SCL	C20	NVCC_AON	GPIO	Alt5	GPIO1.IO[0]	Input with PD
I2C1_SDA	C21	NVCC_AON	GPIO	Alt5	GPIO1.IO[1]	Input with PD
I2C2_SCL	D20	NVCC_AON	GPIO	Alt5	GPIO1.IO[2]	Input with PD

Table continues on the next page...

Table 101. 14 x 14 mm functional contact assignment ...continued

Ball name	14 x 14 ball	Power group	Ball Types	Default setting		
				Default modes	Default function	Status while reset is asserted
I2C2_SDA	D21	NVCC_AON	GPIO	Alt5	GPIO1.IO[3]	Input with PD
LVDS_D0_P	B5	VDD_LVDS_1P8	PHY	—	—	—
LVDS_D0_N	A5	VDD_LVDS_1P8	PHY	—	—	—
LVDS_D1_P	B4	VDD_LVDS_1P8	PHY	—	—	—
LVDS_D1_N	A4	VDD_LVDS_1P8	PHY	—	—	—
LVDS_D2_P	B2	VDD_LVDS_1P8	PHY	—	—	—
LVDS_D2_N	A2	VDD_LVDS_1P8	PHY	—	—	—
LVDS_D3_P	C1	VDD_LVDS_1P8	PHY	—	—	—
LVDS_D3_N	B1	VDD_LVDS_1P8	PHY	—	—	—
LVDS_CLK_P	B3	VDD_LVDS_1P8	PHY	—	—	—
LVDS_CLK_N	A3	VDD_LVDS_1P8	PHY	—	—	—
MIPI_CSI1_CLK_N	D10	MIPI_CSI1_VPH	PHY	—	—	—
MIPI_CSI1_CLK_P	E10	MIPI_CSI1_VPH	PHY	—	—	—
MIPI_CSI1_D0_N	A11	MIPI_CSI1_VPH	PHY	—	—	—
MIPI_CSI1_D0_P	B11	MIPI_CSI1_VPH	PHY	—	—	—
MIPI_CSI1_D1_N	A10	MIPI_CSI1_VPH	PHY	—	—	—
MIPI_CSI1_D1_P	B10	MIPI_CSI1_VPH	PHY	—	—	—
MIPI_DSI1_CLK_N	D6	MIPI_DSI1_VPH	PHY	—	—	—
MIPI_DSI1_CLK_P	E6	MIPI_DSI1_VPH	PHY	—	—	—
MIPI_DSI1_D0_N	A6	MIPI_DSI1_VPH	PHY	—	—	—
MIPI_DSI1_D0_P	B6	MIPI_DSI1_VPH	PHY	—	—	—
MIPI_DSI1_D1_N	A7	MIPI_DSI1_VPH	PHY	—	—	—
MIPI_DSI1_D1_P	B7	MIPI_DSI1_VPH	PHY	—	—	—

Table continues on the next page...

Table 101. 14 x 14 mm functional contact assignment ...continued

Ball name	14 x 14 ball	Power group	Ball Types	Default setting		
				Default modes	Default function	Status while reset is asserted
MIPI_DSI1_D2_N	A8	MIPI_DSI1_VPH	PHY	—	—	—
MIPI_DSI1_D2_P	B8	MIPI_DSI1_VPH	PHY	—	—	—
MIPI_DSI1_D3_N	A9	MIPI_DSI1_VPH	PHY	—	—	—
MIPI_DSI1_D3_P	B9	MIPI_DSI1_VPH	PHY	—	—	—
MIPI_REXT	D8	MIPI_DSI1_VPH	PHY	—	—	—
ONOFF	A19	NVCC_BBSM_1P8	GPIO	Alt0	BBSMMIX.ONOFF	Input without PU / PD
PDM_BIT_STREAM0	J17	NVCC_AON	GPIO	Alt5	GPIO1.IO[9]	Input with PD
PDM_BIT_STREAM1	G18	NVCC_AON	GPIO	Alt5	GPIO1.IO[10]	Input with PD
PDM_CLK	G17	NVCC_AON	GPIO	Alt5	GPIO1.IO[8]	Input with PD
PMIC_ON_REQ	A17	NVCC_BBSM_1P8	GPIO	Alt0	BBSMMIX.PMIC_ON_REQ	Output high without PU / PD
PMIC_STBY_REQ	B18	NVCC_BBSM_1P8	GPIO	Alt0	BBSMMIX.PMIC_STBY_REQ	Output low without PU / PD
POR_B	A16	NVCC_BBSM_1P8	GPIO	Alt0	BBSMMIX.POR_B	Input without PU / PD
RTC_XTALI	E16	NVCC_BBSM_1P8	ANALOG	Alt0	BBSMMIX.RTC	—
RTC_XTALO	D16	NVCC_BBSM_1P8	ANALOG	—	—	—
SAI1_RXD0	H20	NVCC_AON	GPIO	Alt5	GPIO1.IO[14]	Input with PD
SAI1_TXC	G20	NVCC_AON	GPIO	Alt5	GPIO1.IO[12]	Input with PD
SAI1_TXD0	H21	NVCC_AON	GPIO	Alt5	GPIO1.IO[13] CCMSRCGPCMIX.BOOT_MODE[3]	Input with PD
SAI1_TXFS	G21	NVCC_AON	GPIO	Alt5	GPIO1.IO[11] CCMSRCGPCMIX.BOOT_MODE[2]	Input with PD

Table continues on the next page...

Table 101. 14 x 14 mm functional contact assignment ...continued

Ball name	14 x 14 ball	Power group	Ball Types	Default setting		
				Default modes	Default function	Status while reset is asserted
SD1_CLK	Y11	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[8]	Input with PD
SD1_CMD	AA12	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[9]	Input with PD
SD1_DATA0	AA14	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[10]	Input with PD
SD1_DATA1	AA15	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[11]	Input with PD
SD1_DATA2	AA16	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[12]	Input with PD
SD1_DATA3	AA13	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[13]	Input with PD
SD1_DATA4	Y13	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[14]	Input with PD
SD1_DATA5	Y14	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[15]	Input with PD
SD1_DATA6	Y15	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[16]	Input with PD
SD1_DATA7	Y16	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[17]	Input with PD
SD1_STROBE	Y12	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[18]	Input without PU / PD
SD2_CD_B	Y17	NVCC_SD2	GPIO	Alt5	GPIO3.IO[0]	Input with PD
SD2_CLK	AA19	NVCC_SD2	GPIO	Alt5	GPIO3.IO[1]	Input with PD
SD2_CMD	Y19	NVCC_SD2	GPIO	Alt5	GPIO3.IO[2]	Input with PD
SD2_DATA0	Y18	NVCC_SD2	GPIO	Alt5	GPIO3.IO[3]	Input with PD
SD2_DATA1	AA18	NVCC_SD2	GPIO	Alt5	GPIO3.IO[4]	Input with PD
SD2_DATA2	Y20	NVCC_SD2	GPIO	Alt5	GPIO3.IO[5]	Input with PD
SD2_DATA3	AA20	NVCC_SD2	GPIO	Alt5	GPIO3.IO[6]	Input with PD
SD2_RESET_B	AA17	NVCC_SD2	GPIO	Alt5	GPIO3.IO[7]	Input with PD
SD2_VSELECT	V18	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[19]	Input with PD
SD3_CLK	V16	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[20]	Input with PD
SD3_CMD	U16	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[21]	Input with PD
SD3_DATA0	T16	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[22]	Input with PD

Table continues on the next page...

Table 101. 14 x 14 mm functional contact assignment ...continued

Ball name	14 x 14 ball	Power group	Ball Types	Default setting		
				Default modes	Default function	Status while reset is asserted
SD3_DATA1	V14	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[23]	Input with PD
SD3_DATA2	U14	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[24]	Input with PD
SD3_DATA3	T14	NVCC_WAKEUP	GPIO	Alt5	GPIO3.IO[25]	Input with PD
TAMPER0	B16	NVCC_BBSM_1P8	GPIO	Alt0	BBSMMIX.TAMPER0	Input with PD
TAMPER1	F14	NVCC_BBSM_1P8	GPIO	Alt0	BBSMMIX.TAMPER1	Input with PD
UART1_RXD	E20	NVCC_AON	GPIO	Alt5	GPIO1.IO[4]	Input with PD
UART1_TXD	E21	NVCC_AON	GPIO	Alt5	GPIO1.IO[5] CCMSRCGPCMIX.BOOT_MODE[0]	Input with PD
UART2_RXD	F20	NVCC_AON	GPIO	Alt5	GPIO1.IO[6]	Input with PD
UART2_TXD	F21	NVCC_AON	GPIO	Alt5	GPIO1.IO[7] CCMSRCGPCMIX.BOOT_MODE[1]	Input with PD
USB1_D_N	A14	VDD_USB_3P3	PHY	—	—	—
USB1_D_P	B14	VDD_USB_3P3	PHY	—	—	—
USB1_ID	C11	VDD_USB_1P8	PHY	—	—	—
USB1_TXRTUNE	D12	VDD_USB_1P8	PHY	—	—	—
USB1_VBUS	F12	VDD_USB_3P3	PHY	—	—	—
USB2_D_N	A15	VDD_USB_3P3	PHY	—	—	—
USB2_D_P	B15	VDD_USB_3P3	PHY	—	—	—
USB2_ID	E12	VDD_USB_1P8	PHY	—	—	—
USB2_TXRTUNE	D14	VDD_USB_1P8	PHY	—	—	—
USB2_VBUS	E14	VDD_USB_3P3	PHY	—	—	—
WDOG_ANY	J18	NVCC_AON	GPIO	Alt0	WDOG1.WDOG_ANY	Input with PU
XTALI_24M	D18	VDD_ANA_1P8	ANALOG	—	—	—

Table continues on the next page...

Table 101. 14 x 14 mm functional contact assignment ...continued

Ball name	14 x 14 ball	Power group	Ball Types	Default setting		
				Default modes	Default function	Status while reset is asserted
XTALO_24M	E18	VDD_ANA_1P8	ANALOG	—	—	—

- 1. Pull Up
- 2. Pull Down

6.1.3 14 x 14 mm, 0.65 mm pitch, ball map

Table 102 shows the 14 x 14 mm, 0.65 mm pitch ball map for the i.MX 93.

Table 102. 14 x 14 mm, 0.65 mm pitch, ball map

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
<b>A</b>	VSS	LVD S_D2 _N	LVD S_CL K_N	LVD S_D1 _N	LVD S_D0 _N	MIPI _DSI 1_D0 _N	MIPI _DSI 1_D1 _N	MIPI _DSI 1_D2 _N	MIPI _DSI 1_D3 _N	MIPI _CSI 1_D1 _N	MIPI _CSI 1_D0 _N	NC_ A12	NC_ A13	USB 1_D_ _N	USB 2_D_ _N	POR _B	PMIC _ON_ REQ	CLKI N2	ONO FF	ADC _IN1	VSS	<b>A</b>
<b>B</b>	LVD S_D3 _N	LVD S_D2 _P	LVD S_CL K_P	LVD S_D1 _P	LVD S_D0 _P	MIPI _DSI 1_D0 _P	MIPI _DSI 1_D1 _P	MIPI _DSI 1_D2 _P	MIPI _DSI 1_D3 _P	MIPI _CSI 1_D1 _P	MIPI _CSI 1_D0 _P	NC_ B12	NC_ B13	USB 1_D_ _P	USB 2_D_ _P	TAM PER 0	CLKI N1	PMIC _STB Y_R EQ	ADC _IN0	ADC _IN2	ADC _IN3	<b>B</b>
<b>C</b>	LVD S_D3 _P	VSS		VSS		VSS		VSS		VSS	USB 1_ID	VSS		VSS		VSS		VSS		I2C1 _SCL	I2C1 _SD A	<b>C</b>
<b>D</b>	DRA M_C A5_A	DRA M_R ESE T_N		DRA M_M TES T1		MIPI _DSI 1_CL K_N		MIPI _RE XT		MIPI _CSI 1_CL K_N		USB 1_TX RTU NE		USB 2_TX RTU NE		RXC _XTA LO		XTAL I_24 M		I2C2 _SCL	I2C2 _SD A	<b>D</b>
<b>E</b>	DRA M_C A3_A	DRA M_C A4_A	VSS	DRA M_Z Q		MIPI _DSI 1_CL K_P		VDD _US B_1P 8		MIPI _CSI 1_CL K_P		USB 2_ID		USB 2_VB US		RTC _XTA LI		XTAL O_24 M	VSS	UAR T1_R XD	UAR T1_T XD	<b>E</b>
<b>F</b>	DRA M_C S0_A	DRA M_C A2_A				VDD _LVD S_1P 8		VDD _MIP I_1P 8		VDD _US B_0P 8		USB 1_VB US		TAM PER 1		VDD _AN A0_1 P8				UAR T2_R XD	UAR T2_T XD	<b>F</b>
<b>G</b>	DRA M_C A1_A	DRA M_C S1_A	VSS	DRA M_C K_T_ A	DRA M_C K_C_ A	VDD Q_D DR		VDD _MIP I_0P 8		VDD _US B_3P 3		NVC C_B BSM _1P8		VDD _BBS M_0 P8_C AP		VDD _AN A0_1 P8	PDM _CLK	PDM _BIT _STR EAM 1	VSS	SAI1 _TXC	SAI1 _TXF	<b>G</b>

Table continues on the next page...



Table 102. 14 x 14 mm, 0.65 mm pitch, ball map ...continued

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
H	DRA M_C KE0_ A	DRA M_C A0_A						VSS		VSS		VSS		VSS						SAI1 _RX D0	SAI1 _TXD 0	H
J	DRA M_D Q06_ A	DRA M_D Q07_ A	VSS	DRA M_C KE1_ A	VSS	VDD Q_D DR	VDD Q_D DR	VSS	VDD _SO C	VDD _SO C	VDD _SO C	VDD _SO C	VDD _SO C	VSS	VDD _AN A_0P 8	VDD _AN A_0P 8	PDM _BIT _STR EAM 0	WDO G_A NY	VSS	GPIO _IO0 1	GPIO _IO0 0	J
K	DRA M_D Q04_ A	DRA M_D Q05_ A							VDD _SO C	VDD _SO C	VSS	VDD _SO C	VDD _SO C							GPIO _IO0 2	GPIO _IO0 3	K
L	VSS	DRA M_D MI0_ A	VSS	DRA M_D QS0_ C_A	VSS	VDD Q_D DR	VDD 2_DD R	VSS						VSS	VDD _AN AVD ET_1 P8	NVC C_A ON	GPIO _IO0 4	GPIO _IO0 5	VSS	GPIO _IO0 6	GPIO _IO0 7	L
M	DRA M_D Q02_ A	DRA M_D Q03_ A							VDD _SO C	VDD _SO C	VSS	VDD _SO C	VDD _SO C							GPIO _IO0 8	GPIO _IO0 9	M
N	DRA M_D Q00_ A	DRA M_D Q01_ A	VSS	DRA M_D QS0_ T_A	VSS	VDD 2_DD R	VDD 2_DD R	VSS	VDD _SO C	VDD _SO C	VDD _SO C	VDD _SO C	VDD _SO C	VSS	NVC C_G PIO	NVC C_G PIO	GPIO _IO1 0	GPIO _IO1 1	VSS	GPIO _IO1 2	GPIO _IO1 3	N

Table continues on the next page...

Table 102. 14 x 14 mm, 0.65 mm pitch, ball map ...continued

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
P	DRA M_D Q15_ A	DRA M_D Q14_ A						VSS		VSS		VSS		VSS						GPIO _IO1 4	GPIO _IO1 5	P
R	DRA M_D Q12_ A	DRA M_D Q13_ A	VSS	DRA M_D QS1_ T_A	DRA M_D QS1_ C_A	VDD 2_DD R		VDD _AN A1_1 P8		NVC C_W AKE UP		NVC C_W AKE UP		VDD _AN A_0P 8		NVC C_S D2	GPIO _IO1 9	GPIO _IO1 8	VSS	GPIO _IO1 7	GPIO _IO1 6	R
T	VSS	DRA M_D MI1_ A				VDD 2_DD R		ENE T2_T D0		ENE T2_T D3		ENE T1_T D1		SD3_ DAT A3		SD3_ DAT A0				GPIO _IO2 0	GPIO _IO2 1	T
U	DRA M_D Q11_ A	DRA M_D Q10_ A	VSS	CCM _CLK O3		ENE T2_T XC		ENE T2_T D1		ENE T1_T XC		ENE T1_T D2		SD3_ DAT A2		SD3_ CMD		GPIO _IO2 2	VSS	GPIO _IO2 3	GPIO _IO2 4	U
V	DRA M_D Q08_ A	DRA M_D Q09_ A		CCM _CLK O4		ENE T2_T X_CT L		ENE T2_T D2		ENE T1_T X_CT L		ENE T1_T D3		SD3_ DAT A1		SD3_ CLK		SD2_ VSE LEC T		GPIO _IO2 6	GPIO _IO2 5	V
W	DAP _TDI	DAP _TM S_S WDI O		VSS		VSS		NVC C_W AKE UP		VSS	ENE T1_T D0	VSS		VSS		VSS		VSS		GPIO _IO2 8	GPIO _IO2 7	W
Y	DAP _TCL K_S	DAP _TD O_T	CCM _CLK O2	ENE T2_R	ENE T2_R D1	ENE T2_R D3	ENE T2_M DC	ENE T1_R	ENE T1_R D1	ENE T1_R D3	SD1_ CLK	SD1_ STR OBE	SD1_ DAT A4	SD1_ DAT A5	SD1_ DAT A6	SD1_ DAT A7	SD2_ CD_ B	SD2_ DAT A0	SD2_ CMD	SD2_ DAT A2	GPIO _IO2 9	Y

Table continues on the next page...

Table 102. 14 x 14 mm, 0.65 mm pitch, ball map ...continued

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
	WCLK	RACKESW_O		X_CTL				X_CTL														
AA	VSS	CCM_CLK_O1	ENET2_RXC	ENET2_RXD0	ENET2_RXD2	ENET2_M_DIO	ENET1_RXC	ENET1_RXD0	ENET1_RXD2	ENET1_M_DIO	ENET1_M_DC	SD1_CMD	SD1_DAT_A3	SD1_DAT_A0	SD1_DAT_A1	SD1_DAT_A2	SD2_RES_ET_B	SD2_DAT_A1	SD2_CLK	SD2_DAT_A3	VSS	AA
	1	2		3	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	

## 6.2 DDR pin function list

Table 103 shows the DDR pin function list.

Table 103. DDR pin function list

Ball name	LPDDR4/LPDDR4x
DRAM_DQS0_T_A	DQSA_T[0]
DRAM_DQS0_C_A	DQSA_C[0]
DRAM_DMI0_A	DM/DBIA[0]
DRAM_DQ00_A	DQA[0]
DRAM_DQ01_A	DQA[1]
DRAM_DQ02_A	DQA[2]
DRAM_DQ03_A	DQA[3]
DRAM_DQ04_A	DQA[4]
DRAM_DQ05_A	DQA[5]
DRAM_DQ06_A	DQA[6]
DRAM_DQ07_A	DQA[7]
DRAM_DQS1_T_A	DQSA_T[1]
DRAM_DQS1_C_A	DQSA_C[1]
DRAM_DMI1_A	DM/DBIA[1]
DRAM_DQ08_A	DQA[8]
DRAM_DQ09_A	DQA[9]
DRAM_DQ10_A	DQA[10]
DRAM_DQ11_A	DQA[11]
DRAM_DQ12_A	DQA[12]
DRAM_DQ13_A	DQA[13]
DRAM_DQ14_A	DQA[14]
DRAM_DQ15_A	DQA[15]
DRAM_RESET_N	RESET_N

Table continues on the next page...

Table 103. DDR pin function list ...continued

DRAM_MTRST1	—
DRAM_CKE0_A	CKEA[0]
DRAM_CKE1_A	CKEA[1]
DRAM_CS0_A	CSA[0]
DRAM_CS1_A	CSA[1]
DRAM_CK_T_A	CLKA_T
DRAM_CK_C_A	CLKA_C
DRAM_CA0_C	CAA[0]
DRAM_CA1_C	CAA[1]
DRAM_CA2_C	CAA[2]
DRAM_CA3_C	CAA[3]
DRAM_CA4_C	CAA[4]
DRAM_CA5_C	CAA[5]
DRAM_ZQ <sup>1</sup>	—

1. DRAM\_ZQ can be connected with a 120  $\Omega$   $\pm$ 1% resistor to GND.

## 7 Revision history

Table 104 provides a revision history for this data sheet.

Table 104. i.MX 93 Data Sheet document revision history

Rev. Number	Date	Substantive Change(s)
IMX93AEC v.6.1	07 July 2025	<ul style="list-style-type: none"> <li>Removed the I/O pin information from <a href="#">Ordering information</a></li> <li>Updated the Package type in <a href="#">Figure 1</a></li> <li>Removed Section 9 x 9 mm package information</li> </ul>
IMX93AEC v.6.0	04 June 2025	<ul style="list-style-type: none"> <li>Updated <a href="#">Ordering information</a></li> <li>Updated <a href="#">Figure 1</a></li> <li>Updated the descriptions about DRAM and LPUART, and ADC in <a href="#">Table 1</a>; Removed FlexIO from <a href="#">Table 1</a></li> <li>Added LPDDR4 in <a href="#">Figure 2</a>; updated ADC and LPUART in <a href="#">Figure 2</a></li> </ul>

Table continues on the next page...

Table 104. i.MX 93 Data Sheet document revision history...continued

Rev. Number	Date	Substantive Change(s)
		<ul style="list-style-type: none"> <li>Updated the description about ONOFF and XTALI_24/XTALO_24M in <a href="#">Table 3</a></li> <li>Added <a href="#">Table 11</a></li> <li>Updated <a href="#">Table 15</a></li> <li>Updated <a href="#">Table 27</a></li> <li>Updated the description of <a href="#">DDR SDRAM-specific parameters (LPDDR4/LPDDR4X)</a> and <a href="#">Clock/data/command/address pin allocations</a></li> <li>Added a footnote in <a href="#">Table 43</a></li> <li>Added a footnote in <a href="#">Table 50</a></li> <li>Updated the unit of <math>C_{\text{sample}}</math>, <math>C_{\text{compare}}</math>, and <math>C_{\text{conversion}}</math> to cycle in <a href="#">Table 51</a>; removed the maximum value of <math>C_{\text{compare}}</math> and second ADC clock in <a href="#">Table 51</a>; added ENOB lavues in <a href="#">Table 51</a></li> <li>Removed Table. ADC electrical specifications (<math>V_{\text{REFH}} = V_{\text{DD\_ANAx\_1p8}}</math> and <math>V_{\text{ADIN}_{\text{max}}} \leq V_{\text{REFH}}</math>)</li> <li>Added a footnote in <a href="#">Table 68</a></li> <li>Updated <a href="#">Table 71</a></li> <li>Removed BCAN, BCANXL, and minimum operating frequency from <a href="#">Table 72</a></li> <li>Added the maximum frequency footnotes in <a href="#">FlexSPI timing parameters</a></li> <li>Updated LPB descriptions in <a href="#">Boot mode configuration</a></li> </ul>
Rev. 5	01/2025	<ul style="list-style-type: none"> <li>Added new part number in <a href="#">Table 2</a></li> <li>Updated the definition of special fuse in <a href="#">Figure 1</a></li> <li>Removed Module list</li> <li>Updated the descriptions of <a href="#">External clock sources</a></li> <li>Updated the NVCC_BBSP_1P8 in <a href="#">Figure 4</a></li> <li>Updated the footnote of <a href="#">Table 29</a></li> <li>Updated the values of <math>V_{\text{IDTH}}</math>, <math>V_{\text{IDTL}}</math>, <math>V_{\text{IHHS}}</math>, and <math>V_{\text{IHHS}}</math> in <a href="#">Table 36</a></li> <li>Updated <a href="#">Figure 50</a></li> <li>Updated the default function of SAI1_RXD0 in <a href="#">Table 101</a></li> </ul>
Rev. 4	08/2024	<ul style="list-style-type: none"> <li>Updated <a href="#">Table 2</a></li> <li>Updated <a href="#">Figure 1</a></li> <li>Updated <a href="#">Clock sources</a></li> <li>Added a footnote in <a href="#">Figure 4</a></li> <li>Updated <a href="#">Table 24</a> and <a href="#">Table 25</a></li> <li>Updated <a href="#">Table 26</a> and <a href="#">Table 28</a></li> </ul>

Table continues on the next page...

Table 104. i.MX 93 Data Sheet document revision history...continued

Rev. Number	Date	Substantive Change(s)
		<ul style="list-style-type: none"> <li>Updated <a href="#">JTAG timing parameters</a></li> <li>Updated descriptions and a table footnote in <a href="#">SWD timing parameters</a></li> <li>Updated descriptions and a footnote in <a href="#">LCD Controller (LCDIF) timing parameters</a></li> <li>Updated descriptions and footnotes in <a href="#">SAI switching specifications</a></li> <li>Updated descriptions of <a href="#">SPDIF timing parameters</a></li> <li>Updated footnotes, descriptions, and <a href="#">Figure 25</a> in <a href="#">Ultra-high-speed SD/SDIO/MMC host interface (uSDHC) AC timing</a></li> <li>Updated descriptions and footnotes in <a href="#">Table 60</a>, <a href="#">Table 61</a>, <a href="#">Table 62</a>, <a href="#">Table 63</a>, and <a href="#">Table 64</a></li> <li>Updated descriptions and footnotes in <a href="#">Table 61</a>, <a href="#">Table 62</a>,</li> <li>Updated descriptions and footnotes in <a href="#">LPSPi timing parameters</a></li> <li>Updated <a href="#">Improved Inter-Integrated Circuit Interface (I3C) specifications</a></li> <li>Updated descriptions of <a href="#">CAN network AC electrical specifications</a></li> <li>Updated descriptions of <a href="#">Timer/Pulse width modulator (TPM) timing parameters</a></li> <li>Updated descriptions in <a href="#">FlexSPi timing parameters</a></li> <li>Updated descriptions and a footnote in <a href="#">Flexible I/O controller (FlexIO) electrical specifications</a></li> <li>Updated <a href="#">Table 92</a></li> </ul>
Rev. 3	12/2023	<ul style="list-style-type: none"> <li>Updated <a href="#">Table 2. Ordering information</a></li> <li>Added information about FlexIO in <a href="#">Table i.MX 93 modules list</a></li> <li>Updated <a href="#">Figure 1, "Part number nomenclature—i.MX 93"</a></li> <li>Updated <a href="#">Figure 2</a></li> <li>Updated <a href="#">Table 4. Special signal considerations</a></li> <li>Updated <a href="#">Table 9. Absolute maximum ratings</a></li> <li>Updated <a href="#">Table 10. Electrostatic discharge and latch up ratings</a></li> <li>Added <a href="#">Section 4.1.2.3, 14 x 14 mm FCBGA package thermal characteristics</a></li> <li>Updated <a href="#">Table 14. Operating ranges</a></li> <li>Added <a href="#">Table 17. External clock frequency</a></li> <li>Updated the current values in <a href="#">Table 21. Maximum supply currents</a></li> <li>Added a note in <a href="#">Section 4.2.1, Power mode definition</a></li> <li>Updated <a href="#">Table 22. The power supply states</a></li> <li>Added footnotes in <a href="#">Table 23. Low power mode definition</a></li> <li>Added <a href="#">Table 24. Chip power in different LP modes</a></li> </ul>

Table continues on the next page...

Table 104. i.MX 93 Data Sheet document revision history...continued

Rev. Number	Date	Substantive Change(s)
		<ul style="list-style-type: none"> <li>Updated <a href="#">Table 26. GPIO DC parameters</a>, <a href="#">Table 27. Additional leakage parameters</a>, and <a href="#">Table 27</a></li> <li>Updated the operating frequency in <a href="#">Table 30. LVDS AC parameters</a></li> <li>Updated ENOB values in Table 54. ADC electrical specifications (<math>VREFTH = VDDA\_ANAx\_1P8</math> and <math>VADIN_{max} \leq VREFH</math>)</li> <li>Updated <a href="#">Section 4.12.9, FlexSPI timing parameters</a></li> <li>Update the signal name of RMII_RX_ER in <a href="#">Table 63. ENET2 signal mapping</a> and <a href="#">Table 67. ENET QOS signal mapping</a></li> <li>Updated the naming of ENET_CLK to RMII_REF_CLK, ENET_TD, and ENET_RD in <a href="#">Section 4.12.2.2, RMII mode timing</a></li> <li>Removed USB 3.0 information from <a href="#">Section 4.12.12, USB PHY parameters</a></li> <li>Added <a href="#">14 x 14 mm package information</a></li> </ul>
Rev. 2	08/2023	<ul style="list-style-type: none"> <li>Updated the term "Consumer" to "Commercial"</li> <li>Updated JTAG pin description in <a href="#">Table 1</a></li> <li>Updated <a href="#">Table 2. Ordering information</a></li> <li>Updated remarks in <a href="#">Table 4. Special signal considerations</a></li> <li>Added ADC and TAMPER pin information in <a href="#">Table 5. Unused function strapping</a> recommendations</li> <li>Updated NVCC_BBSM_1P8 description in <a href="#">Section 4.1.3, Power architecture</a></li> <li>Updated descriptions in <a href="#">Section 4.1.6.1, External clock sources</a></li> <li>Updated <a href="#">Figure 7, "Output transition time waveform"</a></li> <li>Updated <a href="#">Table 26. GPIO DC parameters</a> and <a href="#">Table 27. Additional leakage parameters</a></li> <li>Removed JTAG_TRST information from <a href="#">Section 4.8.3, JTAG timing parameters</a></li> <li>Updated <a href="#">Table 63. ENET2 signal mapping</a> and <a href="#">Table 67. ENET QOS signal mapping</a></li> <li>Updated footnotes of <a href="#">Table 68</a> and <a href="#">Table 69</a></li> <li>Updated <a href="#">Table 98. Fuses and associated pins used for boot</a></li> </ul>
Rev. 1	04/2023	<ul style="list-style-type: none"> <li>Initial version</li> </ul>



## Legal information

### Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Suitability for use in automotive applications** — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

## Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

**AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile** — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

**EdgeLock** — is a trademark of NXP B.V.

**Synopsys & Designware** — are registered trademarks of Synopsys, Inc.

**Synopsys** — Portions Copyright © 2018-2022 Synopsys, Inc. Used with permission. All rights reserved.

## Contents

<b>1</b>	<b>i.MX 93 introduction.....</b>	<b>2</b>			
1.1	Ordering information.....	5	4.10	Audio.....	39
<b>2</b>	<b>Block diagram.....</b>	<b>7</b>	4.10.1	SAI switching specifications.....	39
<b>3</b>	<b>Special signal considerations.....</b>	<b>8</b>	4.10.2	SPDIF timing parameters.....	42
3.1	Unused input and output guidance.....	9	4.10.3	PDM Microphone interface timing parameters	43
<b>4</b>	<b>Electrical characteristics.....</b>	<b>10</b>	4.10.4	Medium Quality Sound (MQS) electrical specifications.....	44
4.1	Chip-level conditions.....	11	4.11	Analog.....	45
4.1.1	Absolute maximum ratings.....	11	4.11.1	12-bit ADC electrical specifications.....	45
4.1.2	Thermal resistance.....	12	4.11.2	12-bit ADC input impedance equivalent circuit diagram.....	46
4.1.3	Power architecture.....	13	4.12	External peripheral interface parameters.....	47
4.1.4	Operating ranges.....	15	4.12.1	Ultra-high-speed SD/SDIO/MMC host interface (uSDHC) AC timing.....	47
4.1.5	Maximum frequency of main modules.....	16	4.12.2	Ethernet controller (ENET) AC electrical specifications.....	55
4.1.6	Clock sources.....	16	4.12.3	Ethernet Quality-of-Service (QoS) electrical specifications.....	58
4.1.7	Maximum supply currents.....	18	4.12.4	LPSPi timing parameters.....	62
4.2	Power modes.....	19	4.12.5	LPI2C timing parameters.....	66
4.2.1	Power mode definition.....	19	4.12.6	Improved Inter-Integrated Circuit Interface (I3C) specifications.....	66
4.2.2	Low power modes.....	20	4.12.7	CAN network AC electrical specifications.....	68
4.2.3	Chip power in different Low Power modes.....	21	4.12.8	Timer/Pulse width modulator (TPM) timing parameters.....	69
4.3	Power supplies requirements and restrictions.....	22	4.12.9	FlexSPi timing parameters.....	70
4.3.1	Power-up sequence.....	23	4.12.10	LPUART I/O configuration and timing parameters.....	77
4.3.2	Power-down sequence.....	23	4.12.11	Flexible I/O controller (FlexIO) electrical specifications.....	77
4.4	PLL electrical characteristics.....	24	4.12.12	USB PHY parameters.....	78
4.5	I/O DC parameters.....	24	<b>5</b>	<b>Boot mode configuration.....</b>	<b>78</b>
4.5.1	General purpose I/O (GPIO) DC parameters.....	24	5.1	Boot mode configuration pins.....	78
4.5.2	DDR I/O DC electrical characteristics.....	25	5.2	Boot device interface allocation.....	80
4.5.3	LVDS DC parameters.....	26	<b>6</b>	<b>Package information and contact assignments</b>	<b>82</b>
4.6	I/O AC parameters.....	26	6.1	14 x 14 mm package information.....	82
4.6.1	General purpose I/O (GPIO) AC parameters.....	27	6.1.1	14 x 14 mm, 0.65 mm pitch, ball matrix.....	83
4.6.2	DDR I/O AC electrical characteristics.....	29	6.1.2	14 x 14 mm supplies contact assignments and functional contact assignments.....	85
4.6.3	LVDS AC Parameters.....	29	6.1.3	14 x 14 mm, 0.65 mm pitch, ball map.....	95
4.7	Differential I/O output buffer impedance.....	31	6.2	DDR pin function list.....	100
4.7.1	DDR I/O output impedance.....	31	<b>7</b>	<b>Revision history.....</b>	<b>101</b>
4.8	System modules timing.....	31		<b>Legal information.....</b>	<b>105</b>
4.8.1	Reset timing parameters.....	31			
4.8.2	WDOG Reset timing parameters.....	31			
4.8.3	JTAG timing parameters.....	32			
4.8.4	SWD timing parameters.....	33			
4.8.5	DDR SDRAM-specific parameters (LPDDR4/LPDDR4X).....	34			
4.9	Display and graphics.....	35			
4.9.1	MIPI D-PHY electrical characteristics.....	35			
4.9.2	LCD Controller (LCDIF) timing parameters.....	38			

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© 2025 NXP B.V.

All rights reserved.

For more information, please visit: <https://www.nxp.com>

Date of release: 7 July 2025  
Document identifier: IMX93AEC