

EV9400 Evaluation Kit for CMX940

UM9400/4 November 2020

USER MANUAL

Advance Information

Features

- Demonstrates the CMX940 fully integrated Fractional-N RF PLL with reference PLL and VCOs
- On-board reference oscillator with options for an external source
- Dual RF output for Tx and Rx sub-systems
- 49 2040 MHz continuous output frequency



1 Brief Description

The EV9400 is a demonstration and evaluation platform for the CMX940 High Performance RF Synthesizer with integrated VCOs. The CMX940 provides a continuous output range of 49 to 2040 MHz, generated using a fully integrated 2720 to 4080 MHz RF VCO with selectable output frequency dividers and 16- or 24-bit Fractional-N PLL. A highly-configurable reference path, consisting of a separate PLL and VCO, can be used to minimise close-in phase noise and mitigate integer and fractional boundary spurious. The reference VCO has a range of 600 – 1200MHz and is set by an external inductor.

The board includes all necessary voltage regulators and is operated from an external ~5.5V dc supply.

The EV9400 provides an on-board 38.4 MHz low-noise reference oscillator along with the option for an external reference input. The EV9400 interfaces to the PE0003 Universal Interface Card to allow read and write access to the CMX940 registers. A graphical user interface (GUI) is available for operational set-up as well as handling control scripts.

Section		Page
1	Brief Description	1
2	History	
3	Block Diagrams	
-		
4	Preliminary Information	
4.1	Laboratory Equipment	
4.1.1	Power Supply	
4.2 4.2.1	Handling Precautions SSD Devices	
	Contents - Unpacking	
4.2.2 4.3	Approvals	
5	Quick Start	
5.1	Setting-Up	
5.2	Operation	
5.3	Signal Lists	7
6	Circuit Schematics and Board Layouts	
7	Detailed Description	
7.1	Hardware Description	
7.1.1	RF Synthesizer PLL / VCO (SPLL)	
7.1.2	External (off-chip) VCO Use	
7.1.3	Reference PLL / VCO (REFPLL)	
7.1.4	Reference Oscillator	
7.1.5	Power Supplies	
7.1.6	Reset	
7.1.7	Inductors	
7.2	Adjustments and Controls	
7.3	Script/GUI Control	
7.3.1	Master Control Tab	
7.3.2	REFPLL Tab	
7.3.3	SPLL Tab	
7.3.4	Spur Avoidance Tab	
7.3.5	C-BUS Register Tab	
7.3.6	The Script Handler Tab	21
7.4	Application Information	23
7.4.1	Typical Performance	23
7.5	Troubleshooting	27
7.5.1	RF SPLL Operation	27
7.5.2	REF PLL Operation	27
8	Performance Specification	
8.1	Electrical Performance	
8.1.1	Absolute Maximum Ratings	
8.1.2	Operating Limits	
8.1.3	Operating Characteristics	
<u>Table</u>		Page
Table 1	Connectors	7
	External C-BUS Host Interface	
	Optional PE0003 Host / Interface DC connector	
	Test Points	
Table 5	Test Loops	9
	Jumpers	
Table 7 3	3 rd Order Loop Filter Values for a VCO Frequency of 3.4 GHz	

Figure

Figure	<u>Page</u>
Figure 1 CMX940 Block Diagram	4
Figure 2 EV9400 Block Diagram	
Figure 3 Typical Evaluation Connections for EV9400	6
Figure 4 PCB Layout: Top	10

Figure 5 PCB Layout: Bottom	11
Figure 6 Example External Components – Loop Filter Values	12
Figure 7 Driver Verification Dialogue	14
Figure 8 Master Control Tab Figure 9 REFPLL Tab	15
Figure 9 REFPLL Tab	16
Figure 10 REFPLL Tab Including REF_LOOUT Path	17
Figure 11 REFPLL Tab Including MCLKOUT Path	17
Figure 12 SPLL Tab	
Figure 13 Spur Avoidance Tab	19
Figure 14 C-BUS Register Tab	20
Figure 15 C-BUS Register Tab Simple Multiple C-BUS List	21
Figure 16 Script Handler Tab	
Figure 17 Phase Noise at 500 MHz RF Output	23
Figure 18 Spectral Plot at 500 MHz RF Output	24
Figure 19 Spectral Plots at 419.9875 MHz RF Output showing spur avoidance	24
Figure 20 Phase noise at 435.525 MHz RF Output	25
Figure 21 Spectral Plot at 435.525 MHz RF Output, 100 MHz span.	25
Figure 22 Spectral Plot at 435.525 MHz RF Output, 500 MHz span	26

It is recommended that you check for the latest product datasheet version from the Products page of the CML website: www.cmlmicro.com

This is Advance Information; changes and additions may be made to this document. Parameters marked TBD or left blank will be included in later issues of this document. Information in this advance document should not be relied upon for final product design.

2 History

Version	Changes	Date
1	Internal release	March 2019
2	Internal release	April 2019
3	First public release	September 2020
4	Updated following board revision and addition of spur avoidance calculator in the GUI	November 2020

3 Block Diagrams






Figure 1 CMX940 Block Diagram





4 Preliminary Information

The EV9400 provides a complete platform for demonstrating and evaluating the CMX940 (device U7). This document refers to revision D of the EV9400.

4.1 Laboratory Equipment

The following items are essential for evaluation of the EV9400:

- Laboratory power supply
- PE0003 Universal Interface Card
- PC
- RF spectrum analyser

For more detailed design or investigation work, additional RF test equipment may be required.

4.1.1 Power Supply

The input voltage to the PCB at J1 is nominally 5.5V (limits: Minimum 5.25V to maximum 6.0V). The input power supply should be rated at 250mA. On-board regulators provide the 3.3V and optional 5.0V VCO module supplies to the circuits used on the PCB. If the VCO module regulator U2 is used, then the input supply must provide sufficient headroom for correct operation.

NOTE: Care should be exercised with the supplies as there is the option to power the EV9400 directly from the PE0003 +5V supply via J2, although the additional components for this (L2, R2 and R3) are not fitted as standard. If these components are fitted, an external supply should not be connected to J1.

Use of the PE0003 supply is not recommended with a VCO module (and therefore U2) enabled.

4.2 Handling Precautions

Like most evaluation kits, this product is designed for use in office and laboratory environments. The following practices will help ensure its proper operation.

4.2.1 SSD Devices



This product uses low-power CMOS circuits that can be damaged by electrostatic discharge. Partially-damaged circuits can function erroneously, leading to misleading results. Observe ESD precautions at all times when handling this product.

4.2.2 Contents - Unpacking

Please ensure that you have received all of the items on the separate information sheet (EK9400) and notify CML within seven working days if the delivery is incomplete.

4.3 Approvals

This product is not approved to any EMC or other regulatory standard. Users are advised to observe local statutory requirements, which may apply to this product and the radio frequency signals that may emanate from it.

5 Quick Start

This section provides instructions for users who wish to experiment immediately with this Evaluation Kit. A more complete description of the kit and its uses appears later in this document. The user should also read the CMX940 Datasheet before using the EV9400 board.

NOTES: The default configuration of EV9400 uses the following configuration:

• U5: 38.4 MHz frequency reference.

5.1 Setting-Up

The following procedure is recommended:

- 1. Connect the boards as shown in Figure 3.
- 2. Ensure that the power supply and reference oscillator selection links are correctly configured. Refer to Table 6.
- LO Output signals from the main RF SPLL can be monitored by a spectrum analyser connected to J5 (LOOUT1) or J7 (LOOUT2).
- 4. Output from the Reference RVCO /PLL can be monitored by a spectrum analyser connected to J8 (REF_LOOUT).
- 5. Apply power to the boards.

The boards are now ready for operation.




Figure 3 Typical Evaluation Connections for EV9400

5.2 Operation

When power is applied to the EV9400, the CMX940 will be reset.

5.3 Signal Lists

CONNECTOR PINOUT									
Description	Signal Type	Signal Name	Connector Pin No.						
5.5 V Power supply input	DC	+V	1	J1					
Power supply ground	DC	GNDA	2	J1					
Input to the RF PLL (from external VC	RF	LO_IN	N/A	J4					
Output from the RF PLL / dividers	RF	LOOUT2	N/A	J7					
C-BUS control connection	I/P & O/P	-	-	J6					
Output from the RF PLL / dividers	RF	LOOUT1	N/A	J5					
Output from the RVCO	RF	REF_LOOUT	N/A	J8					
External PLL reference clock input	RF	EXT_CLK	N/A	J3					

Table 1 Connectors

		CONNECTO	DR PINOUT for J6		
Connector Pin No.			Description		
1	REF_RESETN	I/P	Hardware reset for REF PLL	Low to reset, pulled high by R42	
2	CSN	O/P	Chip Select		
3	RESETN		Hardware reset for SPLL	Low to reset, pulled high by R26	
4	CDATA	O/P	Command Data		
5	N/C		No Connection		
6	SCLK	O/P	Serial Clock		
7	N/C		No Connection		
8	RDATA	I/P	Reply Data		
9	N/C		No Connection		
10	IRQN	I/P	Interrupt Request (open-drain)		
11	GNDD	Power	Connection to Digital Ground		
12	GNDD	Power	Connection to Digital Ground		
13 to 20	N/C		No Connection		

Table 2 External C-BUS Host Interface

CONNECTOR PINOUT for J2								
ConnectorSignalSignalPin No.NameType								
A/1	DGND_PE0003	Power	Connection to Digital Ground for PE0003					
B/2 DGND_PE0003 Power C/3 +5V_PE0003 Power		Power	Connection to Digital Ground for PE0003					
		Power	Connection to +5V supply from PE0003					
D/4	+5V_PE0003	Power	Connection to +5V supply from PE0003					
E/5	+5V_PE0003	Power	Connection to +5V supply from PE0003					
F/6	+5V_PE0003	Power	Connection to +5V supply from PE0003					

Table 3 Optional PE0003 Host / Interface DC connector

TEST POINTS						
Test Point Ref.	Typical Measurement	Description				
TP1	3.3V	U1 Regulator Output (DVDD3V3) for digital supplies				
TP2	5.5V	+V Input supply voltage				
TP3	5.0V	U2 (not fitted) Regulator Output (5V VCO) for the optional VCO module U5				
TP4	3.3V	U3 Regulator Output (AVDD) for analogue supplies to VCTCXO				
TP5	3.3V	U3 Regulator Output (AVDD_940) for analogue supplies to CMX940				
TP6	-	CPOUT – SPLL Charge pump output voltage (pin 46)				
TP7	-	SVCO_VTUNE Voltage (pin 40)				
TP8	1.8V	VREG_DIV voltage (pin 43)				
TP9	-	TEST – No user function				
TP10	-	Not assigned				
TP11	1.19V	REXT reference voltage (pin 30)				
TP12	1.19V	REF_REXT voltage (pin 28)				
TP13	1.8V	REF_VREGD decoupling voltage (pin 11)				
TP14	1.9V	RVCO_DEC2 voltage (pin 26)				
TP15	-V	RVCO_TUNE (pin 25)				
TP16	3.3V	VDD_LO (pin 34)				
TP17	1.8V	VREG_LO decoupling voltage (pin 32)				
TP18	1.8V	VREGD decoupling voltage (pin 8)				
TP19	-	Not assigned				
TP20	-	LD, Lock Detect output (pin 42)				
TP21	1.8V	VREG_CLK decoupling voltage (pin 13)				
TP22	1.8V	REF_VREG_CLK decoupling voltage (pin 16)				
TP23	2.3V	SVCO_DEC1 decoupling voltage (pin 36)				
TP24	1.0V	SVCO_DEC2 decoupling voltage (pin 41)				
TP25	-	FLCK (pin 44)				
TP26	1.2V	RVCO_DEC1 voltage (pin 27)				

Table 4 Test Points

		TEST LOOPS
Test Loop Ref.	Default Measurement	Description
TL1	DGND	Connection to Digital Ground
TL2	AGND	Connection to Analogue Ground
TL3	AGND	Connection to Analogue Ground
TL4		Modulation Input for VCTCXO (U5)
TL5		Not assigned
TL6		RDATA
TL7		Not assigned
TL8		Not assigned
TL9		Not assigned
TL10		MCLK_OUT (pin 48 – if function activated)

Table 5 Test Loops

JUMPERS						
Ref.	Default Setting	Description				
JP1	Linked	DVDD – Link to enable CMX940 digital supplies.				
JP2	Not Fitted	5 V Analogue Supply - Link to enable the optional VCO Module supply				
JP3	Linked	AVDD – Analogue Supply - Link to enable VCTCXO supplies				
JP4	Linked	AVDD_940 – Link to enable CMX940 analogue supplies				

Table 6 Jumpers

Notes:

Input Output Test Loop I/P = O/P = = = Test Point

ΤL

ΤР

6 Circuit Schematics and Board Layouts

For clarity, the circuit schematic diagrams are available as separate high-resolution files, which can be downloaded from the CML website. The layout on each side of the PCB is shown in Figure 4 and Figure 5.




Figure 4 PCB Layout: Top




Figure 5 PCB Layout: Bottom

7 Detailed Description

The EV9400 serves as a demonstrator for the CMX940, a 48-contact LGA (Land Grid Array) device at location U7. EV9400 functionality includes:

- 49 to 2040 MHz outputs from the on-chip 16 / 24-bit Fractional-N PLL
- Reference PLL and VCO centred at 960 MHz
- 38.4 MHz clock reference VCTCXO or external reference input
- USB Interface via a PE0003 to a CML GUI, to allow script control

7.1 Hardware Description

Full details of the silicon functionality are contained in the CMX940 Datasheet. The EV9400 is assembled on a 83 x 87mm, 1.6mm thick 4-layer PCB (reference PCB775C), using FR4 / VT481 2116 dielectric.


In general, RF components, connectors and configuration links have been placed on the top layer, with voltage regulators, supplies and decoupling for the CMX940 on the bottom layer. The layout has been optimised for low ground impedance and short RF tracking for operation at high frequencies. Gerber files and a BOM can be downloaded from the CML website.

7.1.1 RF Synthesizer PLL / VCO (SPLL)

The CMX940 contains a 16- or 24-bit Fractional-N PLL synthesizer used with on-chip 2720 – 4080 MHz VCO. The loop filter is external to the IC (Figure 6). When using the internal VCO the loop filter needs to be referenced to the same supply as the VCO to achieve the best phase noise performance. This is the configuration on the EV9400. The loop filter output is then routed back to the tuning input of the internal VCO.

A broad tuning range with relatively low tuning sensitivity is achieved by using an automatic frequency calibration routine internal to the IC.

The on-chip VCO is followed by a programmable divider (2, 3, 4, 6, 8, 12, 16, 20, 28, 40 or 56) to provide 49 to 2040 MHz continuous range at J5 or J7 RF outputs.





Note: C27, C24/23, R9 and C26 assume a Kvco=40 MHz/V, Icp=1600uA and FComp=120 MHz from the Reference PLL. The values fitted are a compromise for mid-band operation and give a loop bandwidth around 100 kHz. These values may require modification for use with other comparison frequencies and charge pump currents in order to optimise the phase noise profile. Please refer to the relevant section of the CMX940 Datasheet. The loop filter is referenced to the positive supply via R19 for use with the internal VCO. There is provision for an additional pole at the loop filter output (R14 and C76) but this is not implemented by default.

VCO Frequency	C27	C24/23	C26	R15	R9	R14	C76
3.4 GHz	560pF	10nF	33pF	560Ω	2.2 kΩ	0Ω	DNF

Table 7 3	3 rd	Order Loop Filter Values for a VCO Frequency of 3.4 GH	z
-----------	-----------------	--	---

There are options on the PCB to allow configuration with a VCO module (standard 0.5 inch square footprint) at U6. As a wide variety of frequencies may be required, this is not populated as default. If this or an off-board VCO is to be used, the loop filter components should be reference to ground via R20 (not fitted). There is provision for the output from the VCO module to be attenuated and applied to a resistive splitter before feedback to the CMX940 LOIN pin or monitoring via J4. As default, the LOIN path is configured as a straight through, terminated connection from J4 to LOIN.

The VCO module has a dedicated linear regulator (U2) to provide it with a clean +5.0 V supply. This is not fitted as default to allow for a lower PCB supply voltage (J1) to be accommodated if required.

An external VCO can use the fast lock function, with resistor R21 applied. This is placed in parallel with the R15 value for the duration of the fast lock period.

To use an off-board VCO, the tuning voltage could be taken off-board after R9 and the RF feedback connected to J4. The loop filter also needs to be referenced to ground using a OR link at C77.

7.1.3 Reference PLL / VCO (REFPLL)

The CMX940 incorporates a low noise reference Integer-N PLL and VCO with internal loop filter. The VCO is tuned by external inductor L6; with the default value fitted the tuning range is centred around 960 MHz. The REFVCO divided output (REF_LO_OUT) is available to monitor at the SMA connector J8. The RVCO is then divided down internally via the Source Divider and used as the reference for the main SPLL.

7.1.4 Reference Oscillator

U5 is a low phase noise GTXO-74V/JI 38.4 MHz VCTCXO reference, part number MP07489, supplied by Golledge (<u>www.golledge.com</u>). This is used as the reference (MCLK) for the REF_PLL and subsequently the SPLL within the CMX940. Options are provided to use an external reference signal applied to the SMA connector J3. The selection of this is via the removal and fitting of C16 and C20 as appropriate. The VCTCXO tuning / adjust input can be accessed via test loop TL4, to allow the addition of a modulating signal within the PLL bandwidth. Applying modulation here may necessitate the removal of the bias network R5, R6 and the removal of the decoupling capacitor C17.

7.1.5 Power Supplies

The input to the PCB is nominally 5.5 V (absolute limits: 5.25 V to 6.0 V) applied to J1. Reverse polarity protection is provided by D1. On-board regulators are provided to generate the 3.3 V and optional 5.0 V supply used on the EV9400. A green LED on the digital supply (D2) confirms that power is correctly applied.

7.1.6 Reset

The Chip Enable inputs (CMX940 pins 29 and 47) are routed to the C-BUS interface. This is active high but can be used to hold the pin low momentarily at power-up to provide a reset function via the GUI or script.

7.1.7 Inductors

All inductors used in the RF sections of the design are manufactured by Coilcraft (www.coilcraft.com). Performance of the circuits with inductors from other manufacturers may vary.

7.2 Adjustments and Controls

The only user hardware control on the board is the ability to select the on-board reference oscillator (U5) or an external source. This is described in section 7.1.4. All other control is via C-BUS and the GUI described in the next section.

7.3 Script/GUI Control

To investigate the performance and features of the EV9400 in more detail, a Windows GUI can be used to control the CMX940 via a PE0003 controller – either by manual register entry or by running scripts. The GUI can be found in 'ES9400xx.zip'.

Setting-Up

- Copy the file 'ES9400xx.zip', which is downloaded from the CML website following registration, to the hard drive of your host PC.
- Extract the files to the hard drive of your host PC.
- Connect a dc supply to the PE0003 Universal Interface Card and set supply voltage level to 5V / 500mA current limit.
- Connect a dc supply to the EV9400 and set the voltage level to 5.5 V / 250mA current limit.
- Attach a USB cable between the PE0003 Universal Interface Card and the USB port of the PC.
- Turn on the power supplies.

Install the USB driver when requested. The driver is in the same folder as the 'ES9400xx.zip' files were extracted to (..\Driver). Follow instructions on the screen to install the USB driver. Select the 'Install this driver software anyway' option when the Message Box below is displayed:



Figure 7 Driver Verification Dialogue

The executable ES9400xx.EXE can now be run.

At the top of the GUI window it is possible to open and save setup files for the GUI and set the C-BUS port (1 or 2) and speed. If the Auto Write tick box is checked all changes made in the GUI will be written immediately, if this is not checked the user must use the "Write All" button on the Master Control tab to ensure that all registers have been configured properly. There are five sheets within the tabbed dialog box structure. These are described in the following sections.

7.3.1 Master Control Tab

This tab provides access to all the user-configurable registers in one place and also provides the critical read back status of the REFPLL and SPLL. For example in the SYNISR_RD box the user will see a blue indicator against the SPLL_CAL if a successful calibration has been performed on the SPLL VCO. Note that the state of the registers in this tab will be updated if the user makes changes to the REFPLL or SPLL via their own individual tabs.

REF PLL		SPLL	Master Cont	trol	Spur Avoidance	CBUS Register	Script									
N_GCR						SPLL_RDIV		OUTPUT_DIV		REF_GCR				CAL CODES		
SYN_MCLK		LOCK_D			_EVCO	RDIV (\$)	0001	8	-			CAL		REF_RVCO_BIAS_CAL		
LO2_OUTPU LO1_OUTPU		SPLL_CA		SPLI		SPLL_IDIV		LOOUT1_BUF		REF_LOOUT		RPLL MCLK		BIAS (\$)	10	
		E SPECES	00_111			IDIV (\$)	001D	1	2 •			MICCK		REF_RVCO_FREQ_CAL		
N_ISE SYN_MCLK_I	READY	SPLL OF	люск 🖪	Z SPLI	_RECAL			LOOUT2_BUF		REF_ISE	RECAL	MCLK_	READY	TIMEOUT		
SPLL_CAL		SPLL_IN				SPLL_FDIV1		(00012_001	•	REF ISM				FREQ (\$)	0102	
ISM						FDIV (\$)	00			CAL	RECAL	MCLK_	READY	REF_RVCO_AMP_CAL		
YN_MCLK_				SPLI	_RECAL	SPLL_FDIV0				REF ISR RD				AMP (\$)	20	
PLL_CAL		SPLL_IN	LOCK			FDIV (\$)	0001			CAL	RECA	dL.	MCLK_READY			
VISR_RD										REF_MCLK_FRE	0			SVCO_FREQ_CAL	CALSEL	
SYN_MCLK_R SPLL CAL		SPLL_OU		SPLL	RECAL					FREQ (\$)	~	26		TIMEOUT		
		SPLL_INU	OCK											FREQ (\$)	0102	
L_CON			oit Fraction			SPLL_BLEED		REF_LOBUE		REF_PLL_MDIV				SVCO_AMP_CAL		
s					•	BIAS	400uA 🗸		•	MDIV (\$)		19		AMP (\$)	00	
ODE			MODE 2		-			REF_LO_DIV						Sum (4)	00	
						GAIN	1 •	6	-					SCP_ABS_CAL		
N_MCLK_FRE	Q					SET	100uA 🗸	SYN_SDIV						ABS (\$)	08	
						SPLL_CP		SDIV (\$)	08					Write Codes		Read Codes
(\$) EQ			78			BIAS	1600uA 🗸	REF MCLK DIV								
						GAIN	1 .	RDIV	1 •							
						CPI	2400uA 🗸									
								LO_CTRL								
LL_EVCO_SET ME (\$)	TLE		7D			SPLL_PD	3ns 🔻	SCP_UPDN_CAI UPDN (\$)	40							
			10					0PDIV (3)	40							
.L_EVCO_FLC FLCK	K					SPLL_LOCK_D	TECT									
EN						LD_OE										
сксрі			50uA		•	TOL		2	•							
RIOD (\$)			00	-		PERIOD		1000								
NUUU (\$)			UU			PERIOD		1000	•							

Figure 8 Master Control Tab

7.3.2 REFPLL Tab

The REFPLL as shown in Figure 9 displays the REFPLL diagrammatically and within the block diagram the user can configure the input reference frequency (38.4 MHz), the source divider value (SDIV) and the PLL divider value (MDIV). The "Set Freq" button can be used to enter the RVCO frequency (default 960 MHz) and the MDIV will calculated automatically. There is a drop down menu which allows the user to select the external VCO inductor that is fitted, the default value of the EV9400 is 4.7 nH and details about the frequency coverage of the VCO with this inductor value can be found in the CMX940 Datasheet (refer to the table showing Typical RVCO Centre Frequency). The "En LO Out" button enables the REF LOOUT path, comprising a separate output divider (ODIV) and a buffer. The user will know when this path is enabled as it will appear on the diagram as shown in Figure 10. The "Mclk Out" button enables the MCLKOUT which is a divider (1, 2, 3 or 4) and, when enabled, it will appear as shown in Figure 11.

The status bits for the REFPLL are also shown and if a blue marker appears against them this indicates that the status bit is set. The "CAL" status bit indicates REFPLL calibration complete, "RECAL" indicates when a recalibration of the REF VCO is required and "MCLK_READY" indicates when a suitable MCLK signal is ready. The "Run/Stop" buttons will run or stop a VCO calibration and "Recal" will perform a re-calibration of the VCO. If the "Automatic Recalibration" check box is ticked the REFPLL will recalibrate when necessary.

The "Read Status" button will update the status conditions. The "Reset" button will reset the GUI back to defaults on the REF PLL and SPLL tabs.




Figure 9 REFPLL Tab




Figure 10 REFPLL Tab Including REF_LOOUT Path




Figure 11 REFPLL Tab Including MCLKOUT Path

7.3.3 SPLL Tab

The SPLL Tab as shown in Figure 12 displays the SPLL diagrammatically and within the block diagram the user can specify the RDIV, the IDIV and the FDIV divider values. The "VCO Freq" button can be used to enter the SVCO frequency (default 3484.2022 MHz) and the "LO Out Freq" (default 435.525 MHz) button can be used to enter the LOOUT1/LOOUT2 output frequency, divider values will be calculated automatically from these entered values. The "En LOUT1/En LOOUT2" button enables the LOOUT path independently which is a separate output divider and buffer in each path. The user will know when these paths are enabled as they will appear on the diagram; Figure 12 shows the LOOUT1 path for example. Drop down menus in this path allow the user to select the divider value and the output gain level.

The status bits for the SPLL are also shown and if a blue marker appears against them this indicates that the status bit is set. The "SYN_MCLK" status bit indicates suitable MCLK is ready, the "SPLL_CAL" status bit indicates the SPLL calibration complete, "SPLL_OUTLOCK" indicates when the SPLL is out of lock, "SPLL_INLOCK" indicates when the SPLL is in lock and "SPLL_RECAL" indicates when a recalibration of the SPLL is required. The "Run/Stop" button will run or stop a VCO calibration and "Recal" will perform a re-calibration of the VCO. If the "Automatic Recalibration" checkbox is ticked the SPLL will recalibrate when necessary.

It is recommended to have "Round Values" and "SPLL Optimisation" ticked as this provides automatic calculation of all the critical loop parameters. "Locked SVCO Freq with RPLL Changes" allows the user to vary the incoming REFPLL frequency but maintain the SVCO frequency so that the resultant output frequency can be maintained. This allows the user to analyse the spur avoidance techniques that can be easily utilised with the CMX940; see section 7.4 of the CMX940 Datasheet.

The drop down menus at the bottom of the screen allow the user to:

- Select the mode of the SPLL; integer or fractional
- 16- or 24-bit fractional mode
- Adjust all SPLL bleed current parameters
- Adjust all charge pump parameters
- Adjust the SPLL minimum pulse width




Figure 12 SPLL Tab

7.3.4 Spur Avoidance Tab

This tab provides the user with a quick and easy way to calculate a new set of register values to avoid typical spur scenarios. The calculator will avoid boundary spurs, clock and RVCO spurs (for further information on the calculator see the Spur Avoidance Algorithm application note). This tab enables the user to easily experience the power of the CMX940 spur mitigation mechanism. The user can input the target output frequency and the in-built calculator will determine the correct settings to avoid the typical known spurs by pressing "Calculate". The new register settings can then be written to the device by pressing "Write Registers". This also updates the 'REF_PLL', 'SPLL' and 'Master Control' Tabs with the new register values.

🛎 ES9400								C-BUS CBUS 1	× 10MHz	– 🗆 ×
REF PLL	SPLL	Master Control	Spur Avoidance	CBUS Registers	Script			C-803 C803 T	TOWINZ	Auto write
Input										
MCLK	38.	4 MHz								
Target Output I	req 450.00	0625 MHz								
Bits Mode 16 [
Output										
REFMCLK_FREC	\$26					MCLK	38.4 MHz			
REFPLL_MDIV	\$1B					M Div	27			
SYNSDIV	\$0A					RVCO Freq	1036.8 MHz			
SYNMCLK_FRE	Q \$E7					S Div	10			
SPLLIDIV	\$0023					Comp Freq	103.68 MHz			
SPLLFDIV1	\$B9					N Div	34.7227			
SPLLFDIV0	\$0329					SVCO Freq	3600.05 MHz			
OUTPUTDIV	\$05					Output Div	8			
						LO Out Freq	450.00625 MHz			
Note: 'Write Re	gisters' button up	odates 'REF PLL', 'SPL	L' and 'Master Con	trol' tabs.						
									Calcula	Write Registers

Figure 13 Spur Avoidance Tab

7.3.5 C-BUS Register Tab

This tab provides basic C-BUS read, write and general reset functions; see the left hand section of Figure 14 below.

							C-BUS CBUS	51	• 10M	Hz	🕶 📝 Auto Writ	e 🚺
REF PLL	SPLL	Master Control	Spur Avoidance	CBUS Registers	Script							
CBUS Register V	Vrite				Enable	Name	Ad	ddress(\$)	Туре	Data(\$)	Delay(ms) Ru	n Clear
8 bits	Address (\$)											
🔘 16 bits	Data (\$)											
		Write										
CBUS Register R	ead											
8 bits	Address (\$)											
© 16 bits	Data (\$)]								
		Read										
Reset												
		Reset										
						X 🔾 🖿	-					

Figure 14 C-BUS Register Tab

Also within this tab users can create their own multiple C-BUS read and write functions, see Figure 15. Each row in the table represents a single write or read action to/from a C-BUS register. The buttons at the bottom right provide the following functions to use this facility:

- Press this to write all enabled C-BUS commands in the user defined list
- Clears all commands in the user list
- Add a "New Register" command line to the list for user to complete
- Add a predefined register command line to the list
- Save/Recall user register list to or from a configuration file

Each line in the register list can be edited by the user and each command can be written individually.

!!							C-BUS CBUS 1	▼ 10MH	z	 Auto 	Write	
REF PLL	SPLL	Master Control	Spur Avoidance	CBUS Registers	Script							
CBUS Register V	Vrite				Enable	Name	Address(\$)	Туре	Data(\$)	Delay(ms)	Run	Clear
8 bits	Address (\$)					SYN_GCR	2E	WRITE16		0		×
16 bits	Data (\$)				V	SPLL_CP	36	WRITE16		0		×
		Write				SPLL_CON	34	WRITE8		0		×
						SPLL_BLEED	35	WRITE16		0		×
CBUS Register F												
	Address (\$)			1								
16 bits	Data (\$)]								
		Read										
Reset												
		Reset										
						× 📀 🖿						

Figure 15 C-BUS Register Tab Simple Multiple C-BUS List

7.3.6 The Script Handler Tab

The Script Handler tab allows the execution of scripts. These are plain text files on the host PC which are compiled by the GUI, but executed on the ARM Microprocessor on the PE0003. The script language is documented separately in the "Script Language Reference" document, which can be downloaded with the PE0003 support package from the CML website at <u>www.cmlmicro.com</u>. The following are demonstration scripts developed for the EV9400 Evaluation Kit:

EV9400_DS01_REFPLL_998M4.pes

This script locks the REFPLL only at 998.4 MHz using the on-board 38.4 MHz VCTCXO as a reference. VCO calibrations are performed and the results displayed. The buffered output is available at REF_LOOUT (J8).

EV9400_DS03_500M Cascade_FracN_24bit.pes

This script locks the REFPLL at 921.6 MHz and the SPLL at 4000 MHz using a 16-bit Fractional-N mode with the output at 500 MHz (divide by 8 output enabled). The comparison frequency is 115.2 MHz. A 2000µA charge pump current is set. RVCO and SVCO calibrations are performed and the results displayed. For additional confidence, the ISR read register is also read back. The output is at LOOUT1 (J5).

EV9400_DS04A_419M9 SpurAvoid1.pes

This is a modified version of DS03 using both the REFPLL at 960 MHz and the SPLL very close to the N=28 boundary (x120 MHz SPLL reference) 3359.9 MHz using a 16-bit Fractional-N mode with the output at 419.9875 MHz (divide by 8 output enabled). RVCO and SVCO calibrations are performed and the results displayed. For additional confidence, the ISR read register is also read back. The output is at LOOUT1 (J5). Spurious at 100 and 200 kHz offsets can be seen.

EV9400_DS04B_419M9 SpurAvoid2.pes

This is a modified version of the above using both the REF_PLL at 1036.8 MHz and the SPLL (using a 115.2 MHz reference), at 3359.9 MHz using a 16-bit Fractional-N mode with the output at 419.9875 MHz (divide by 8 output enabled). RVCO and SVCO calibrations are performed and the results displayed. For additional confidence, the ISR read register is also read back. The output is at LOOUT1 (J5). The previously seen spurious at 100 and 200 kHz offsets are not present.

EV9400_DS05_435M525.pes Cascade_FracN_16bit.pes

This is a modified version of the DS03 script above using both the REF_PLL at 921.6 MHz and the SPLL (using a 115.2 MHz reference), at 3484.2 MHz using a 16-bit Fractional-N mode with the output at 435.525 MHz (divide by 8 output enabled). RVCO and SVCO calibrations are performed and the results displayed. For additional confidence, the ISR read register is also read back. The output is at LOOUT1 (J5).

To select a script file, click on the "Select Script" button. The Open File Dialog is displayed. Browse and select the script file. The folder that contains the script file will be the working folder of the script (i.e. all the files referenced in the script will be searched in this folder).

The results window displays the values returned by the script. These results can be saved to a text file or discarded by clicking on the "Save Results" or "Clear Results" buttons, respectively. When a script file is being executed, the "Run Script" button will change to be the "Stop" button, the rest of the tab will be disabled and the other tabs cannot be selected.




Figure 16 Script Handler Tab

7.4 Application Information

See Section 5.1 for board setup details and Section 5.2 for operation of the EV9400.

7.4.1 Typical Performance

Typical performance for the EV9400 is shown below.

The phase noise profiles can be varied by a number of settings, notably the loop filter bandwidth, comparison frequency, charge pump current, reference noise, output level and divider setting etc.



11:14:14 28.09.2020


Figure 17 Phase Noise at 500 MHz RF Output

Note: conditions for above plot:

REFPLL = 921.6MHz, ref 38.4 MHz, SYN_SDIV = 8 (SPLL reference = 115.2 MHz) SPLL = 4000 MHz, N= 34.72222, output divider 8 = 500 MHz Icp = 2400 μ A, ~200kHz loop BW, output level +3.8 dBm

		_		_			_		_		_			~
fulti¥iew Spe	ctrum	×	Spectrum 2	×	Spectrum 3		× Pha	se Noise	×	Spectru	m 4 🗙			
Ref Level 5.0	0 dBm	Offset	0.50 dB 🔍	■ RBW	500 kHz									
	14 dB	SWT	1.01 ms	VBW	500 kHz	Mode	Auto Sw	veep					C	ount 200/200
Frequency S	Sweep							1				1		●1Sa Avg
) dBm								- 1					D2[1]	
UBIN								[-36.7100 MH
								/					M1[1]	
10 dBm														499.9500 MH
20 dBm														
30 dBm														
40 dBm								- 11						
40 UBM														
								- 11						
50 dBm														
60 dBm														
70 dBm														
00 d0														
80 dBm	A A							w	-					
mount	the surger of the	n m	harrow	m	mound	marten	marcher		- and the second	man	www.www.	an and the second	an and a second of the second of the second	how we wanted
90 dBm														
50 dbm														
F 500.0 MHz	1				100)1 pts				10	.0 MHz/	1	St	an 100.0 MHz
	~											Measuring		28.09.2020 12:20:41

12:20:41 28.09.2020



Note: conditions for above plot: REFPLL = 921.6MHz, ref 38.4 MHz, SYN_SDIV = 8 (SPLL reference = 115.2 MHz) SPLL = 4000 MHz, N= 34.72222, output divider 8 = 500 MHz Icp = 2400 μ A, ~200kHz loop BW, output level +3.8 dBm







Note: conditions for above plot:

Left, REFPLL = 960MHz, ref 38.4 MHz, SYN_SIDV = 8 (SPLL reference = 120 MHz), 100 kHz offset from the N=28 boundary, showing spurs. Right, REFPLL = 1036.8 MHz, ref 38.4 MHz, SYN_SIDV = 9 (SPLL reference = 115.2 MHz), N=29.1658. SPLL = 3359.9 MHz, output divider 8 = 419.9875 MHz Icp = 1600 μA, ~100kHz loop BW, output level +3.8 dBm

							I
Multi¥iew 🎴 Sp.m2	X Sp.m3 X	Ph.se X Sp.m4	× Sp.m5	× Ph.e2	🗙 Sp.mő 🗙 Sp.un	n 🗙 Sp.m7	x -
Nominal Frequency Ref Level & Att Measurement	435.524461966 3.90 dBm, Att 1 kHz to 10	4 dB Initial Delta	3.35 dBm 0.04 dB 0.01 dB	Measured Freq Initial Delta Drift	435.524461966 MHz -1.23 Hz / 0 ppm -18.65 Hz / -0.04 ppm	1	
1 Phase Noise							g Lin Smth 2%
	10 kF	lz	100) kHz	1 MH	² M8[1] -	122.98 dBc/Hz 80.00 kHz
-120 dBc/Hz	M1	M7	M2 M8	v3		M1[1] -	123.25 dBc/Hz 10.00 kHz
-125 dBc/Hz							10.00 KHZ
-130 dBc/Hz							
-135 dBc/Hz					M4		
-140 dBc/Hz					M5		
-145 dBc/Hz							
-150 dBc/Hz							
-155 dBc/Hz							M6
0/10 {3.6 s}	AVG 10	AVG 10	AVG 10	AVG 10	AVG 10	AVG 10	AVG 10
1.0 kHz			Frequen	cy Offset			10.0 MHz
2 Marker Table							
	ype Re M1	f Trace		X-value 10.0 kHz		Y-value -123.25 dBc/H	17
	M2 M3	1		50.0 kHz 100.0 kHz		-123.34 dBc/l -123.65 dBc/l	-Iz
1	M4 M5	1		500.0 kHz 1.0 MHz		-135.84 dBc/l -144.01 dBc/l	-Iz
1	M6 M7 M8	<u> </u>		10.0 MHz 25.0 kHz 80.0 kHz		-155.96 dBc/H -123.55 dBc/H -122.98 dBc/H	-Iz
~		*		CONVINIE	✓ Measuri	ng	16.11.2020 14:02:36

14:02:36 16.11.2020





14:05:51 16.11.2020

Figure 21 Spectral Plot at 435.525 MHz RF Output, 100 MHz span.

EV9400

	WT 1.01 ms VBW 2 MHz	Mode Auto Sweep			(Count 200/20
Frequency Sweep		M				●1Sa Avg
) dBm					D3[1]	-79.62
						-90,110 MI
10 dBm		(M1[1]	3.92 dE 435.560 M
IO GDIII						435,560 M
20 dBm						
20 ubm						
00. Jp.:						
30 dBm						
40 dBm						
50 dBm						+
60 dBm				++		
70 dBm			02			
	D3		l A	4		
80.dBm	- Andrew Andrew	man former sound	Loon Augura Augura	hunder		hannen
90 dBm						
F 435.56 MHz		1001 pts	50.0 MHz/		S	pan 500.0 Mł
Marker Table	V Uslus	V Value	From etc.		E	
Type Ref Trc M1 1	X-Value 435.56 MHz	Y-Value 3.92 dBm	Function		Function R	esuit

18:38:02 16.11.2020

Figure 22 Spectral Plot at 435.525 MHz RF Output, 500 MHz span

7.5 Troubleshooting

The EV9400 is a complex RF system. If incorrectly programmed or modified, results will be at variance from datasheet performance. Please study the CMX940 datasheet along with this User Manual, associated schematics and layout drawings for the EV9400 board when troubleshooting. This section provides suggestions to help users resolve application issues that may be encountered.

7.5.1 RF SPLL Operation

Error Observed	Possible Cause	Remedy
PLL output unstable / noisy but on frequency	Unstable / low reference input level	Check the input reference connections and level. Check operation using the default on- board reference.
	Loop instability	The programmed PLL values may give a high gain peak. Check the loop components fitted and reprogram with a higher charge pump current or comparison frequency.
		Check for correct operation of the REF_PLL.
VCO unstable and on an unexpected frequency	Not calibrated.	Run calibration of the SVCO and check the returned values.
		Check continuity of the loop filter.
	Incorrect programming	Check that the expected REFPLL reference is provided.
		Check that the correct output division ratio (OUTPUT_DIV) has been selected.
High level spurious	Sub-optimal programming values	Avoid operating frequencies near integer or simple fraction boundaries: re-calculate the dividers for an alternative comparison frequency from different REF_PLL settings.
		Experiment with charge pump current and application of bleed current.
Low output level	Incorrect programming	Check that the correct LOOUT output port has been enabled and the output level set.

Table 8 RF SPLL – Possible Errors

7.5.2 REF PLL Operation

Error Observed	Possible Cause	Remedy
PLL output unstable / noisy but on frequency	Unstable / low reference input level	Check the input reference connections and level. Check operation using the default on- board reference.
VCO not close to programmed frequency	Not calibrated	Run calibration of the RVCO and check the returned values. Check that the appropriate value of inductor L6 is fitted for the wanted RVCO frequency of operation.
	Incorrect programming	Check that the correct division ratios have been selected

Table 9 REF PLL – Possible Errors

8 Performance Specification

8.1 Electrical Performance

8.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the Evaluation Kit.

	Min.	Max.	Units
Supply (V _{IN} - V _{SS})	0	6.0	V
Current into or out of V_{IN} and V_{SS} pins	0	+0.5	A
Current into or out of any other connector pin	-20	+20	mA
Maximum Input Level		+10	dBm

8.1.2 Operating Limits

Correct operation of the Evaluation Kit outside these limits is not implied.

	Notes	Min.	Max.	Units
Supply (V _{IN} - V _{SS})		5.25	6.0	V

8.1.3 Operating Characteristics

For the following conditions unless otherwise specified: Reference (MCLK) Frequency = 38.4 MHz, V_{IN} = 5.5 V, T_{AMB} = +25°C.

$\begin{array}{cccc} I_{\rm IN} \left({\rm Regulators and reference on, CMX940 in reset} \right) & 1 & - & 6 & - & mA \\ \hline I_{\rm IN} \left({\rm CMX940 REF_PLL and VCO enabled, output buffers} & 1 & - & 14 & - & mA \\ \hline disabled & & & & & & & & & & & & & & & & & & &$		Notes	Min.	Тур.	Max.	Units
$I_{ N} (CMX940 REF_PLL and VCO enabled, output buffers disabled) I_{ N} (CMX940 REF_PLL and SPLLs and VCOs enabled – 1 - 63 - mA cascaded system, divide by 4, -10 dBm output) I_{ N} (CMX940 REF_PLL and SPLLs and VCOs enabled – 1 - 73 - mA SPLL / VCO Parameters Frequency Range Divided Frequency Range at J5 / J7 RF output level 2,3 -17 - 10 +3 dBm Output Impedance Phase Noise (typical) at 25 kHz offset. Spurious Level 6 123 - dBC/Hz Spurious Level 6 124 - dBC/Hz Spurious Level 6 123 - dBC/Hz Spurious Level 7 - 4080 MHz 4 MA 4 MA 4 MA $	DC Parameters					
Mark disabled) I _{IN} (CMX940 REF_PLL and SPLLs and VCOs enabled – cascaded system, divide by 4, -10 dBm output) I _{IN} (CMX940 REF_PLL and SPLLs and VCOs enabled – cascaded system, divide by 8, maximum output)1-63-mASPLL / VCO Parameters Frequency Range Divided Frequency Range at J5 / J7 RF output level2,3-4080MHzDivided Frequency Range to uput (see the system)2,3-17-10+3dBmOutput Impedance Phase Noise (typical) at 25 kHz offset.610+3dBc/HzPhase Noise (typical) at 1 MHz offset. Spurious Level676-dBc/HzRefugency Range Output Impedance48809771075MHzReference input (Ext Clk, J8) Sensitivity50- Ω Input Impedance Sensitivity50.7-105 Ω Microcontroller Interface-50- Ω	I _{IN} (Regulators and reference on, CMX940 in reset)	1	_	6	_	mA
$\begin{array}{cccc} I_{IN} (CM Y940 REF_PLL and SPLLs and VCOs enabled - & 1 & - & 63 & - & mA \\ cascaded system, divide by 4, -10 dBm output) & 1 & - & 73 & - & mA \\ I_N (CM X940 REF_PLL and SPLLs and VCOs enabled - \\ cascaded system, divide by 8, maximum output) & & & & & & & & & & & & & & & & & & &$	I _{IN} (CMX940 REF_PLL and VCO enabled, output buffers	1	_	14	_	mA
Link ControlLink CharacterLink CharacterLink CharacterMathematical controlIn (CMX940 REF_PLL and SPLLs and VCOs enabled – cascaded system, divide by 8, maximum output)1-73-mASPLL / VCO Parameters Frequency Range Divided Frequency Range at J5 / J72720-4080MHzDivided Frequency Range at J5 / J72,3-17-10+3dBmOutput level Output Impedance Phase Noise (typical) at 25 kHz offset. Phase Noise (typical) at 1 MHz offset.6123-dBc/HzSpurious Level6141-dBc/HzdBcREF_PLL / VCO Parameters Frequency Range RF output level48809771075MHzMBr3-50-QdBmOutput Impedance-50-dBcdBmOutput Impedance-50-QMHzReference input (Ext Clk, J8) Input Impedance-50.7-1.35Vp-pMicrocontroller InterfaceHigh- Ω Vp-p	disabled)					
I _{IN} (CMX940 REF_PLL and SPLLs and VCOs enabled – cascaded system, divide by 8, maximum output)1 $-$ 73 $-$ mASPLL / VCO Parameters Frequency Range Divided Frequency Range at J5 / J7 RF output level2720 48.571 $-$ 4080 48.571MHzQutput level Output levelance Phase Noise (typical) at 25 kHz offset. Phase Noise (typical) at 1 MHz offset. Spurious Level6 $ -123$ $ dBc/Hz$ REF_PLL / VCO Parameters Frequency Range Duvided frequency Range Phase Noise (typical) at 1 MHz offset. Spurious Level 4 880 977 1075 $ MHz$ $dBcReference input (Ext Clk, J8)Input Impedance4880 9771075 MHzdBmMicrocontroller Interface 0$	I _{IN} (CMX940 REF_PLL and SPLLs and VCOs enabled –	1	_	63	_	mA
I _{IN} (CMX940 REF_PLL and SPLLs and VCOs enabled – cascaded system, divide by 8, maximum output)1 $-$ 73 $-$ mASPLL / VCO Parameters Frequency Range Divided Frequency Range at J5 / J7 RF output level2720 48.571 $-$ 4080 48.571MHzQutput level Output levelance Phase Noise (typical) at 25 kHz offset. Phase Noise (typical) at 1 MHz offset. Spurious Level6 $ -123$ $ dBc/Hz$ REF_PLL / VCO Parameters Frequency Range Duvided frequency Range Phase Noise (typical) at 1 MHz offset. Spurious Level 4 880 977 1075 $ MHz$ $dBcReference input (Ext Clk, J8)Input Impedance4880 9771075 MHzdBmMicrocontroller Interface 0$	cascaded system, divide by 4, -10 dBm output)					
Case case ded system, divide by 8, maximum output)Image case ded system, divide by 8, maximum output)Image case ded system, divide by 8, maximum output)SPLL / VCO Parameters Frequency Range2720-4080MHzDivided Frequency Range at J5 / J748.5712040MHzRF output level2,3-17-10+3dBmOutput Impedance-50-ΩPhase Noise (typical) at 25 kHz offset.6123-dBc/HzPhase Noise (typical) at 1 MHz offset.6141-dBc/HzSpurious Level676-dBcREF_PLL / VCO Parameters Frequency Range48809771075MHzRefugence input (evel2,5-dBmOutput Impedance-50-ΩΩReference input (Ext Clk, J8) Input Impedance-High-ΩInput Impedance50.7-High-ΩMicrocontroller InterfaceHigh-Ω		1	_	73	_	mA
Frequency Range2720-4080MHzDivided Frequency Range at J5 / J748.5712040MHzRF output level2,3-17-10+3dBmOutput Impedance-50- Ω Phase Noise (typical) at 25 kHz offset.6123-dBc/HzPhase Noise (typical) at 1 MHz offset.6141-dBc/HzSpurious Level676-dBcREF_PLL / VCO Parameters48809771075MHzFrequency Range48809771075MHzOutput ImpedancedBmOutput Impedance Ω Reference input (Ext Clk, J8)-50.7- Ω Input ImpedanceHigh- Ω Microcontroller Interface1.35Vp-p	cascaded system, divide by 8, maximum output)					
Divided Frequency Range at J5 / J748.5712040MHzRF output level2,3 -17 -10 $+3$ dBmOutput Impedance $ 50$ $ \Omega$ Phase Noise (typical) at 25 kHz offset. 6 $ -123$ $-$ dBc/HzPhase Noise (typical) at 1 MHz offset. 6 $ -141$ $-$ dBc/HzSpurious Level 6 $ -76$ $-$ dBcREF_PLL / VCO Parameters $ -6$ $ -76$ $-$ dBcRF output level $2,$ $ -5$ $ dBm$ Output Impedance $2,$ $ -5$ $ dBm$ Burget Comparison $ 50$ $ \Omega$ Ω Reference input (Ext Clk, J8) $ 5$ 0.7 $ 1.35$ Vp -pMicrocontroller Interface $ High$ $ \Omega$ Ω	SPLL / VCO Parameters					
RF output level2,3 -17 -10 $+3$ dBmOutput Impedance-50- Ω Phase Noise (typical) at 25 kHz offset.6- -123 -dBc/HzPhase Noise (typical) at 1 MHz offset.6- -141 -dBc/HzSpurious Level6- -76 -dBcREF_PLL / VCO Parameters6- -76 -dBcFrequency Range48809771075MHzRF output level2,- -55 -dBmOutput Impedance2,- 50 - Ω Reference input (Ext Clk, J8)-5 0.7 - 1.35 Vp-pMicrocontroller Interface-5 0.7 - 1.35 Vp-p			2720	_	4080	MHz
Output Impedance $ 50$ $ \Omega$ Phase Noise (typical) at 25 kHz offset.6 $ -123$ $ dBc/Hz$ Phase Noise (typical) at 1 MHz offset.6 $ -141$ $ dBc/Hz$ Spurious Level6 $ -76$ $ dBc$ REF_PLL / VCO Parameters6 $ -76$ $ dBc$ Frequency Range4 880 977 1075 MHzRF output level2, $ -5$ $ dBm$ 3 $+44$ dBm dBm dBm Output Impedance $ 50$ $ \Omega$ Input Impedance $ 5$ 0.7 $ 1.35$ $Vp-p$ Microcontroller Interface $ 1.35$ $Vp-p$	Divided Frequency Range at J5 / J7		48.571		2040	MHz
Phase Noise (typical) at 25 kHz offset.6 $ -123$ $ dBc/Hz$ Phase Noise (typical) at 1 MHz offset.6 $ -141$ $ dBc/Hz$ Spurious Level6 $ -76$ $ dBc$ REF_PLL / VCO Parameters48809771075MHzFrequency Range48809771075MHzRF output level2, $ -5$ $ dBm$ Output Impedance $-$ 50 $ \Omega$ Reference input (Ext Clk, J8) $ 5$ 0.7 $ 1.35$ Input Impedance $ 5$ 0.7 $ 1.35$ $Vp-p$ Microcontroller Interface $ 1.35$ $Vp-p$	RF output level	2,3	-17	-10	+3	dBm
Phase Noise (typical) at 1 MHz offset141-dBc/HzSpurious Level676-dBcREF_PLL / VCO Parameters48809771075MHzFrequency Range48809771075MHzRF output level2,5-dBmOutput Impedance-50-ΩInput Impedance50.7-High-ΩMicrocontroller Interface-50.7-1.35Vp-p	Output Impedance		-	50	_	Ω
Spurious Level676-dBcREF_PLL / VCO Parameters Frequency Range RF output level48809771075MHz2, Output Impedance48809771075MHzReference input (Ext Clk, J8) Input Impedance-50-0Input Impedance Sensitivity50.7-1.35Vp-p	Phase Noise (typical) at 25 kHz offset.	6	-	-123	_	dBc/Hz
REF_PLL / VCO Parameters48809771075MHzFrequency Range48809771075MHzRF output level2,5-dBm3+4-50-ΩOutput Impedance-50-ΩInput Impedance50.7-1.35Vp-pMicrocontroller Interface1.35Vp-p	Phase Noise (typical) at 1 MHz offset.		-	-141	_	dBc/Hz
Frequency Range RF output level48809771075MHz $2,$ $ -5$ $ dBm$ 3 $ 50$ $ dBm$ Output Impedance $ 50$ $ \Omega$ Reference input (Ext Clk, J8) Input Impedance $ High$ $-$ Sensitivity 5 0.7 $ 1.35$ Vp -p	Spurious Level	6	-	-76	-	dBc
RF output level2,5-dBmOutput Impedance3+4dBmOutput Impedance-50- Ω Reference input (Ext Clk, J8) Input Impedance Sensitivity-High 5- Ω Microcontroller Interface-50.7-1.35	REF_PLL / VCO Parameters					
3 $+4$ dBm Output Impedance $ 50$ $ \Omega$ Reference input (Ext Clk, J8) $ \Omega$ Input Impedance 5 0.7 $ 1.35$ $Vp-p$ Microcontroller Interface $ \Omega$ $Vp-p$	Frequency Range		880	977	1075	
Output Impedance-50-ΩReference input (Ext Clk, J8) Input Impedance Sensitivity-High 5-ΩMicrocontroller Interface50.7-1.35Vp-p	RF output level		-	-5	_	-
Reference input (Ext Clk, J8) – High – Ω Input Impedance 5 0.7 - 1.35 Vp-p Microcontroller Interface - - - 1.35 Vp-p		3				-
Input Impedance – High – Ω Sensitivity 5 0.7 - 1.35 Vp-p Microcontroller Interface - - - - -	Output Impedance		-	50	_	Ω
Sensitivity 5 0.7 - 1.35 Vp-p Microcontroller Interface	Reference input (Ext Clk, J8)					
Microcontroller Interface	Input Impedance		-	High	-	Ω
	Sensitivity	5	0.7	-	1.35	Vp-р
For timings see CMX940 Datasheet	Microcontroller Interface					
	For timings see CMX940 Datasheet					

Notes:

- 1. Total PCB current consumption, not current consumption of CMX940.
- 2. REF_LOOUT, divide by 1
- 3. REF_LOOUT, divide by 2 and higher.
- 4. Minimum calibration range using the default value of inductor L6 (4.7 nH, 2%).
- 5. Measured at J3, typically clipped sinewave.
- 6. Measured at 435.525 MHz output, cascaded system, REF_PLL at 921.6 MHz /8= 115.2 MHz SPLL reference. Spurious relative to maximum output and +/- 250 MHz offset from carrier.

CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and any part of this product specification. Evaluation kits and demonstration boards are supplied for the sole purpose of demonstrating the operation of CML products and are supplied without warranty. They are intended for use in a laboratory environment only and are not for re-sale, end-use or incorporation into other equipments. Operation of these kits and boards outside a laboratory environment is not permitted within the European Community. All software/firmware is supplied "as is" and is without warranty. It forms part of the product supplied and is licensed for use only with this product, for the purpose of demonstrating the operation of CML products. Whilst all reasonable efforts are made to ensure that software/firmware contained in this product is virus free, CML accepts no responsibility whatsoever for any contamination which results from using this product and the onus for checking that the software/firmware is virus free is placed on the purchaser of this evaluation kit or development board.



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

CML Micro: <u>EV9400</u>