ESP-WROOM-32 Datasheet



Espressif Systems

September 8, 2017

About This Guide

This document provides the specifications for the ESP-WROOM-32 module.

The document structure is as follows:

| Chapter | Title Subject | |
|-----------|---|---|
| Chapter 1 | Preface | An overview of ESP-WROOM-32 |
| Chapter 2 | Pin Definitions | Device pinout and pin descriptions |
| Chapter 3 | Functional Description | Description of major functional modules |
| Chapter 4 | Peripherals and Sensors Description of peripherals | |
| Chapter 5 | Electrical Characteristics | Electrical characteristics and specifications of ESP-WROOM-32 |
| Chapter 6 | Peripheral Schematics | The peripheral schematics of ESP-WROOM-32 |
| Chapter 7 | Schematics | The schematics of ESP-WROOM-32 |
| Chapter 8 | Dimensions | The physical dimensions of ESP-WROOM-32 |
| Chapter 9 | Learning Resources ESP32-related must-read materials and must-have resource | |

Release Notes

| Date | Version | Release notes | |
|---------------------|---|--|--|
| 2016.08 | V1.0 | First release. | |
| 2016.11 | V1.1 | Updated Chapter 6 Schematics. | |
| 2016.11 | V1.2 | Added Figure 7 Peripheral Schematics. | |
| 2016.12 | V1.3 | Updated Section 2.1 Pin Layout. | |
| | | Updated Chapter 1 Preface; | |
| | | Updated Chapter 2 Pin Definitions; | |
| | | Updated Chapter 3 Functional Description; | |
| 2017.03 | V1.4 | Updated Table Recommended Operating Conditions; | |
| | | Updated Table 9 Wi-Fi Radio Characteristics; | |
| | | Updated Section 5.4 Reflow Profile; | |
| | | Added Chapter 9 Learning Resources. | |
| | Updated Section 2.2 Pin Description; | | |
| 2017.03 | V1.5 Updated Section 3.2 External Flash and SRAM; | | |
| Updated Section 4.1 | | Updated Section 4.1 Peripherals and Sensors Description. | |
| 2017.04 | V1.6 | Added Figure 2 Reflow Profile. | |
| | | Added the module's dimensional tolerance; | |
| 2017.04 | V1.7 | Changed the input impedance value of 50Ω in Table 9 Wi-Fi Radio Characteristics | |
| | | to output impedance value of 30+j10 Ω . | |
| 2017.05 | V1.8 | Updated Figure 1 Top and Side View of ESP-WROOM-32. | |
| | | Added a note to Section 2.1 Pin Layout; | |
| 2017.06 | V1.9 | Updated Section 3.3 Crystal Oscillators; | |
| 2017.00 | V 1.9 | Updated Figure 3 ESP-WROOM-32 Schematics; | |
| | | Added Documentation Change Notification. | |

| Date | Version | Release notes | |
|-----------|---------|--|--|
| | | Changed the sensitivity of NZIF receiver to -97 dBm in Table 2; | |
| 2017.08 V | V2.0 | Updated the dimensions of the module; | |
| | | Updated Table 6 Power Consumption by Power Modes, and added two notes to it; | |
| | | Updated Table 8, 9, 10, 11; | |
| | | Added Chapter 8; | |
| | | Added the link to certification download. | |
| 2017.09 | V2.1 | Updated operating voltage/power supply range updated to 2.7 ~ 3.6V; | |
| 2017.09 | | Updated Chapter 7. | |

Documentation Change Notification

Espressif provides email notifications to keep customers updated on changes to technical documentation. Please subscribe here.

Certificates

Download certificates for Espressif products from here.

Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice. THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein. The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2017 Espressif Inc. All rights reserved.

Contents

| 3 3 4 6 6 |
|-----------------------|
| 3 4 6 6 |
| 4 6 6 |
| 6 |
| 6 |
| |
| 6 |
| |
| 6 |
| 7 |
| 9 |
| 9 |
| 14 |
| 14 |
| 14 |
| 15 |
| 15 |
| 15 |
| 16 |
| 17 |
| 18 |
| 19 |
| 20 |
| 20 |
| 20 |
| |

List of Tables

| 2 | ESP-WROOM-32 Specifications | 1 |
|----|--|----|
| 3 | Pin Definitions | 3 |
| 4 | Strapping Pins | 5 |
| 5 | Functionalities Depending on the Power Modes | 7 |
| 6 | Power Consumption by Power Modes | 7 |
| 7 | Description of Peripherals and Sensors | 9 |
| 8 | Absolute Maximum Ratings | 14 |
| 9 | Wi-Fi Radio Characteristics | 14 |
| 10 | Receiver Characteristics — BLE | 15 |
| 11 | Transmitter Characteristics — BLE | 15 |

List of Figures

| 1 | ESP-WROOM-32 Pin layout | 3 |
|---|------------------------------------|----|
| 2 | Reflow Profile | 16 |
| 3 | ESP-WROOM-32 Schematics | 17 |
| 4 | ESP-WROOM-32 Peripheral Schematics | 18 |
| 5 | Dimensions of ESP-WROOM-32 | 19 |

1. Overview

ESP-WROOM-32 is a powerful, generic Wi-Fi+BT+BLE MCU module that targets a wide variety of applications, ranging from low-power sensor networks to the most demanding tasks, such as voice encoding, music streaming and MP3 decoding.

At the core of this module is the ESP32-D0WDQ6 chip*. The chip embedded is designed to be scalable and adaptive. There are two CPU cores that can be individually controlled, and the clock frequency is adjustable from 80 MHz to 240 MHz. The user may also power off the CPU and make use of the low-power co-processor to constantly monitor the peripherals for changes or crossing of thresholds. ESP32 integrates a rich set of peripherals, ranging from capacitive touch sensors, Hall sensors, low-noise sense amplifiers, SD card interface, Ethernet, high-speed SPI, UART, I2S and I2C.

Note:

* For details on the part number of the ESP32 series, please refer to the document ESP32 Datasheet.

The integration of Bluetooth, Bluetooth LE and Wi-Fi ensures that a wide range of applications can be targeted, and that the module is future proof: using Wi-Fi allows a large physical range and direct connection to the internet through a Wi-Fi router, while using Bluetooth allows the user to conveniently connect to the phone or broadcast low energy beacons for its detection. The sleep current of the ESP32 chip is less than 5 μ A, making it suitable for battery powered and wearable electronics applications. ESP32 supports a data rate of up to 150 Mbps, and 20.5 dBm output power at the antenna to ensure the widest physical range. As such the chip does offer industry-leading specifications and the best performance for electronic integration, range, power consumption, and connectivity.

The operating system chosen for ESP32 is freeRTOS with LwIP; TLS 1.2 with hardware acceleration is built in as well. Secure (encrypted) over the air (OTA) upgrade is also supported, so that developers can continually upgrade their products even after their release.

Table 2 provides the specifications of ESP-WROOM-32.

Table 2: ESP-WROOM-32 Specifications

| Categories | Items | Specifications | |
|------------|------------------|---|--|
| | RF certification | FCC/CE/IC/TELEC/KCC/SRRC/NCC | |
| | | 802.11 b/g/n/e/i (802.11n up to 150 Mbps) | |
| Wi-Fi | Protocols | A-MPDU and A-MSDU aggregation and 0.4 μ s guard | |
| | | interval support | |
| | Frequency range | 2.4 ~ 2.5 GHz | |
| | Protocols | Bluetooth v4.2 BR/EDR and BLE specification | |
| | | NZIF receiver with -97 dBm sensitivity | |
| Bluetooth | Radio | Class-1, class-2 and class-3 transmitter | |
| | | AFH | |
| | Audio | CVSD and SBC | |

| Categories | Items | Specifications | |
|------------|--------------------------------|---|--|
| | | SD card, UART, SPI, SDIO, I2C, LED PWM, Motor | |
| | Module interface | PWM, I2S, IR | |
| | Wieddie Wildridge | GPIO, capacitive touch sensor, ADC, DAC, LNA pre- | |
| | | amplifier | |
| | On-chip sensor | Hall sensor, temperature sensor | |
| | On-board clock | 40 MHz crystal | |
| Hardware | Operating voltage/Power supply | 2.7 ~ 3.6V | |
| | Operating current | Average: 80 mA | |
| | Minimum current delivered by | 500 mA | |
| | power supply | JOO HIA | |
| | Operating temperature range | -40°C ~ +85°C | |
| | Ambient temperature range | Normal temperature | |
| | Package size | 18±0.2 mm x 25.5±0.2 mm x 3.1±0.15 mm | |
| | Wi-Fi mode | Station/SoftAP/SoftAP+Station/P2P | |
| | Wi-Fi Security | WPA/WPA2/WPA2-Enterprise/WPS | |
| | Encryption | AES/RSA/ECC/SHA | |
| | Firmware upgrade | UART Download / OTA (download and write firmware | |
| Software | i iiiiware upgrade | via network or host) | |
| | Software development | Supports Cloud Server Development / SDK for cus- | |
| | Software development | tom firmware development | |
| | Network protocols | IPv4, IPv6, SSL, TCP/UDP/HTTP/FTP/MQTT | |
| | User configuration | AT instruction set, cloud server, Android/iOS app | |

2. Pin Definitions

2.1 Pin Layout




Figure 1: ESP-WROOM-32 Pin layout

2.2 Pin Description

ESP-WROOM-32 has 38 pins. See pin definitions in Table 3.

Table 3: Pin Definitions

| Name | No. | Туре | Function | |
|-----------|-----|------|--|--|
| GND | 1 | Р | Ground | |
| 3V3 | 2 | Р | Power supply. | |
| EN | 3 | 1 | Chip-enable signal. Active high. | |
| SENSOR_VP | 4 | I | GPIO36, SENSOR_VP, ADC_H, ADC1_CH0, RTC_GPIO0 | |
| SENSOR_VN | 5 | 1 | GPIO39, SENSOR_VN, ADC1_CH3, ADC_H, RTC_GPIO3 | |
| IO34 | 6 | I | GPIO34, ADC1_CH6, RTC_GPIO4 | |
| IO35 | 7 | 1 | GPIO35, ADC1_CH7, RTC_GPIO5 | |
| 1032 | 8 | 1/0 | GPIO32, XTAL_32K_P (32.768 kHz crystal oscillator input), ADC1_CH4, | |
| 1032 | 0 | 1/0 | TOUCH9, RTC_GPIO9 | |
| 1033 | 9 | I/O | GPIO33, XTAL_32K_N (32.768 kHz crystal oscillator output), ADC1_CH5, | |
| 1033 | 9 | 1/0 | TOUCH8, RTC_GPIO8 | |
| IO25 | 10 | I/O | GPIO25, DAC_1, ADC2_CH8, RTC_GPIO6, EMAC_RXD0 | |
| IO26 | 11 | I/O | GPIO26, DAC_2, ADC2_CH9, RTC_GPIO7, EMAC_RXD1 | |
| 1027 | 12 | I/O | GPIO27, ADC2_CH7, TOUCH7, RTC_GPIO17, EMAC_RX_DV | |

| Name | No. | Туре | Function | | |
|----------|-----|---|---|--|--|
| IO14 | 13 | I/O | GPIO14, ADC2_CH6, TOUCH6, RTC_GPIO16, MTMS, HSPICLK, | | |
| 1014 | 13 | HS2_CLK, SD_CLK, EMAC_TXD2 | | | |
| IO12 | 14 | I/O | GPIO12, ADC2_CH5, TOUCH5, RTC_GPIO15, MTDI, HSPIQ, | | |
| 1012 | 14 | 1/0 | HS2_DATA2, SD_DATA2, EMAC_TXD3 | | |
| GND | 15 | Р | Ground | | |
| IO13 | 16 | I/O | GPIO13, ADC2_CH4, TOUCH4, RTC_GPIO14, MTCK, HSPID, | | |
| 1010 | 10 | 1/ 0 | HS2_DATA3, SD_DATA3, EMAC_RX_ER | | |
| SHD/SD2* | 17 | I/O | GPIO9, SD_DATA2, SPIHD, HS1_DATA2, U1RXD | | |
| SWP/SD3* | 18 | I/O | GPIO10, SD_DATA3, SPIWP, HS1_DATA3, U1TXD | | |
| SCS/CMD* | 19 | I/O | GPIO11, SD_CMD, SPICSO, HS1_CMD, U1RTS | | |
| SCK/CLK* | 20 | I/O | GPIO6, SD_CLK, SPICLK, HS1_CLK, U1CTS | | |
| SDO/SD0* | 21 | I/O | GPIO7, SD_DATA0, SPIQ, HS1_DATA0, U2RTS | | |
| SDI/SD1* | 22 | I/O | GPIO8, SD_DATA1, SPID, HS1_DATA1, U2CTS | | |
| IO15 | 23 | I/O GPI015, ADC2_CH3, TOUCH3, MTDO, HSPICS0, RTC_GPIO | | | |
| 1013 | 20 | 1/0 | HS2_CMD, SD_CMD, EMAC_RXD3 | | |
| 102 | 24 | I/O | GPIO2, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP, HS2_DATA0, | | |
| 102 | 24 | 1/0 | SD_DATA0 | | |
| 100 | 25 | I/O | GPIO0, ADC2_CH1, TOUCH1, RTC_GPIO11, CLK_OUT1, | | |
| | 20 | 1/0 | EMAC_TX_CLK | | |
| IO4 | 26 | I/O | GPIO4, ADC2_CH0, TOUCH0, RTC_GPIO10, HSPIHD, HS2_DATA1, | | |
| | 20 | 1// 0 | SD_DATA1, EMAC_TX_ER | | |
| IO16 | 27 | I/O | GPIO16, HS1_DATA4, U2RXD, EMAC_CLK_OUT | | |
| IO17 | 28 | I/O | GPIO17, HS1_DATA5, U2TXD, EMAC_CLK_OUT_180 | | |
| IO5 | 29 | I/O | GPIO5, VSPICSO, HS1_DATA6, EMAC_RX_CLK | | |
| IO18 | 30 | I/O | GPIO18, VSPICLK, HS1_DATA7 | | |
| IO19 | 31 | I/O | GPIO19, VSPIQ, U0CTS, EMAC_TXD0 | | |
| NC | 32 | - | - | | |
| IO21 | 33 | I/O | GPIO21, VSPIHD, EMAC_TX_EN | | |
| RXD0 | 34 | I/O | GPIO3, U0RXD, CLK_OUT2 | | |
| TXD0 | 35 | I/O | GPIO1, U0TXD, CLK_OUT3, EMAC_RXD2 | | |
| IO22 | 36 | I/O | GPIO22, VSPIWP, UORTS, EMAC_TXD1 | | |
| IO23 | 37 | I/O | GPIO23, VSPID, HS1_STROBE | | |
| GND | 38 | Р | Ground | | |

Note:

2.3 Strapping Pins

Please refer to ESP-WROOM-32 schematics.

ESP32 has five strapping pins, which can be seen in Section 6 Schematics:

• MTDI

^{*} Pins SCK/CLK, SDO/SD0, SDI/SD1, SHD/SD2, SWP/SD3 and SCS/CMD, namely, GPIO6 to GPIO11 are connected to the integrated SPI flash integrated on ESP-WROOM-32 and are not recommended for other uses.

- GPI00
- GPIO2
- MTDO
- GPIO5

Software can read the value of these five bits from the register "GPIO_STRAPPING".

During the chip power-on reset, the latches of the strapping pins sample the voltage level as strapping bits of "0" or "1", and hold these bits until the chip is powered down or shut down. The strapping bits configure the device boot mode, the operating voltage of VDD_SDIO and other system initial settings.

Each strapping pin is connected with its internal pull-up/pull-down during the chip reset. Consequently, if a strapping pin is unconnected or the connected external circuit is high-impendence, the internal weak pull-up/pull-down will determine the default input level of the strapping pins.

To change the strapping bit values, users can apply the external pull-down/pull-up resistances, or apply the host MCU's GPIOs to control the voltage level of these pins when powering on ESP32.

After reset, the strapping pins work as the normal functions pins.

Refer to Table 4 for detailed boot modes' configuration by strapping pins.

Table 4: Strapping Pins

| Voltage of Internal LDO (VDD_SDIO) | | | | | | |
|------------------------------------|---------------------------------------|---------------------|--------------------|---------------------|--------------------|--|
| Pin | Default | 3.3 | 3V | 1.8V | | |
| MTDI | Pull-down | (|) | - | 1 | |
| | | | Booting Mode | | | |
| Pin | Default | SPLI | Boot | Downlo | ad Boot | |
| GPIO0 | Pull-up | - | 1 | (| 0 | |
| GPIO2 | Pull-down | Don't | -care | 0 | | |
| | Debugging Log on U0TXD During Booting | | | | | |
| Pin | Default | U0TXD ⁻ | Toggling | U0TXD Silent | | |
| MTDO | Pull-up | - | 1 | 0 | | |
| | Timing of SDIO Slave | | | | | |
| Pin | Default | Falling-edge Input | Falling-edge Input | Rising-edge Input | Rising-edge Input | |
| ГШ | Delault | Falling-edge Output | Rising-edge Output | Falling-edge Output | Rising-edge Output | |
| MTDO | Pull-up | 0 0 | | 1 | 1 | |
| GPIO5 | Pull-up | 0 | 1 | 0 | 1 | |

Note:

Firmware can configure register bits to change the settings of "Voltage of Internal LDO (VDD_SDIO)" and "Timing of SDIO Slave" after booting.

3. Functional Description

This chapter describes the modules and functions integrated in ESP-WROOM-32.

3.1 CPU and Internal Memory

ESP32-D0WDQ6 contains two low-power Xtensa® 32-bit LX6 microprocessors. The internal memory includes:

- 448 KB of ROM for booting and core functions.
- 520 KB (8 KB RTC FAST Memory included) of on-chip SRAM for data and instruction.
 - 8 KB of SRAM in RTC, which is called RTC FAST Memory and can be used for data storage; it is accessed by the main CPU during RTC Boot from the Deep-sleep mode.
- 8 KB of SRAM in RTC, which is called RTC SLOW Memory and can be accessed by the co-processor during the Deep-sleep mode.
- 1 kbit of eFuse, of which 256 bits are used for the system (MAC address and chip configuration) and the remaining 768 bits are reserved for customer applications, including Flash-Encryption and Chip-ID.

3.2 External Flash and SRAM

ESP32 supports up to four 16-MB of external QSPI flash and SRAM with hardware encryption based on AES to protect developers' programs and data.

ESP32 can access the external QSPI flash and SRAM through high-speed caches.

- Up to 16 MB of external flash are memory-mapped onto the CPU code space, supporting 8, 16 and 32-bit access. Code execution is supported.
- Up to 8 MB of external flash/SRAM are memory-mapped onto the CPU data space, supporting 8, 16 and 32-bit access. Data-read is supported on the flash and SRAM. Data-write is supported on the SRAM.

ESP-WROOM-32 integrates 4 MB of external SPI flash. The 4-MB SPI flash can be memory-mapped onto the CPU code space, supporting 8, 16 and 32-bit access. Code execution is supported. The integrated SPI flash is connected to GPIO6, GPIO7, GPIO8, GPIO9, GPIO10 and GPIO11. These six pins cannot be used as regular GPIO.

3.3 Crystal Oscillators

The ESP32 Wi-Fi/BT firmware can only support 40 MHz crystal oscillator for now.

3.4 RTC and Low-Power Management

With the use of advanced power management technologies, ESP32 can switch between different power modes (see Table 5).

• Power modes

- Active mode: The chip radio is powered on. The chip can receive, transmit, or listen.
- Modem-sleep mode: The CPU is operational and the clock is configurable. The Wi-Fi/Bluetooth baseband and radio are disabled.
- Light-sleep mode: The CPU is paused. The RTC memory and RTC peripherals, as well as the ULP co-processor are running. Any wake-up events (MAC, host, RTC timer, or external interrupts) will wake up the chip.
- Deep-sleep mode: Only the RTC memory and RTC peripherals are powered on. Wi-Fi and Bluetooth connection data are stored in the RTC memory. The ULP co-processor can work.
- Hibernation mode: The internal 8-MHz oscillator and ULP co-processor are disabled. The RTC recovery
 memory is powered down. Only one RTC timer on the slow clock and some RTC GPIOs are active.
 The RTC timer or the RTC GPIOs can wake up the chip from the Hibernation mode.

Sleep Patterns

- Association sleep pattern: The power mode switches between the Active mode, Modem- and Lightsleep mode during this sleep pattern. The CPU, Wi-Fi, Bluetooth, and radio are woken up at predetermined intervals to keep Wi-Fi/BT connections alive.
- ULP sensor-monitored pattern: The main CPU is in the Deep-sleep mode. The ULP co-processor takes sensor measurements and wakes up the main system, based on the data collected from sensors.

Power mode Active Modem-sleep Light-sleep Deep-sleep Hibernation ULP sensor-Association sleep pattern Sleep pattern monitored pattern CPU **OFF** ON ON **PAUSE** OFF Wi-Fi/BT baseband and radio ON **OFF** OFF OFF **OFF** RTC memory and RTC pe-ON ON **OFF** ON ON ripherals ULP co-processor ON ON ON ON/OFF OFF

Table 5: Functionalities Depending on the Power Modes

The power consumption varies with different power modes/sleep patterns and work statuses of functional modules. Please see Table 6 for details.

Table 6: Power Consumption by Power Modes

| Power mode | Description | Power consumption | |
|---------------------|--|----------------------------------|--|
| Active (RF working) | Wi-Fi Tx packet 14 dBm ~ 19.5 dBm | Please refer to ESP32 Datasheet. | |
| | Wi-Fi / BT Tx packet 0 dBm | | |
| | Wi-Fi / BT Rx and listening | | |
| | Association sleep pattern (by Light-sleep) | 1 mA ~ 4 mA @DTIM3 | |

| Power mode | Description | Power consumption |
|------------------------------------|--|------------------------------------|
| | | Max speed 240 MHz: 30 mA ~ 50 mA |
| Modem-sleep The CPU is powered on. | | Normal speed 80 MHz: 20 mA ~ 25 mA |
| | | Slow speed 2 MHz: 2 mA ~ 4 mA |
| Light-sleep | - | 0.8 mA |
| | The ULP co-processor is powered on. | 150 μA |
| Deep-sleep | ULP sensor-monitored pattern | 100 μA @1% duty |
| | RTC timer + RTC memory | 10 μΑ |
| Hibernation | RTC timer only | 5 μΑ |
| Power off | CHIP_PU is set to low level, the chip is powered off | 0.1 μΑ |

Note:

- During Deep-sleep, when the ULP co-processor is powered on, peripherals such as GPIO and I2C are able to work.
- When the system works in the ULP sensor-monitored pattern, the ULP co-processor works with the ULP sensor periodically; ADC works with a duty cycle of 1%, so the power consumption is 100 μ A.

4. Peripherals and Sensors

4.1 Peripherals and Sensors Description

Table 7: Description of Peripherals and Sensors

| Interface | Signal | Pin | Function | | | |
|----------------------|-----------|-----------|---|--|--|--|
| | ADC1_CH0 | SENSOR_VP | | | | |
| | ADC1_CH3 | SENSOR_VN | | | | |
| | ADC1_CH4 | IO32 | | | | |
| | ADC1_CH5 | IO33 | | | | |
| | ADC1_CH6 | IO34 | | | | |
| | ADC1_CH7 | IO35 | | | | |
| | ADC2_CH0 | IO4 | | | | |
| ADC | ADC2_CH1 | IO0 | Two 12-bit SAR ADCs | | | |
| | ADC2_CH2 | IO2 | | | | |
| | ADC2_CH3 | IO15 | | | | |
| | ADC2_CH4 | IO13 | | | | |
| | ADC2_CH5 | IO12 | | | | |
| | ADC2_CH6 | IO14 | | | | |
| | ADC2_CH7 | 1027 | | | | |
| | ADC2_CH8 | IO25 | | | | |
| | ADC2_CH9 | IO26 | | | | |
| Ultra-Low Noise | SENSOR_VP | IO36 | Provides about 60 dB gain by using larger | | | |
| Analog Pre-Amplifier | SENSOR_VN | IO39 | capacitors on PCB | | | |
| DAC | DAC_1 | IO25 | Two 8-bit DACs | | | |
| DAC | DAC_2 | IO26 | 1 IWO 8-BIL DAGS | | | |
| | TOUCH0 | IO4 | | | | |
| | TOUCH1 | IO0 | | | | |
| | TOUCH2 | 102 | | | | |
| | TOUCH3 | IO15 | | | | |
| Touch Sensor | TOUCH4 | IO13 | Capacitive touch sensors | | | |
| Todori Gorioor | TOUCH5 | IO12 | - Capacitive teach concere | | | |
| | TOUCH6 | IO14 | | | | |
| | TOUCH7 | 1027 | | | | |
| | TOUCH8 | IO33 | | | | |
| | TOUCH9 | IO32 | | | | |
| | HS2_CLK | MTMS | | | | |
| | HS2_CMD | MTDO | | | | |
| SD/SDIO/MMC Host | HS2_DATA0 | 102 | Supports SD memory card V3.01 standard | | | |
| Controller | HS2_DATA1 | IO4 | - Supports OF memory card volor standard | | | |
| | HS2_DATA2 | MTDI | | | | |
| | HS2_DATA3 | MTCK | | | | |

| Interface | Signal | Pin | Function | | |
|-----------|--------------------|------------------|---|--|--|
| | PWM0_OUT0~2 | | | | |
| | PWM1_OUT_IN0~2 | | Three channels of 16-bit timers generate | | |
| | PWM0_FLT_IN0~2 | | PWM waveforms. Each channel has a pair | | |
| Motor PWM | PWM1_FLT_IN0~2 | Any GPIOs* | of output signals, three fault detection | | |
| | PWM0_CAP_IN0~2 | - 7 trly Gir 100 | signals, three event-capture signals, and | | |
| | PWM1_CAP_IN0~2 | | three sync signals. | | |
| | PWM0_SYNC_IN0~2 | | , 0 | | |
| | PWM1_SYNC_IN0~2 | | | | |
| LED PWM | ledc_hs_sig_out0~7 | - Any GPIOs* | 16 independent channels @80 MHz | | |
| | ledc_ls_sig_out0~7 | Any di 10s | clock/RTC CLK. Duty accuracy: 16 bits. | | |
| | U0RXD_in | | | | |
| | U0CTS_in | | | | |
| | U0DSR_in | | | | |
| | U0TXD_out | | | | |
| | U0RTS_out | | | | |
| | U0DTR_out | | | | |
| UART | U1RXD_in | Any GPIOs* | Two UART devices with hardware | | |
| | U1CTS_in | | flow-control and DMA | | |
| | U1TXD_out | | | | |
| | U1RTS_out | | | | |
| | U2RXD_in | | | | |
| | U2CTS_in | | | | |
| | U2TXD_out | | | | |
| | U2RTS_out | | | | |
| | I2CEXT0_SCL_in | | | | |
| | I2CEXT0_SDA_in | | | | |
| | I2CEXT1_SCL_in | | | | |
| | I2CEXT1_SDA_in | Any GPIOs* | Two I2C devices in slave or master modes | | |
| | I2CEXT0_SCL_out | | l li | | |
| | I2CEXT0_SDA_out | | | | |
| | I2CEXT1_SCL_out | | | | |
| | I2CEXT1_SDA_out | | | | |

| Interface | Signal | Pin | Function | | | |
|-------------------|--------------------|------------|---|--|--|--|
| | I2S0I_DATA_in0~15 | | | | | |
| | I2S0O_BCK_in | | | | | |
| | 12S0O_WS_in | | | | | |
| | I2S0I_BCK_in | | | | | |
| | I2S0I_WS_in | | | | | |
| | I2S0I_H_SYNC | | | | | |
| | I2S0I_V_SYNC | | | | | |
| | I2S0I_H_ENABLE | | | | | |
| | I2S0O_BCK_out | | | | | |
| | I2S0O_WS_out | | | | | |
| | I2S0I_BCK_out | Any GPIOs* | | | | |
| | I2S0I_WS_out | | Charge a impact and outpact from the the condi- | | | |
| I2S | I2S0O_DATA_out0~23 | | Stereo input and output from/to the audio codec, and parallel LCD data output | | | |
| | I2S1I_DATA_in0~15 | | codec, and parallel LOD data output | | | |
| | I2S1O_BCK_in | | | | | |
| | 12S10_WS_in | | | | | |
| | I2S1I_BCK_in | | | | | |
| | 12S1I_WS_in | | | | | |
| | I2S1I_H_SYNC | | | | | |
| | I2S1I_V_SYNC | | | | | |
| | I2S1I_H_ENABLE | | | | | |
| | I2S1O_BCK_out | | | | | |
| | I2S1O_WS_out | | | | | |
| | I2S1I_BCK_out | | | | | |
| | I2S1I_WS_out | | | | | |
| | I2S1O_DATA_out0~23 | | | | | |
| Remote Controller | RMT_SIG_IN0~7 | Any GPIOs* | Eight channels of IR transmitter and | | | |
| Demote Controller | RMT_SIG_OUT0~7 | Ally GFIOS | receiver for various waveforms | | | |

| Interface | Signal | Pin | Function |
|-----------------|------------------|------------|---|
| | SPIHD | SHD/SD2 | |
| | SPIWP | SWP/SD3 | |
| | SPICS0 | SCS/CMD | |
| Parallel QSPI | SPICLK | SCK/CLK | |
| | SPIQ | SDO/SD0 | |
| | SPID | SDI/SD1 | |
| | HSPICLK | IO14 | |
| | HSPICS0 | IO15 | Supports Standard SPI, Dual SPI, and |
| | HSPIQ | IO12 | Quad SPI that can be connected to the |
| | HSPID | IO13 | external flash and SRAM |
| | HSPIHD | IO4 | |
| | HSPIWP | IO2 | |
| | VSPICLK | IO18 | |
| | VSPICS0 | IO5 | |
| | VSPIQ | IO19 | |
| | VSPID | IO23 | |
| | VSPIHD | IO21 | |
| | VSPIWP | IO22 | |
| | HSPIQ_in/_out | | Standard SPI consists of clock, |
| | HSPID_in/_out | | chip-select, MOSI and MISO. These SPIs |
| | HSPICLK_in/_out | | can be connected to LCD and other |
| | HSPI_CS0_in/_out | | external devices. They support the |
| | HSPI_CS1_out | | following features: |
| General Purpose | HSPI_CS2_out | Any GPIOs* | both master and slave modes; |
| SPI | VSPIQ_in/_out | 7 (1) | 4 sub-modes of the SPI format |
| | VSPID_in/_out | | transfer that depend on the clock |
| | VSPICLK_in/_out | | phase (CPHA) and clock polarity |
| | VSPI_CS0_in/_out | | (CPOL) control; |
| | VSPI_CS1_out | | configurable SPI frequency; |
| | VSPI_CS2_out | | up to 64 bytes of FIFO and DMA. |
| | MTDI | IO12 | |
| ITAC | MTCK | IO13 | ITAC for a officers also as a second |
| JTAG | MTMS | IO14 | JTAG for software debugging |
| | MTDO | IO15 | 7 |

| Interface | Signal | Pin | Function |
|------------|------------------|------------|--------------------------------------|
| | SD_CLK | IO6 | |
| | SD_CMD | IO11 | SDIO interface that conforms to the |
| SDIO Slave | SD_DATA0 | 107 | industry standard SDIO 2.0 card |
| SDIO Slave | SD_DATA1 | IO8 | specification. |
| | SD_DATA2 | 109 | |
| | SD_DATA3 | IO10 | |
| | EMAC_TX_CLK | 100 | |
| | EMAC_RX_CLK | 105 | |
| | EMAC_TX_EN | IO21 | |
| | EMAC_TXD0 | IO19 | |
| | EMAC_TXD1 | 1022 | |
| | EMAC_TXD2 | IO14 | |
| | EMAC_TXD3 | IO12 | |
| | EMAC_RX_ER | IO13 | |
| | EMAC_RX_DV | 1027 | |
| EN 4A O | EMAC_RXD0 | IO25 | |
| EMAC | EMAC_RXD1 | 1026 | Ethernet MAC with MII/RMII interface |
| | EMAC_RXD2 | TXD0 | |
| | EMAC_RXD3 | IO15 | |
| | EMAC_CLK_OUT | IO16 | |
| | EMAC_CLK_OUT_180 | IO17 | |
| | EMAC_TX_ER | 104 | |
| | EMAC_MDC_out | Any GPIOs* | |
| | EMAC_MDI_in | Any GPIOs* | |
| | EMAC_MDO_out | Any GPIOs* | |
| | EMAC_CRS_out | Any GPIOs* | |
| | EMAC_COL_out | Any GPIOs* | |

Note:

- Functions of Motor PWM, LED PWM, UART, I2C, I2S, general purpose SPI and Remote Controller can be configured to any GPIO except GPIO6, GPIO7, GPIO8, GPIO9, GPIO10 and GPIO11.
- For the items marked with "Any GPIOs*" in the "Pin" column, users should note that GPIO6, GPIO7, GPIO8, GPIO9, GPIO10 and GPIO11 are connected to the integrated SPI flash of ESP-WROOM-32 and are not recommended for other uses.

5. Electrical Characteristics

Note:

The specifications in this chapter have been tested under the following general condition: VDD = 3.3V, $T_A = 27$ °C, unless otherwise specified.

5.1 Absolute Maximum Ratings

Table 8: Absolute Maximum Ratings

| Parameter | Symbol | Min | Тур | Max | Unit |
|---------------------------------|-------------------------------------|-----------------------------------|-----|-----------------------------------|------|
| Power supply | VDD | 2.7 | 3.3 | 3.6 | V |
| Minimum current delivered by | lupp | 0.5 | _ | _ | Α |
| power supply | VDD | 0.5 | | | |
| Input low voltage | V_{IL} | -0.3 | - | 0.25×V _{IO} ¹ | V |
| Input high voltage | V_{IH} | 0.75×V _{IO} ¹ | - | V _{IO} ¹ +0.3 | V |
| Input leakage current | $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ | - | - | 50 | nA |
| Input pin capacitance | C_{pad} | - | - | 2 | pF |
| Output low voltage | V_{OL} | - | - | 0.1×V _{IO} ¹ | V |
| Output high voltage | V_{OH} | 0.8×V _{IO} ¹ | - | - | V |
| Maximum output drive capability | $ I_{MAX} $ | - | - | 40 | mA |
| Storage temperature range | T_{STR} | -40 | - | 85 | °C |
| Operating temperature range | T_{OPR} | -40 | - | 85 | °C |

^{1.} V_{IO} is the power supply for a specific pad. More details can be found in the ESP32 Datasheet, Appendix IO_MUX. For example, the power supply for SD_CLK is the VDD_SDIO.

5.2 Wi-Fi Radio

Table 9: Wi-Fi Radio Characteristics

| Description | Min | Typical | Max | Unit |
|----------------------------------|-------------|---------|------|------|
| Input frequency | 2412 | - | 2484 | MHz |
| Output impedance | - | 30+j10 | - | Ω |
| Input reflection | - | - | -10 | dB |
| | Tx power | | | |
| Output power of PA for 72.2 Mbps | 13 | 14 | 15 | dBm |
| Output power of PA for 11b mode | 19.5 | 20 | 20.5 | dBm |
| | Sensitivity | | | |
| DSSS, 1 Mbps | - | -98 | - | dBm |
| CCK, 11 Mbps | - | -91 | - | dBm |
| OFDM, 6 Mbps | - | -93 | - | dBm |
| OFDM, 54 Mbps | - | -75 | - | dBm |
| HT20, MCS0 | - | -93 | - | dBm |

| Description | Min | Typical | Max | Unit |
|---------------|-------------------|-----------|-----|------|
| HT20, MCS7 | - | -73 | - | dBm |
| HT40, MCS0 | - | -90 | - | dBm |
| HT40, MCS7 | - | -70 | - | dBm |
| MCS32 | - | -89 | - | dBm |
| Ad | djacent channel i | rejection | | |
| OFDM, 6 Mbps | - | 37 | - | dB |
| OFDM, 54 Mbps | - | 21 | - | dB |
| HT20, MCS0 | - | 37 | - | dB |
| HT20, MCS7 | - | 20 | - | dB |

5.3 BLE Radio

5.3.1 Receiver

Table 10: Receiver Characteristics — BLE

| Parameter | Conditions | Min | Тур | Max | Unit |
|--|---------------------|-----|-----|-----|------|
| Sensitivity @30.8% PER | - | - | -97 | - | dBm |
| Maximum received signal @30.8% PER | - | 0 | - | - | dBm |
| Co-channel C/I | - | - | +10 | - | dB |
| | F = F0 + 1 MHz | - | -5 | - | dB |
| | F = F0 - 1 MHz | - | -5 | - | dB |
| A diagonate alaganate alagati ita (C/I | F = F0 + 2 MHz | - | -25 | - | dB |
| Adjacent channel selectivity C/I | F = F0 - 2 MHz | - | -35 | - | dB |
| | F = F0 + 3 MHz | - | -25 | - | dB |
| | F = F0 - 3 MHz | - | -45 | - | dB |
| | 30 MHz ~ 2000 MHz | -10 | - | - | dBm |
| Out of hand blocking performance | 2000 MHz ~ 2400 MHz | -27 | - | - | dBm |
| Out-of-band blocking performance | 2500 MHz ~ 3000 MHz | -27 | - | - | dBm |
| | 3000 MHz ~ 12.5 GHz | -10 | - | - | dBm |
| Intermodulation | - | -36 | - | - | dBm |


5.3.2 Transmitter

Table 11: Transmitter Characteristics - BLE

| Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------|------------|-----|-----|-----|------|
| RF transmit power | - | - | 0 | - | dBm |
| Gain control step | - | - | ±3 | - | dBm |
| RF power control range | - | -12 | - | +12 | dBm |

| Parameter | Conditions | Min | Тур | Max | Unit |
|---|------------------|-----|-------|-----|-----------|
| | F = F0 + 1 MHz | - | -14.6 | - | dBm |
| | F = F0 - 1 MHz | - | -12.7 | - | dBm |
| | F = F0 + 2 MHz | - | -44.3 | - | dBm |
| Adjacent channel transmit power | F = F0 - 2 MHz | - | -38.7 | - | dBm |
| Adjacent channel transmit power | F = F0 + 3 MHz | - | -49.2 | - | dBm |
| | F = F0 - 3 MHz | - | -44.7 | - | dBm |
| | F = F0 + > 3 MHz | - | -50 | - | dBm |
| | F = F0 - > 3 MHz | - | -50 | - | dBm |
| $\Delta f1_{avg}$ | - | - | - | 265 | kHz |
| $\Delta f2_{	extsf{max}}$ | - | 247 | - | - | kHz |
| $\Delta f 2_{\text{avg}}/\Delta f 1_{\text{avg}}$ | - | - | -0.92 | - | - |
| ICFT | - | - | -10 | - | kHz |
| Drift rate | - | - | 0.7 | - | kHz/50 μs |
| Drift | - | _ | 2 | - | kHz |


5.4 Reflow Profile



Ramp-up zone — Temp.: <150°C Time: 60 ~ 90s Ramp-up rate: 1 ~ 3°C/s Preheating zone — Temp.: 150 ~ 200°C Time: 60 ~ 120s Ramp-up rate: 0.3 ~ 0.8°C/s Reflow soldering zone — Peak Temp.: 235 ~ 250°C (<245°C recommended) Time: 30 ~ 70s Cooling down zone — Temp.: 217 ~ 170°C Ramp-down rate: 3 ~ 5°C/s Solder — Sn&Ag&Cu Lead-free solder (SAC305)

Figure 2: Reflow Profile


6. Schematics



9

Figure 3: ESP-WROOM-32 Schematics

7. Peripheral Schematics



PERIPHERAL SCHEMATICS


MTDI should be kept at low electric level when powering up.


Figure 4: ESP-WROOM-32 Peripheral Schematics

Note:

It is recommended that users do not solder Pad 39 to the base board.

8. Dimensions





00

DIMENSIONS

Front view Side view Back view

Figure 5: Dimensions of ESP-WROOM-32

Note:

All dimensions are in millimeters.

9. Learning Resources

9.1 Must-Read Documents

The following link provides documents related to ESP32.

ESP32 Datasheet

This document provides an introduction to the specifications of the ESP32 hardware, including overview, pin definitions, functional description, peripheral interface, electrical characteristics, etc.

ESP32 Technical Reference Manual

The manual provides detailed information on how to use the ESP32 memory and peripherals.

ESP32 Hardware Resources

The zip files include the schematics, PCB layout, Gerber and BOM list of ESP32 modules and development boards.

• ESP32 Hardware Design Guidelines

The guidelines outline recommended design practices when developing standalone or add-on systems based on the ESP32 series of products, including ESP32, the ESP-WROOM-32 module, and ESP32-DevKitC—the development board.

• ESP32 AT Instruction Set and Examples

This document introduces the ESP32 AT commands, explains how to use them, and provides examples of several common AT commands.

9.2 Must-Have Resources

Here are the ESP32-related must-have resources.

• ESP32 BBS

This is an Engineer-to-Engineer (E2E) Community for ESP32 where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

• ESP32 Github

ESP32 development projects are freely distributed under Espressif's MIT license on Github. It is established to help developers get started with ESP32 and foster innovation and the growth of general knowledge about the hardware and software surrounding ESP32 devices.

• ESP32 Tools

This is a webpage where users can download ESP32 Flash Download Tools and the zip file "ESP32 Certification and Test".

• ESP32 IDF

This webpage links users to the official IoT development framework for ESP32.

ESP32 Resources

This webpage provides the links to all available ESP32 documents, SDK and tools.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

RF Solutions:

ESP-32