

# TP65H070G4PS

# 650V SuperGaN<sup>®</sup> GaN FET in PQFN (source tab)

# Description

The TP65H070G4PS 650V,  $72m\Omega$  Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.


The Gen IV SuperGaN<sup>®</sup> platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge

### **Related Literature**

- AN0009: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing
- AN0010: Paralleling GaN FETs
- AN0014: Low cost driver solution

# **Ordering Information**

Part Number	Package	Package Configuration		
TP65H070G4PS	3 lead TO-220	Source		



# Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- Robust design, defined by
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

### **Benefits**

- Achieves increased efficiency in both hard- and softswitched circuits
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- · Easy to drive with commonly-used gate drivers

RoHS

• GSD pin layout improves high speed design

# Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor
- Computing
- Consumer

# **Key Specifications**

, ,	
V <sub>DSS</sub> (V)	650
V <sub>DSS(TR)</sub> (V)	800
$R_{DS(on)eff}(m\Omega)$ max*	85
Q <sub>oss</sub> (nC) typ	78
Q <sub>G</sub> (nC) typ	9

\* Dynamic on-resistance; see Figures 18 and 19

# Absolute Maximum Ratings (Tc=25°C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit		
V <sub>DSS</sub>	Drain to source voltage (T <sub>J</sub> = -	55°C to 150°C)	650			
V <sub>DSS(TR)</sub>	Transient drain to source volta	age (a)	800	V		
Vgss	Gate to source voltage		±20			
PD	Maximum power dissipation @	Maximum power dissipation @Tc=25°C		mum power dissipation @Tc=25°C		W
1	Continuous drain current @Tc	Continuous drain current @Tc=25°C <sup>(b)</sup>		A		
lD	Continuous drain current @Tc=100°C (b)		18.4	A		
I <sub>DM</sub>	Pulsed drain current (pulse w	Pulsed drain current (pulse width: 10µs)		А		
Tc	Operating topporature	Case	-55 to +150	°C		
۲J	Operating temperature Junction		-55 to +150	°C		
Ts	Storage temperature	Storage temperature		°C		
T <sub>SOLD</sub>	Soldering peak temperature (c)		260	°C		

Notes:


a. In off-state, spike duration < 30µs, non-repetitive</li>
b. For increased stability at high current operation, see Circuit Implementation on page 3

c. For 10 sec., 1.6mm from the case

# **Thermal Resistance**

Symbol	Parameter	Maximum	Unit
Rojc	Junction-to-case	1	°C/W
R <sub>0JA</sub>	Junction-to-ambient	62	°C/W

# **Circuit Implementation**



Simplified Half-bridge Schematic ( See also on Figure  ${\bf 13}$  )

For additional gate driver options/configurations, please see Application Note  $\underline{\text{ANOOO9}}$ 

Layout Recommendations Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop
- Power loop: (For reference see page 13)
- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Recommended gate drive: (0V, 12V) with  $R_G$ = 50 $\Omega$ 

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber ( $RC_{DCL}$ ) <sup>(d)</sup>	Recommended Switching Node RC Snubber (RC <sub>SN</sub> ) <sup>(e)</sup>	
$200-300\Omega$ at 100MHz	10nF + 5Ω	Not necessary <sup>(e)</sup>	

Notes:

d. RC<sub>DCL</sub> should be placed as close as possible to the drain pin

e.  $RC_{SN}$  (68pF + 15 $\Omega$ ) is needed only if  $R_{G}$  is smaller than recommendations

# **TP65H070G4PS**

# **Electrical Parameter** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{(BL)DSS}$	Drain-source voltage	650	-	-	V	V <sub>GS</sub> =OV	
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	3.3	4	4.8	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =0.7mA	
	Drain-source on-resistance (f)	-	72	85	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =18A,T <sub>J</sub> =25°C	
$R_{DS(on)eff}$		_	148	_		V <sub>GS</sub> =10V, I <sub>D</sub> =18A, T <sub>J</sub> =150°C	
		_	1.2	12		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	
I <sub>DSS</sub>	Drain-to-source leakage current	_	8	_	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
	Gate-to-source forward leakage current	-	-	100		V <sub>GS</sub> =20V	
I <sub>GSS</sub>	Gate-to-source reverse leakage current	_	_	-100	nA	V <sub>GS</sub> =-20V	
CISS	Input capacitance	-	638	-			
C <sub>OSS</sub>	Output capacitance	-	72	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz	
$C_{\text{RSS}}$	Reverse transfer capacitance	-	2	-			
$C_{\text{O}(\text{er})}$	Output capacitance, energy related <sup>(g)</sup>	-	105	-	pF	$V_{GS}$ =0V, $V_{DS}$ =0V to 400V	
C <sub>O(tr)</sub>	Output capacitance, time related <sup>(h)</sup>	-	194	-	рг		
$Q_{\text{G}}$	Total gate charge	-	9	-		$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_{D}$ =18A	
$Q_{\text{GS}}$	Gate-source charge	-	3.7	_	nC		
$Q_{\text{GD}}$	Gate-drain charge	-	2.4	-			
Qoss	Output charge	-	80	-	nC	$V_{GS}$ =0V, $V_{DS}$ =0V to 400V	
t <sub>D(on)</sub>	Turn-on delay	_	43.4	_			
t <sub>R</sub>	Rise time	-	6.2	-	ns	$V_{DS}$ =400V, $V_{GS}$ =0V to 12V,	
$t_{\text{D(off)}}$	Turn-off delay	-	56	_		$I_D$ =18A, $R_G$ =50 $\Omega$	
t <sub>F</sub>	Fall time	-	7.2	-			

Notes:

f. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

g. Equivalent capacitance to give same stored energy as  $V_{\text{DS}}$  rises from 0V to 400V

h. Equivalent capacitance to give same charging time as  $V_{DS}$  rises from OV to 400V

# **TP65H070G4PS**

# Electrical Parameters (T\_=25°C unless otherwise stated)


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Device Characteristics							
Is	Reverse current	_	_	18	А	$V_{GS}$ =0V, T <sub>C</sub> =100°C, ≤25% duty cycle	
		_	2.4	_	V	V <sub>GS</sub> =0V, I <sub>S</sub> =18A	
$V_{SD}$	Reverse voltage (i)	_	1.7	_		V <sub>GS</sub> =0V, I <sub>S</sub> =9A	
t <sub>RR</sub>	Reverse recovery time	_	80	_	ns	I <sub>S</sub> =18A, V <sub>DD</sub> =400V,	
$Q_{RR}$	Reverse recovery charge <sup>(j)</sup>	_	0	_	nC	di/dt=1000A/ms	


Notes:


Includes dynamic R<sub>DS(on)</sub> effect Excludes Qoss i.


j.


# Typical Characteristics (Tc=25°C unless otherwise stated)




















# Typical Characteristics (Tc=25 $^{\circ}$ C unless otherwise stated)






Figure 5. Typical Capacitance

 $V_{GS}$ =0V, f=1MHz

Figure 6. Typical Coss Stored Energy










Figure 8. Typical Gate Charge  $I_{DS}$ =18A,  $V_{DS}$ =400V


# Typical Characteristics (Tc=25°C unless otherwise stated)




**Figure 9. Power Dissipation** 


Figure 10. Current Derating Pulse width  $\leq 10\mu s$ ,  $V_{GS} \geq 10V$ 


















Figure 13. Safe Operating Area T<sub>c</sub>=25 °C

Figure 14. Inductive Switching Loss Tc=25  $^\circ$ C Rg=50Ω, V\_Ds=400V

# **Test Circuits and Waveforms**



**Figure 15. Switching Time Test Circuit** (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 17. Diode Characteristics Test Circuit




Figure 19. Dynamic RDS(on)eff Test Circuit




Figure 16. Switching Time Waveform





Figure 18. Diode Recovery Waveform







# **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

### When Evaluating Transphorm GaN Devices:


DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

# **GaN Design Resources**

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Reference designs
- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

# 8x8 PQFN Package



**TP65H070G4PS** 

Mechanical

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Transphorm: TP65H070G4PS