# transphorm

# **TP90H050WS**

## 900V Cascode GaN FET in TO-247 (source tab)

#### Description

The TP90H050WS 900V,  $50m\Omega$  Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.


Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

#### **Related Literature**

- AN0009: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing
- AN0010: Paralleling GaN FETs

#### **Ordering Information**

| Part Number | Package       | Package<br>Configuration |
|-------------|---------------|--------------------------|
| TP90H050WS  | 3 lead TO-247 | Source                   |



**Cascode Schematic Symbol** 

**Cascode Device Structure** 

#### Features

- JEDEC qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- Robust design, defined by
  - Intrinsic lifetime tests
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

#### **Benefits**

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- · Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

#### Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

#### **Key Specifications**

| V <sub>DS</sub> (V)           | 900  |
|-------------------------------|------|
| V <sub>(TR)DSS</sub> (V) max  | 1000 |
| $R_{DS(on)eff}(m\Omega)$ max* | 63   |
| Q <sub>RR</sub> (nC) typ      | 156  |
| Q <sub>G</sub> (nC) typ       | 15   |

\* Reflects both static and dynamic on-resistance; see Figures 18 and 19

**Absolute Maximum Ratings** (T<sub>J</sub>=25 °C unless otherwise stated. All recommended current levels ( $I_{DM}$ ) are based on adequate heat sinking, ensuring T<sub>J</sub>=150 °C )

| Symbol                | Parameter                                      |  | Limit Value | Unit |
|-----------------------|--|--|-------------|------|
| I                     | Continuous drain current @Tc=25°C ª            |  | 34          | А    |
| ID                    | Continuous drain current @Tc=                  | 100°C a  | 22          | А    |
| I <sub>DM</sub>       | Pulsed drain current (pulse width: 10µs)       |  | 150         | А    |
| di/dt <sub>RDMC</sub> | Reverse diode di/dt, repetitive                | b  | 1600        | A/µs |
| I <sub>RDMC1</sub>    | Reverse diode switching currer                 | Reverse diode switching current, repetitive (dc) ° |             |      |
| I <sub>RDMC2</sub>    | Reverse diode switching currer                 | 28   | А           |      |
| di/dt <sub>RDMT</sub> | Reverse diode di/dt, transient                 | 3000   | A/µs        |      |
| Irdmt                 | Reverse diode switching current, transient     |  | 36          | А    |
| V <sub>(TR)DSS</sub>  | Transient drain to source voltage <sup>e</sup> |  | 1000        | V    |
| V <sub>GSS</sub>      | Gate to source voltage                         |  | ±20         | V    |
| PD                    | Maximum power dissipation @                    | Maximum power dissipation @Tc=25°C                 |             | W    |
| Tc                    | Operating temperature                          | Case   | -55 to +150 | °C   |
| ΤJ                    | Operating temperature                          | Junction   | -55 to +150 | °C   |
| Ts                    | Storage temperature                            |  | -55 to +150 | °C   |
| T <sub>SOLD</sub>     | Soldering peak temperature <sup>f</sup>        |  | 260         | °C   |
| -                     | Mounting Torque                                |  | 80          | N cm |

Notes:

a. For increased stability at high current operation, see Circuit Implementation on page 3

b. Continuous switching operation

c. Definitions: dc = dc to dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency

d. ≤300 pulses in 1 second


e. In off-state, spike duty cycle D<0.01, spike duration <1µs

f. For 10 sec., 1.6mm from the case

#### **Thermal Resistance**

| Symbol           | Parameter           | Typical | Unit |
|------------------|---------------------|---------|------|
| R <sub>ojc</sub> | Junction-to-case    | 1.05    | °C/W |
| R <sub>OJA</sub> | Junction-to-ambient | 40      | °C/W |

#### **Circuit Implementation**





**Efficiency vs Output Power** 

Recommended gate drive: (0V, 12-14V) with  $R_{G(tot)}$  = 22-30 $\Omega$ , where  $R_{G(tot)}$  =  $R_{G}$  +  $R_{DRIVER}$ 

| Required DC Link RC Snubber (RC <sub>DCL</sub> ) <sup>a</sup> | Recommended Switching Node RC Snubber (RC <sub>SN</sub> ) $^{\rm b}$ |  |
|---|--|--|
| [10nF + 8Ω] x 2   | 100pF + 10Ω  |  |

Notes:

a.  $\ensuremath{\mathsf{RC}_{\mathsf{DCL}}}$  should be placed as close as possible to the drain pin

b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2)

# **TP90H050WS**

#### Electrical Parameters (T\_=25°C unless otherwise stated)


| Symbol                  | Parameter                                      | Min | Тур  | Max  | Unit  | Test Conditions  |  |
|-------------------------|--|-----|------|------|-------|--|--|
| Forward D               | evice Characteristics                          | 1   | 1    | 8    | 1     | I  |  |
| V <sub>(BL)DSS</sub>    | Maximum drain-source voltage                   | 900 | -    | _    | V     | V <sub>GS</sub> =0V  |  |
| $V_{\text{GS(th)}}$     | Gate threshold voltage                         | 3.4 | 3.9  | 4.4  | V     |  |  |
| $\Delta V_{GS(th)}/T_J$ | Gate threshold voltage temperature coefficient | _   | -6.5 | _    | mV/°C | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =0.7mA                 |  |
| D                       | Drain-source on-resistance <sup>a</sup>        | -   | 50   | 63   | mΩ    | V <sub>GS</sub> =10V, I <sub>D</sub> =22A                                |  |
| $R_{DS(on)eff}$         |  | _   | 105  | _    |       | V <sub>GS</sub> =10V, I <sub>D</sub> =22A, T <sub>J</sub> =150°C         |  |
|                         |  | -   | 4    | 40   |       | V <sub>DS</sub> =900V, V <sub>GS</sub> =0V                               |  |
| I <sub>DSS</sub>        | Drain-to-source leakage current                | -   | 15   | -    | μA    | V <sub>DS</sub> =900V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C        |  |
|                         | Gate-to-source forward leakage current         | _   | _    | 100  |       | V <sub>GS</sub> =20V   |  |
| I <sub>GSS</sub>        | Gate-to-source reverse leakage current         | _   | -    | -100 | nA    | V <sub>GS</sub> =-20V  |  |
| CISS                    | Input capacitance                              | -   | 1000 | -    |       | V <sub>GS</sub> =0V, V <sub>DS</sub> =600V, <i>f</i> =1MHz               |  |
| Coss                    | Output capacitance                             | -   | 115  | _    | pF    |  |  |
| C <sub>RSS</sub>        | Reverse transfer capacitance                   | -   | 3.5  | -    |       |  |  |
| C <sub>O(er)</sub>      | Output capacitance, energy related b           | -   | 153  | _    | pF    | $V_{GS}$ =0V, $V_{DS}$ =0V to 600V                                       |  |
| C <sub>O(tr)</sub>      | Output capacitance, time related °             | -   | 260  | _    | - pr  |  |  |
| $Q_{G}$                 | Total gate charge                              | -   | 15   | -    |       | V <sub>DS</sub> =600V, V <sub>GS</sub> =10V, I <sub>D</sub> =22A         |  |
| Q <sub>GS</sub>         | Gate-source charge                             | -   | 5    | _    | nC    |  |  |
| $\mathbf{Q}_{GD}$       | Gate-drain charge                              | -   | 4.7  | _    |       |  |  |
| Qoss                    | Output charge                                  | -   | 155  | -    | nC    | $V_{GS}$ =0V, $V_{DS}$ =0V to 600V                                       |  |
| t <sub>D(on)</sub>      | Turn-on delay                                  | _   | 48   | _    |       |  |  |
| t <sub>R</sub>          | Rise time                                      | _   | 12   | _    |       | $V_{DS}$ =600V, $V_{GS}$ =10V, $I_D$ =22A $R_G$ =25 $\Omega$ , 4A driver |  |
| $t_{\text{D(off)}}$     | Turn-off delay                                 | -   | 70   | _    | ns    |  |  |
| t <sub>F</sub>          | Fall time                                      | _   | 12   | _    | -     |  |  |
| Reverse D               | Device Characteristics                         | 1   |      |      |       |  |  |
| Is                      | Reverse current                                | _   | _    | 22   | A     | $V_{GS}$ =0V, T <sub>C</sub> =100°C,<br>≤25% duty cycle                  |  |
| V <sub>SD</sub>         | Reverse voltage <sup>a</sup>                   | -   | 2.2  | 2.6  | v     | V <sub>GS</sub> =0V, I <sub>S</sub> =22A                                 |  |
|                         |  | _   | 1.6  | 1.9  |       | V <sub>GS</sub> =OV, I <sub>S</sub> =11A                                 |  |
| t <sub>RR</sub>         | Reverse recovery time                          | _   | 53   | _    | ns    | Is=22A, V <sub>DD</sub> =600V,   |  |
| Q <sub>RR</sub>         | Reverse recovery charge                        | _   | 156  | _    | nC    | di/dt=1000A/µs   |  |

Notes:

a. Reflects both static and dynamic on-resistance; dynamic on-resistance test setup and waveform; see Figures 14 and 15 for conditions

b. Equivalent capacitance to give same stored energy from OV to 600V

c. Equivalent capacitance to give same charging time from OV to 600V











Figure 1. Typical Output Characteristics T\_J=25 ° C Parameter:  $V_{GS}$ 














#### Typical Characteristics (Tc=25 $^{\circ}$ C unless otherwise stated)




Figure 5. Typical Capacitance

 $V_{GS}$ =0V, f=1MHz






Figure 6. Typical Coss Stored Energy









Figure 8. Typical Gate Charge I<sub>DS</sub>=22A, V<sub>DS</sub>=600V






Figure 9. Power Dissipation







Figure 10. Current Derating Pulse width  $\leq$  10µs, V\_{GS}  $\geq$  10V









Typical Characteristics (Tc=25  $^{\circ}$ C unless otherwise stated)





Figure 13. Safe Operating Area  $T_c=25$  °C

#### **Test Circuits and Waveforms**



**Figure 14. Switching Time Test Circuit** (see Circuit Implementation on page 3 for methods to ensure clean switching)




Figure 16. Diode Characteristics Test Circuit

R<sub>SNS</sub>

DUT

Vos







Figure 15. Switching Time Waveform











9

#### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

#### When Evaluating Transphorm GaN Devices:

| DO  | DO NOT   |
|---|--|
| Minimize circuit inductance by keeping traces short, both in the drive and power loop                       | Twist the pins of TO-220 or TO-247 to accommodate GDS board layout |
| Minimize lead length of TO-220 and TO-247 package when mounting to the PCB                                  | Use long traces in drive circuit, long lead length of the devices  |
| Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points | Use differential mode probe or probe ground clip with long wire    |
| See AN0003: Printed Circuit Board Layout and Probing  | ·  |


#### **GaN Design Resources**

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

#### Mechanical

#### 3 Lead TO-247 Package



# **TP90H050WS**

### **Revision History**

| Version | Date       | Change(s)  |  |
|---------|------------|--|--|
| 0.1     | 10/27/2017 | Release preliminary datasheet                      |  |
| 0.2     | 11/20/2018 | preliminary datasheet Add max mouting torque       |  |
| 0.3     | 02/27/2020 | preliminary datasheet Updated Qrr Coss Qoss and Qg |  |
| 1.1     | 07/07/2020 | Datasheet Completed                                |  |

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Transphorm: TP90H050WS