

TP65H035G4WS

650V SuperGaN® FET in TO-247 (source tab)

Description

The TP65H035G4WS 650V, 35 m Ω gallium nitride (GaN) FET is a normally-off device using Transphorm's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.


The Gen IV SuperGaN[®] platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

Related Literature

- AN0009: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing

Ordering Information

Part Number	Package	Package Configuration
TP65H035G4WS	3 lead T0-247	Source



Features


- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Enhanced inrush current capability
- Very low QRR
- Reduced crossover loss

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- · Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter



Kev Specifications

V _{DSS} (V)	650
V _{DSS(TR)} (V)	800
$R_{DS(on)eff}(m\Omega)$ max*	41
Q _{RR} (nC) typ	150
Q _G (nC) typ	22

 * Dynamic on-resistance; see Figures 19 and 20

Absolute Maximum Ratings (Tc=25°C unless otherwise stated.)


Symbol	Parameter		Limit Value	Unit	
V _{DSS}	Drain to source voltage (T _J = -	55°C to 150°C)	650		
V _{DSS(TR)}	Transient drain to source volta	age ^a	800	V	
V _{GSS}	Gate to source voltage		±20		
PD	Maximum power dissipation @	Maximum power dissipation @Tc=25°C		W	
	Continuous drain current @Tc	Continuous drain current @Tc=25°C b		A	
ID	Continuous drain current @Tc=100°C b		29.5	A	
I _{DM}	Pulsed drain current (pulse w	Pulsed drain current (pulse width: 10µs)		А	
Tc	Operating topporature	Case	-55 to +150	°C	
ΤJ	Operating temperature Junction		-55 to +150	°C	
Ts	Storage temperature	Storage temperature		°C	
TSOLD	Soldering peak temperature °		260	°C	

Notes:

a. In off-state, spike duration <30µs, none repetitive.

b. For increased stability at high current operation, see Circuit Implementation on page 3

c. For 10 sec., 1.6mm from the case




Primary Switch Voltage Stress (264 V AC)

Thermal Resistance

Symbol	Parameter	Мах	Unit	
R _{ejc}	Junction-to-case	0.8	°C/W	
R _{ØJA}	Junction-to-ambient	40	°C/W	

Circuit Implementation



Simplified Half-bridge Schematic (See also on Figure ${\bf 15}$)

For additional gate driver options/configurations, please see Application Note $\underline{\text{ANOOO9}}$

Layout Recommendations Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop: (For reference see page 13)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Recommended gate drive: (OV, 12V) with $R_{G}\text{=}30\Omega$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC $_{\mbox{DCL}})$ $^{\rm e}$	Recommended Switching Node RC Snubber (RC _{SN}) ^f		
$200-270\Omega$ at 100MHz	[4.7nF + 5Ω] x 2	Not necessary f		

Notes:

e. RC_{DCL} should be placed as close as possible to the drain pin

f. RC_{SN} (100pF + 10 Ω) is needed only if R_G is smaller than recommendations

TP65H035G4WS

Electrical Parameters (T_J=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward D	Device Characteristics	1	1	1	1		
V _{DSS(BL)}	Drain-source voltage	650	-	_	V	V _{GS} =OV	
$V_{GS(th)}$	Gate threshold voltage	3.3	4	4.8	V		
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature co- efficient	_	-6.5	_	mV/°C	V _{DS} =V _{GS} , I _D =1mA	
R _{DS(on)eff}	Drain-source on-resistance g	_	35	41	mΩ	V_{GS} =10V, I_{D} =30A	
TOS(on)eπ		-	72	_	11152	V _{GS} =10V, I _D =30A, T _J =150°C	
I _{DSS}	Drain-to-source leakage current	_	3	30	μA	V _{DS} =650V, V _{GS} =0V	
IDSS		_	20	_	μΑ	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
	Gate-to-source forward leakage current	-	_	400		V _{GS} =20V	
I _{GSS}	Gate-to-source reverse leakage current	_	_	-400	nA	V _{GS} =-20V	
CISS	Input capacitance	_	1500	_		V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
Coss	Output capacitance	-	147	_	pF		
C _{RSS}	Reverse transfer capacitance	-	5	_	-		
C _{O(er)}	Output capacitance, energy related h	-	220	_		V_{GS} =0V, V_{DS} =0V to 400V	
C _{O(tr)}	Output capacitance, time related ⁱ	-	380	_	рF		
Q _G	Total gate charge	-	22	_		V _{DS} =400V, V _{GS} =0V to 10V,	
Q _{GS}	Gate-source charge	-	8.4	_	nC		
Q_{GD}	Gate-drain charge	-	6.6	_	-		
Qoss	Output charge	-	150	_	nC	V_{GS} =0V, V_{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	-	60	_		V_{DS} =400V, V_{GS} =0V to 12V, R _G =30 Ω , I _D =32A, Z _{FB} =240 Ω at 100MHz (See Figure 15)	
t _R	Rise time	_	10	_			
$t_{\text{D(off)}}$	Turn-off delay	-	94	_	ns		
t _F	Fall time	_	10	_	1		
E _{off}	Turn off Energy	-	82	_	μJ	V _{DS} =400V, V _{GS} =0V to 12V,	
Eon	Turn on Energy	_	206	_	μJ	R _G =30Ω, I _D =32A, Z _{FB} =180Ω at 100MHz	

Notes:

g. Dynamic $R_{\text{DS(on)}},\,100\%$ tested; see Figures 19 and 20 for test circuit and conditions

h. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V

i. Equivalent capacitance to give same charging time as V_{DS} rises from OV to 400V

TP65H035G4WS

Electrical Parameters (T_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Dev	Reverse Device Characteristics						
Is	Reverse current	_	_	29.5	A	V_{GS} =0V, T _C =100°C ≤25% duty cycle	
V	Reverse voltage ^j	_	1.8	-	V	V _{GS} =0V, I _S =32A	
V_{SD}		_	1.3	_		V _{GS} =0V, I _S =16A	
t _{RR}	Reverse recovery time	_	59	_	ns	I _S =32A, V _{DD} =400V,	
Q _{RR}	Reverse recovery charge	_	150	_	nC	di/dt=1000A/µs	
(di/dt) _{RM}	Reverse diode di/dt ^k	_	_	3200	A/µs	Circuit implementation and parameters on page 3	

Notes:

j. Includes dynamic R_{DS(on)} effect

k. Reverse conduction di/dt will not exceed this max value with recommended R_G.

Typical Characteristics (Tc=25°C unless otherwise stated)








Figure 1. Typical Output Characteristics T_J=25 $^{\circ}$ C Parameter: V_{GS}
















Typical Characteristics (Tc=25 °C unless otherwise stated)







Typical Characteristics (Tc=25°C unless otherwise stated)






Figure 9. Power Dissipation

Figure 10. Current Derating Pulse width \leq 10µs, V_{GS} \geq 10V









Figure 12. Transient Thermal Resistance

175








Figure 13. Safe Operating Area Tc=25°C





Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 17. Diode Characteristics Test Circuit




Figure 19. Dynamic R_{DS(on)eff} Test Circuit




Figure 16. Switching Time Waveform




Figure 18. Diode Recovery Waveform






Figure 20. Dynamic RDS(on)eff Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	·


GaN Design Resources


The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

Mechanical

3 Lead TO-247 Package






Half-bridge Reference Schematic and PCB Layout

Half-bridge layout Sample (Top Layer)

Half-bridge layout Sample (Bottom Layer)



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Transphorm: TP65H035G4WS