

650V SuperGaN® FET in TOLL (source tab)

Description

The TP65H035G4QS 650V, 35 mΩ gallium nitride (GaN) FET is a normally-off device using Transphorm's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

Related Literature


- [AN0009](#): Recommended External Circuitry for GaN FETs
- [AN0003](#): Printed Circuit Board Layout and Probing
- [AN0014](#): Low cost driver solution

Ordering Information


Part Number	Package	Package Configuration
TP65H035G4QS-TR	10x12mm TOLL	Source

* "-TR" suffix refers to tape and reel. Refer to AN0012 for details.

**TP65H035G4QS
TOLL**
(bottom view)



Cascode Schematic Symbol



Cascode Device Structure

Features

- JEDEC qualified GaN technology
- Dynamic $R_{DS(on)eff}$ production tested
- Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Enhanced inrush current capability
- Very low Q_{RR}
- Reduced crossover loss
- Kelvin source for low inductance gate return path

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design
- Pin-to-pin drop-in with e-mode GaN

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor



Key Specifications

V_{DSS} (V)	650
$V_{(TR)DSS}$ (V)	800
$R_{DS(on)eff}$ (mΩ) max*	41
Q_{RR} (nC) typ	150
Q_G (nC) typ	22

* Dynamic on-resistance; ; see Figures 20 and 21

TP65H035G4QS

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V_{DSS}	Drain to source voltage ($T_J = -55^\circ\text{C}$ to 150°C)		650	V
$V_{(TR)DSS}$	Transient drain to source voltage ^(a)		800	
V_{GSS}	Gate to source voltage		± 20	
P_D	Maximum power dissipation @ $T_c=25^\circ\text{C}$		156	W
I_D	Continuous drain current @ $T_c=25^\circ\text{C}$ ^(b)		46.5	A
	Continuous drain current @ $T_c=100^\circ\text{C}$ ^(b)		29.5	A
I_{DM}	Pulsed drain current (pulse width: 10 μs)		240	A
T_c	Operating temperature	Case	-55 to +150	$^\circ\text{C}$
T_J		Junction	-55 to +150	$^\circ\text{C}$
T_S	Storage temperature		-55 to +150	$^\circ\text{C}$
T_{SOLD}	Reflow soldering temperature ^(c)		260	$^\circ\text{C}$

Notes:


- a. In off-state, spike duty cycle $D < 0.01$, spike duration $< 30\mu\text{s}$, none repetitive
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Reflow MSL3

Thermal Resistance

Symbol	Parameter	Max	Unit
$R_{\theta JC}$	Junction-to-case	0.8	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-ambient	45	$^\circ\text{C/W}$

TP65H035G4QS

Circuit Implementation



**Simplified half-bridge hard switching schematic
(See also on Figure 16)**

For additional gate driver options/configurations, please see Application Note [AN0009](#)

Layout Recommendations for hard switching Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact (using Kelvin source)
- Minimize coupling with power loop

Power loop: (For reference see page 12)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus noise filter (RC(DCL)) to reduce voltage ringing
- Add Switching node snubber for high current operation

Parameter	Symbol	Value
Single Gate Resistor	R_G ($R_{G(OFF)}$ only)	$30\ \Omega$ (D1/D2/ $R_{G(ON)}$: NS)
Dual Gate Resistor	$R_{G(ON)} / R_{G(OFF)}$	$15\ \Omega / 30\ \Omega$
Dual Gate Resistor	Effective $R_{G(ON)} / R_{G(OFF)}$	$10\ \Omega / 30\ \Omega$
Operating frequency	F_{SW}	60~100 kHz
Steering Diode	D1/D2	1N4001 or B0540WS-7
Gate Ferrite Bead	FB	$180 - 270\ \Omega$ at 100MHz ^(d)
Gate-to-source Resistor	R1/R2	$10\ k\Omega$
DC Link RC Noise Filter	RC_{DCL}	$[4.7\ nF + 5\ \Omega] \times 2$ or $[10\ nF + 2.3\ \Omega]$
Switching Node RC Snub-	RC_{SN}	Not Necessary ^(e)
Gate Driver	Driver	Si8230/Si8274
Note: d. For every design and layout, a range of ferrite beads (FB) should be evaluated to help suppress any high frequency ringing e. RC_{SN} ($100\ pF + 10\ \Omega$) is needed if • R_G is smaller than recommendations • Layout is not optimized • Requires high current operation		

TP65H035G4QS

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Forward Device Characteristics						
V _{DSS(BL)}	Drain-source voltage	650	—	—	V	V _{GS} =0V
V _{GS(th)}	Gate threshold voltage	3.3	4	4.8	V	V _{DS} =V _{GS} , I _D =1mA
ΔV _{GS(th)} /T _J	Gate threshold voltage temperature coefficient	—	-6.5	—	mV/°C	
R _{DS(on)eff}	Drain-source on-resistance ^(f)	—	35	41	mΩ	V _{GS} =10V, I _D =30A
		—	72	—		V _{GS} =10V, I _D =30A, T _J =150 °C
I _{DSS}	Drain-to-source leakage current	—	3	30	μA	V _{DS} =650V, V _{GS} =0V
		—	20	—		V _{DS} =650V, V _{GS} =0V, T _J =150 °C
I _{GSS}	Gate-to-source forward leakage current	—	—	400	nA	V _{GS} =20V
	Gate-to-source reverse leakage current	—	—	-400		V _{GS} =-20V
C _{ISS}	Input capacitance	—	1500	—	pF	V _{GS} =0V, V _{DS} =400V, f=1MHz
C _{OSS}	Output capacitance	—	147	—		
C _{RSS}	Reverse transfer capacitance	—	5	—		
C _{O(er)}	Output capacitance, energy related ^(g)	—	220	—	pF	V _{GS} =0V, V _{DS} =0V to 400V
C _{O(tr)}	Output capacitance, time related ^(h)	—	380	—		
Q _G	Total gate charge	—	22	—	nC	V _{DS} =400V, V _{GS} =0V to 10V, I _D =32A
Q _{GS}	Gate-source charge	—	8.4	—		
Q _{GD}	Gate-drain charge	—	6.6	—		
Q _{OSS}	Output charge	—	150	—	nC	V _{GS} =0V, V _{DS} =0V to 400V
t _{D(on)}	Turn-on delay	—	60	—	ns	V _{DS} =400V, V _{GS} =0V to 12V, R _G =30Ω, I _D =32A, Z _{FB} =240Ω at 100MHz (See Figure 15)
t _R	Rise time	—	10	—		
t _{D(off)}	Turn-off delay	—	94	—		
t _F	Fall time	—	10	—		
E _{off}	Turn off Energy	—	53	—	μJ	V _{DS} =400V, V _{GS} =0V to 12V, R _{G(on)} =10Ω, R _{G(off)} =30Ω, I _D =30A, Z _{FB} =180Ω at 100MHz
E _{on}	Turn on Energy	—	66	—	μJ	

Notes:

f. Dynamic on-resistance; see Figures 20 and 21 for test circuit and conditions

g. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V

h. Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

TP65H035G4QS

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Reverse Device Characteristics						
I _S	Reverse current	—	—	29.5	A	V _{GS} =0V, T _C =100 °C ≤25% duty cycle
V _{SD}	Reverse voltage ⁽ⁱ⁾	—	1.8	—	V	V _{GS} =0V, I _S =32A
		—	1.3	—		V _{GS} =0V, I _S =16A
t _{RR}	Reverse recovery time	—	59	—	ns	I _S =32A, V _{DD} =400V, di/dt=1000A/ms
Q _{RR}	Reverse recovery charge ^(j)	—	0	—	nC	

Notes:

- i. Includes dynamic R_{DS(on)} effect
- j. Excludes Q_{oss}
- k. Reverse conduction di/dt will not exceed this max value with recommended R_θ

TP65H035G4QS

Typical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise stated)




Figure 1. Typical Output Characteristics $T_J=25^\circ\text{C}$
Parameter: V_{GS}




Figure 2. Typical Output Characteristics $T_J=150^\circ\text{C}$
Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics
 $V_{DS}=20\text{V}$, parameter: T_J




Figure 4. Normalized On-resistance
 $I_D=30\text{A}$, $V_{GS}=8\text{V}$

TP65H035G4QS

Typical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise stated)




Figure 5. Typical Capacitance

$V_{GS}=0V$, $f=1\text{MHz}$




Figure 6. Typical C_{OSS} Stored Energy




Figure 7. Typical Q_{OSS}




Figure 8. Typical Gate Charge

$I_{DS}=32A$, $V_{DS}=400V$

TP65H035G4QS

Typical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise stated)




Figure 9. Power Dissipation




Figure 10. Current Derating
Pulse width $\leq 10\mu\text{s}$, $V_{GS} \geq 10\text{V}$




Figure 11. Forward Characteristics of Rev. Diode
 $I_S=f(V_{SD})$, parameter: T_J




Figure 12. Transient Thermal Resistance

TP65H035G4QS

Typical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise stated)






Figure 13. Safe Operating Area $T_C=25^\circ\text{C}$



**Figure 14. Inductive Switching Loss $T_C=25^\circ\text{C}$
 $R_G=30\Omega$, $V_{DS}=400\text{V}$**



**Figure 15. Inductive Switching Loss $T_C=25^\circ\text{C}$
 $R_{G(on)}=10\Omega$, $R_{G(off)}=30\Omega$, $V_{DS}=400\text{V}$**

Test Circuits and Waveforms




Figure 16. Switching Time Test Circuit
(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 17. Switching Time Waveform




Figure 18. Diode Characteristics Test Circuit




Figure 19. Diode Recovery Waveform





Figure 19. Dynamic $R_{DS(on)eff}$ Test Circuit


Figure 20. Dynamic $R_{DS(on)eff}$ Test Circuit




$$R_{DS(ON) Eff} = V_{DS(ON)}/I_D$$

Figure 21. Dynamic $R_{DS(on)eff}$ Waveform


TP65H035G4QS



TOP VIEW



SIDE VIEW



BOTTOM VIEW

G: Gate
S: Source
KS: Kelvin
Source
D: Drain

DIM	mm		DIM	mm	
	MIN	MAX		MIN	MAX
A	2.20	2.40	H	11.48	11.88
b	0.30	0.50	K	(4.08)	
b1	0.35	0.55	K1	(4.17)	
b2	0.70	0.90	L	(9.13)	
c	0.40	0.60	L1	0.13	0.33
D	10.28	10.58	L2	0.50	0.70
D1	0.60	0.80	L3	1.10	1.30
D2	(3.30)		L4	1.10	1.30
D3	(2.77)		M	(4.23)	
E	9.70	10.10	M1	0.16	0.36
E1	(8.50)		M2	1.10	1.30
E2	(8.50)		M3	3.00	3.20
E3	(9.46)		θ	4°	10°
e	1.10	1.30	e2	4.20	4.40


TOLL_10mm x 12mm

transphorm

SCALE 1 : 1	Created: Dec 2, 2022	DRAWING NO.:ENG000513	VER. 3
SHEET 1 / 1	Revised: May 12, 2023		

TP65H035G4QS

Half-bridge Reference Schematic



TITLE: TPH TOLT

Document Number:

REV: 0v0

Sheet: 1/1

Date: not saved.

TP65H035G4QS

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note [Printed Circuit Board Layout and Probing for GaN Power Switches](#). The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003 : Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Transphorm:](#)

[TP65H035G4QS-TR](#)