# RENESAS

# TP65H300G4LSGB

650V SuperGaN<sup>®</sup> GaN FET in PQFN (source tab)

# Description

The TP65H300G4LSGB 650V, 240m $\Omega$  Gallium Nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-ofthe-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

#### **Related Literature**

- Printed Circuit Board Layout and Probing
- Recommendations for Vapor Phase Reflow
- <u>Recommended External Circuitry for GaN FETs</u>
- PQFN Tape and Reel Information


#### **Product Series and Ordering Information**

Part Number	Package	Package Configuration
TP65H300G4LSGB-TR*	8x8 PQFN	Source

\* "-TR" suffix refers to tape and reel. Refer to AN0012 for details.

#### TP65H300G4LSGB PQFN

(bottom view)



### Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- Robust design, defined by
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low Q<sub>RR</sub>
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

#### **Benefits**

- Achieves increased efficiency in both hard- and soft-switched circuits
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- · Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

#### Applications

Consumer





- Power adapters
- Low power SMPS
- Lighting

Key Specifications		
V <sub>DS</sub> (V) min	650	
V <sub>DSS(TR)</sub> (V) max	800	
$R_{DS(on)}(m\Omega)$ max*	312	
Q <sub>RR</sub> (nC) typ	23	
Q <sub>G</sub> (nC) typ	9.6	

\* Dynamic  $R_{\mbox{\tiny DS(on)}}\mbox{; see Figures 18 and 19}$ 

Symbol	Parameter		Limit Value	Unit
V <sub>DSS</sub>	Drain to source voltage (T) = -55	Drain to source voltage (T <sub>J</sub> = -55°C to 150°C)		
V <sub>DSS(TR)</sub>	Transient drain to source voltag	ge <sup>a</sup>	800	V
V <sub>GSS</sub>	Gate to source voltage	±10		
PD	Maximum power dissipation @Tc=25°C		21	W
1	Continuous drain current @Tc=25°C b		6.5	А
ID	Continuous drain current @Tc=100°C b		4.1	А
I <sub>DM</sub>	Pulsed drain current (pulse wid	Pulsed drain current (pulse width: 10µs)		А
Tc	Operating temperature	Case	-55 to +150	°C
ΤJ	Operating temperature	Junction	-55 to +150	°C
Ts	Storage temperature		-55 to +150	°C
TSOLD	Reflow soldering temperature °		260	°C


#### Absolute Maximum Ratings (T<sub>c</sub>=25 °C unless otherwise stated.)


Notes:

a. In off-state, spike duration < 30µs, Non-repetitive

b. For increased stability at high current operation, see Circuit Implementation on page 3

c. Reflow MSL3






#### **Thermal Resistance**


Symbol	Parameter	Typical	Unit
Rejc	Junction-to-case	5.5	°C/W
Roja	Junction-to-ambient <sup>d</sup>	50	°C/W

Notes:

d. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm<sup>2</sup> copper area and 70µm thickness)

#### **Circuit Implementation**





Simplified Half-bridge Schematic

Recommended gate drive: (OV, 6V) with  $R_{\mbox{\tiny G(tot)}}\mbox{=}45\mbox{-}50\mbox{}\,\Omega^{\mbox{\tiny a}}$ 

Simplified Single Ended Schematic

Recommended gate drive:

Gate drive: (0V, 6V):  $R_{G(ON)} = 50$  to 150  $\Omega$ ;  $R_{G(OFF)} = 0$  to 10  $\Omega$ Gate drive\*: (-6V, 6V):  $R_{G(ON)} = 50$  to 100  $\Omega$ ;  $R_{G(OFF)} = 0$  to 20  $\Omega$ 

\*Drop-in with discrete e-mode gate drive that level shifts any standard silicon MOSFET controller with integrated driver (i.e. NCP1342)

Gate Ferrite Bead (FB)	Required DC Link RC Snubber (RC <sub>DCL</sub> ) $^{b}$
240Ω @ 100MHz	4.7–10nF + 3.3Ω

Notes:

a. For bridge topologies only.  $R_{\mbox{\tiny G}}$  could be much smaller in single ended topologies.

b.  $\mathsf{RC}_{\scriptscriptstyle \mathsf{DCL}}$  should be placed as close as possible to the drain pin.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Forward D	Device Characteristics		1	4	1	
V <sub>DSS(BL)</sub>	Maximum drain-source voltage	650	_	_	V	V <sub>GS</sub> =0V
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	2	2.4	2.8	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =0.5mA
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	_	-5.8	_	mV/°C	
R <sub>DS(on)eff</sub>	Drain-source on-resistance <sup>a</sup>	_	240	312	- mΩ	V <sub>GS</sub> =6V, I <sub>D</sub> =6.5A, T <sub>J</sub> =25°C
<b>∩</b> DS(on)eff		_	492	_	- 11152	V <sub>GS</sub> =6V, I <sub>D</sub> =6.5A, T <sub>J</sub> =150°C
lass	Drain to source lookage current	_	1.2	12		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C
IDSS	Drain-to-source leakage current	_	8	_	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C
	Gate-to-source forward leakage current	_	-	100	- nA	V <sub>GS</sub> =12V
Igss	Gate-to-source reverse leakage current	_	_	-100		V <sub>GS</sub> =-12V
CISS	Input capacitance	_	414	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz
Coss	Output capacitance	_	16	_		
Crss	Reverse transfer capacitance	_	1	_		
C <sub>O(er)</sub>	Output capacitance, energy related b	_	24	_		V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V
C <sub>O(tr)</sub>	Output capacitance, time related °	_	47	_	- pF	
Q <sub>G</sub>	Total gate charge	_	4.5	_		V <sub>DS</sub> =400V, V <sub>GS</sub> =0V to 10V, I <sub>D</sub> =6.5A
Q <sub>GS</sub>	Gate-source charge	_	1.5	_	nC	
Q <sub>GD</sub>	Gate-drain charge	_	0.6	-	1	
Qoss	Output charge	_	19	_	nC	V <sub>GS</sub> =OV, V <sub>DS</sub> =OV to 400V
t <sub>D(on)</sub>	Turn-on delay	_	33.6	_		$V_{DS}$ =400V, $V_{GS}$ =0V to 6V, $I_D$ =6.5A, $R_G$ =65 $\Omega$ $Z_{FB}$ =330 $\Omega$ at 100MHz ( See Figure 14)
t <sub>R</sub>	Rise time		4.4	_	- ns	
t <sub>D(off)</sub>	Turn-off delay	_	20	_		
tF	Fall time	_	3.6	_	1	

Notes:

a. Dynamic  $R_{\mbox{\tiny DS(on)}}\xspace$  value; see Figures 18 and 19 for conditions

b. Equivalent capacitance to give same stored energy from  $\ensuremath{\mathsf{OV}}$  to  $\ensuremath{\mathsf{400V}}$ 


c. Equivalent capacitance to give same charging time from  $\ensuremath{\mathsf{OV}}$  to  $\ensuremath{\mathsf{400V}}$ 


#### **Electrical Parameters** (T<sub>J</sub>=25 °C unless otherwise stated)


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Dev	Reverse Device Characteristics					
ls	Reverse current	_	_	3.7	A	$\begin{array}{l} V_{GS} = 0V, \ T_C = 100\ ^\circ C, \\ \leq 20\% \ duty \ cycle \end{array}$
	Deverse veltage a	-	1.7	_	V	V <sub>GS</sub> =0V, I <sub>S</sub> =8.5A
$V_{SD}$	Reverse voltage <sup>a</sup>	_	1.2	_		V <sub>GS</sub> =0V, I <sub>S</sub> =4.5A
t <sub>RR</sub>	Reverse recovery time	-	16	_	ns	Is=10A, VDD=400V,
Q <sub>RR</sub>	Reverse recovery charge	-	23	_	nC	di/dt=1000A/ms


Notes:


a. Includes dynamic  $R_{\text{DS(on)}}$  effect
























Figure 7. Typical Qoss


Figure 8. Typical Gate Charge

I<sub>DS</sub>=10A, V<sub>DS</sub>=400V



**Figure 9. Power Dissipation** 

Figure 10. Current Derating






Figure 11. Forward Characteristics of Rev. Diode  $I_{S}{=}f(V_{SD}), \ parameter: T_{J}$ 




Figure 12. Transient Thermal Resistance





Figure 13. Safe Operating Area TC=25°C

#### **Test Circuits and Waveforms**



#### Figure 14. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Diode Characteristics Test Circuit




Figure 18. Dynamic RDS(on)eff Test Circuit




Figure 15. Switching Time Waveform





Figure 17. Diode Recovery Waveform






Figure 19. Dynamic RDS(on)eff Waveform

#### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.


#### When Evaluating Renesas GaN Devices:


DO	DO NOT		
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout		
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices		
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire		
See Printed Circuit Board Layout and Probing			

#### GaN Design Resources

The complete technical library of GaN design tools can be found at <u>Renesasusa.com/design</u>:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations





Mechanical

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Transphorm:

TDINV3000W50B-KIT