

Single Input Single Output Load Switch with Surge Protection

Features

- 2.75V to 21.5V Operating Voltage Range
- 28V Abs. Max. Rating at VBUS and VOUT
- 9mΩ typ. On-Resistance from VBUS to VOUT
- 6A Continuous Current Rating
 - ▶ 12A Pulse Current Rating (5ms)
- Over-Voltage Protection (OVP) at VBUS
 - ▶ 12.4V (OVLO_SEL = LOW)
 - ▶ 21.9V (OVLO_SEL = HIGH)
- Transient Voltage Suppression (TVS) at VBUS
 - ▶ ±200V Surge Protection (IEC61000-4-5)
 - ▶ ±8kV ESD Contact Discharge (IEC61000-4-2)
 - ▶ ±15kV ESD Air Discharge (IEC61000-4-2)
- Over-Temperature Protection (OTP)
- OV_FLAGB Open-Drain Output Flag
- VBUS detection LDO
- Active VBUS Discharge Control Input
- Active-Low Enable Logic Input
- -40°C to 85°C Operating Temperature Range
- 20-bump WLCSP 2.460 x 1.967mm (0.4mm pitch)

Brief Description

KTS1652 is a low resistance, bi-directional high current load switch with over-voltage protection, over-temperature protection and integrated TVS. The integrated TVS at VBUS is rated up to IEC61000-4-5 ±200V Surge voltage and IEC61000-4-2 Level 4 Electrostatic Discharge, which protects the downstream components from abnormal input conditions.


When VBUS is greater than V_{UVLO_BUS} , the integrated LDO provides an “always ON” power source at BUS_DET. BUS_DET voltage is regulated to typically 4.0V, regardless of the status of ENB, so to power downstream components permitting operation without an installed battery.

KTS1652 is packaged in advanced, fully “green” compliant, 2.460 x 1.967mm, 20-bump Wafer-Level Chip-Scale Package (WLCSP).

Applications

- Smartphones, Ultra-Books, Tablets

Typical Application




Ordering Information

Part Number	Marking ¹	Operating Temperature	Package
KTS1652EIAC-TA	TFYWZNAABB	-40°C to +85°C	WLCSP54-20

Pinout Diagram

WLCSP54-20



20-bump 2.460mm x 1.967mm x 0.555mm

WLCSP Package, 0.4mm pitch

Top Mark: TF = Device ID, YW = Date Code, ZN = Assembly Code, AABB = Serial Number

1. TF = Device ID, YW = Date Code, ZN = Assembly Code and AABB = Serial Number.

Pin Descriptions

Pin #	Name	Function
A2, A3, B2, B3, C2, C3	VBUS	Power Switch Input/Output and Device Power Supply.
A1, B1, C1, D1	VOUT	Power Switch Input/Output.
D2	OTG_DET	Power Supply Input for charge pump circuit during startup in OTG mode.
E1	BUS_DET	Always on LDO output powered by VBUS.
D3	ENB	Active Low Enable signal for VBUS-VOUT path. An internal 1MΩ pull-down resistor is integrated.
E2	DIS	Active High Enable signal for active discharge path at VBUS. An internal 1-MΩ pull-down resistor is integrated.
E3	OVLO_SEL	Selection of OVLO threshold. An internal 1-MΩ pull-down resistor is integrated. OVLO_SEL = LOW: → OVLO threshold = 12.4 V (typ.) OVLO_SEL = HIGH: → OVLO threshold = 21.9 V (typ.)
E4	OV_FLAGB	Open-drain type output indicating an over-voltage state. An external pull-up resistor is required.
A1, B4, C4, D4	GND	Ground. Connect this pin to system ground.

Absolute Maximum Ratings²

Symbol	Description	Value	Units
V_{VBUS}	VBUS to GND (continuous)	-0.3 to 28	V
	VBUS to GND (during IEC61000-4-5 surge event)	-5 to 36	
V_{VOUT}	VOUT to GND	-0.3 to 28	V
V_{BUS_DET}	BUS_DET to GND	-0.3 to 6	V
V_I and V_O	OV_FLAGB, DIS, ENB, OVLO_SEL, OTG_DET to GND	-0.3 to 6	V
$I_{VBUS-VOUT}$	Maximum Switch Current (continuous)	6	A
	Peak Switch Current (duration is Pd limited)	12	
I_{BUS_DET}	BUS_DET Maximum Switch Current (continuous)	> 10	mA
T_J	Operating Temperature Range	-40 to 150	°C
T_S	Storage Temperature Range	-65 to 150	°C
T_{LEAD}	Maximum Soldering Temperature (at leads, 10 sec)	260	°C

ESD and Surge Ratings³

Symbol	Description	Value	Units
V_{ESD_HBM}	JEDEC JS-001-2017 Human Body Model (all pins)	±2	kV
V_{ESD_CD}	IEC61000-4-2 Contact Discharge (VBUS)	±8	kV
V_{ESD_AGD}	IEC61000-4-2 Air Gap Discharge (VBUS)	±15	kV
V_{SURGE}	IEC61000-4-5 Surge (VBUS to GND)	±200	V

Thermal Capabilities⁴

Symbol	Description	Value	Units
Θ_{JA}	Thermal Resistance – Junction to Ambient	74	°C/W
P_D	Maximum Power Dissipation at 25°C ($T_J = 125^\circ\text{C}$)	1.35	W
$\Delta P_D/\Delta T$	Derating Factor Above $T_A = 25^\circ\text{C}$	-13.5	mW/°C

(continued next page)

- Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.
- ESD and Surge Ratings conform to JEDEC and IEC industry standards. Some pins may have higher performance. Surge ratings apply with chip enabled, disabled, or unpowered, unless otherwise noted.
- Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to an EV board.

Recommended Operating Conditions

Symbol	Description	Value	Units
V_{BUS}	VBUS Supply Voltage	2.75 to 21.5	V
V_{OUT}	VOUT Output Voltage	2.75 to 21.5	V
V_{BUS_DET}	BUS_DET Output Voltage	3 to 5.5	V
V_I, V_O	Logic Input and Output Voltage	0 to 5.5	V
C_{BUS}	Input Capacitance	1 to 10 50	μF V
C_{OUT}	Output Capacitance	1 to 10 25	μF V
C_{BUS_DET}	Output Capacitance	1 6.3	μF V
T_A	Ambient Operating Temperature Range	-40 to 85	°C
T_J	Die Operating Temperature Range	-40 to 125	°C

(continued next page)

Electrical Characteristics⁵

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operating range of $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{BUS} = 2.75\text{V}$ to 21.5V . Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{BUS} = 5\text{V}$, $I_{BUS} \leq 2\text{A}$, $ENB = \text{DIS} = \text{LOW}$, $OVLO_SEL = \text{Low}$ and $C_{BUS} = 1\mu\text{F}$.

VBUS Supply Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{BUS}	Input Voltage Operating Range		2.75		21.5	V
V_{UVLO_BUS}	Under-Voltage Lockout	V_{BUS} rising threshold Hysteresis	2.25	2.5 150	2.75	V mV
I_{Q_BUS}	No-Load Supply Current	$V_{BUS} = 5\text{V}$, $V_{OUT} = \text{open}$		90 90	140 140	μA

VBUS to VOUT Switch Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
R_{ON_VOUT}	Switch On-Resistance	$I_{VOUT} = 200\text{mA}$, $T_A = 25^{\circ}\text{C}$		9 9 9	12 12 12	$\text{m}\Omega$
t_{ON_VOUT}	Switch Turn-On Time ⁶	$R_L = 100\Omega$, $C_{VOUT} = 1\mu\text{F}$		1	3	ms
t_{DOFF_VOUT} ⁷	Switch Turn-Off Response Time ⁸	$R_L = 100\Omega$, $C_{VOUT} = 1\mu\text{F}$			50 50	ns
t_{DEB_VOUT}	VBUS Debounce Time ⁹			15	20	ms

Over-Voltage Protection (OVP) Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{BUS_OVLO}	Internal Over-Voltage Protection	$OVLO_SEL = L$ V_{BUS} rising V_{BUS} falling	12.1 21.4	12.4 12.1 21.9 21.5	12.7 22.4	V
I_{IN_OVLO}	OVLO Supply Current ¹⁰	$OVLO_SEL = L$, $V_{BUS} = 15\text{V}$ $OVLO_SEL = H$, $V_{BUS} = 23\text{V}$		120 160	160 180	μA
V_{OUT_MAX} ⁷	Maximum VOUT during positive surge ¹¹	$V_{BUS} = 11\text{V}$, +200V Surge, $OVLO_SEL = L$ $V_{BUS} = 21\text{V}$, +200V Surge, $OVLO_SEL = H$			15 23	V

5. Device is guaranteed to meet performance specifications over the -40°C to $+85^{\circ}\text{C}$ operating temperature range by design, characterization, and correlation with statistical process controls.

6. t_{ON_VOUT} is time from the specified test condition and from $V_{VOUT} = 10\% \cdot V_{VBUS}$ until $V_{VOUT} = 90\% \cdot V_{VBUS}$.

7. Guaranteed by design, characterization, and statistical process control methods; not production tested.

8. t_{DOFF_VOUT} is time from $V_{BUS} = V_{BUS_OVLO}$ to VOUT stop rising. Measured when VBUS rises from 0V to 15V ($OVLO_SEL = L$) or from 0V to 25V ($OVLO_SEL = H$) at 14V/ μs Slew Rate.

9. t_{DEB_VOUT} is time from $V_{BUS_OVLO} \leq V_{BUS} < V_{BUS_OVLO}$ to $V_{OUT} = 0.1 \times V_{BUS}$.

10. I_{IN_OVLO} is VBUS input current measured using the specified test condition, together with $V_{OUT} = \text{open}$ and $ENB = L$.

11. V_{OUT_MAX} is measured using the specified test condition, together with $ENB = L$, $V_{OUT} = \text{Open}$ and without any C_{VOUT} .

Electrical Characteristics⁵

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operating range of $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{BUS} = 2.75\text{V}$ to 21.5V . Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{BUS} = 5\text{V}$, $I_{BUS} \leq 2\text{A}$, $ENB = DIS = \text{LOW}$, $OVLO_SEL = \text{Low}$ and $C_{BUS} = 1\mu\text{F}$.

Active VBUS Discharge Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
R_{VBUS_DIS}	VBUS Discharge Resistance ¹²	$V_{BUS} = 5\text{V}$, $DIS = 1.8\text{V}$		550		Ω
$t_{VBUS_DIS_ON}$	VBUS Discharge ON Delay Time ¹³	$V_{OUT} = 5\text{V}$, DIS pin from Low to High		200		ns
t_{VBUS_DIS}	VBUS Discharge Time ¹⁴	$V_{OUT} = 5\text{V}$, $C_{VBUS} = C_{OUT} = 1\mu\text{F}$, DIS pin from 0V to 1.8V		1.1	5	ms
$t_{VBUS_DIS_OFF}$	VBUS Discharge OFF Delay Time ¹⁵	$V_{OUT} = 5\text{V}$, DIS pin from High to Low		1	3	μs

OTG Mode (VOUT to VBUS) Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{OUT}	Output Voltage Operating Range		2.75		21.5	V
$V_{OTG_DET_UVLO}$	OTG_DET Under-Voltage Lockout	V_{OTG_DET} rising threshold V_{OTG_DET} falling threshold	2.80	2.95 2.80	3.10	V V
$I_{IN_OTG_DET}$	OTG_DET Input Supply Current ¹⁶	$OTG_DET = 2.5\text{V}$, $V_{OUT} = 0\text{V}$ $OTG_DET = 5\text{V}$, $V_{OUT} = 0\text{V}$ $OTG_DET = 4.5\text{V}$, $V_{OUT} = 5\text{V}$ $OTG_DET = 0\text{V}$, $V_{OUT} = 5\text{V}$		0.2 50 0.4 < 0.1	1 120 1 1	μA
R_{ON_OTG}	Switch On-Resistance in OTG mode	$V_{OUT} = 5\text{V}$, $I_{BUS} = -200\text{mA}$, $T_A = 25^{\circ}\text{C}$		9	12	$\text{m}\Omega$
t_{DON_OTG}	OTG_DET Startup Delay Time ¹⁷	$T_A = -40^{\circ}\text{C}$ to 85°C		0.6	1	ms

BUS_DET Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{BUS_DET}	BUS_DET Regulation Output Voltage	$V_{BUS} = 5\text{V} / 21\text{V}$, $I_{BUS_DET} = 0\text{mA} / 10\text{mA}$, $C_{BUS_DET} = 1\mu\text{F}$	3.8	4.0	4.2	V
$t_{START_BUS_DET}$	Soft-Start Current Limit Done Time ¹⁸			37		ms

12. R_{VBUS_DIS} can be higher than 550Ω when $DIS < 1.8\text{V}$ or lower than 550Ω when $DIS > 1.8\text{V}$.

13. $t_{VBUS_DIS_ON}$ is time from $DIS = L \rightarrow H$ until Discharge path is ON ($I_{OUT} = I_{BUS} + \text{Discharge current}$).

14. t_{VBUS_DIS} is time from when VBUS first begins to fall until $V_{BUS} = 10\% \cdot V_{OUT}$, once $DIS = ENB = \text{LOW} \rightarrow \text{HIGH}$ and V_{OUT} source is removed at the same time.

15. $t_{VBUS_DIS_OFF}$ is time from $DIS = H \rightarrow L$ until Discharge path is OFF ($I_{OUT} = I_{BUS}$).

16. $I_{IN_OTG_DET}$ is OTG_DET input current measured using specified test condition, together with $ENB = L$, $V_{BUS} = \text{Open}$, $T_A = -40^{\circ}\text{C}$ to 85°C .

17. t_{DON_OTG} is time from $OTG_DET \geq V_{OTG_DET_UVLO}$ to $V_{BUS} = V_{OUT}$ (Charge Pump Output Enable).

18. $t_{START_BUS_DET}$ is time from $V_{BUS} \geq V_{BUS_UVLO}$ to $BUS_DET = 10\%$ of target value.

Electrical Characteristics⁵

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operating range of $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{BUS} = 2.75\text{V}$ to 21.5V . Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{BUS} = 5\text{V}$, $I_{BUS} \leq 2\text{A}$, $\text{ENB} = \text{DIS} = \text{LOW}$, $\text{OVLO_SEL} = \text{Low}$ and $C_{BUS} = 1\mu\text{F}$.

Transient Voltage Suppression (TVS) Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{RW_P}	Positive Reserve Working Voltage				28	V
V_{BR_P}	Positive Breakdown Voltage	$I_{VBUS} = 1\text{mA}$, $T_A = 25^{\circ}\text{C}$	30	32	34	V
$V_{CL_P}^{19}$	Positive Clamping Voltage	+200V Surge			40	V
$I_{IN_PK_P}^{19}$	Positive Peak Surge Current	+200V Surge			100	A
V_{F_TVS}	Forward Voltage	$I_{VBUS} = -10\text{mA}$	0.2	0.6	0.8	V
$V_{CL_N}^{19}$	Negative Clamping Voltage	-200V Surge	-6			V
$I_{IN_PK_N}^{19}$	Negative Peak Surge Current	-200V Surge	-100			A

Over-Temperature Protection (OTP) Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
T_{OTP}^{19}	IC Junction Over-Temperature Protection	T_J rising threshold Hysteresis		145 20		$^{\circ}\text{C}$ $^{\circ}\text{C}$

Logic Pin Specifications (OV_FLAGB, ENB, DIS, OVLO_SEL)

Symbol	Description	Conditions	Min	Typ	Max	Units
OV_FLAGB						
$V_{OV_FLAGB_OL}$	Output Logic Low	$V_{IO} = 1.2\text{V}/1.8\text{V}$, $R_{pu} = 100\text{k}\Omega$			0.36	V
$t_{OV_FLAGB_DELAY}$	OV_FLAGB Assertion Delay Time ²⁰	$\text{ENB} = \text{H/L}$			3	μs
$t_{OV_FLAGB_REC}$	OV_FLAGB Recovery Debounce Time ²¹	$\text{ENB} = \text{L}$ $\text{ENB} = \text{H}$	16 100	20 140		ms μs
ENB, DIS, OVLO_SEL						
V_{IH1}	Input Logic High	$V_{IO} = 1.2\text{V}/1.8\text{V}$	0.84			V
V_{IL1}	Input Logic Low	$V_{IO} = 1.2\text{V}/1.8\text{V}$			0.54	V
R_{I_PD}	Input Logic Pull-Down			1		$\text{M}\Omega$

¹⁹ Guaranteed by design, characterization, and statistical process control methods; not production tested.

²⁰ $t_{OV_FLAGB_DELAY}$ is time from $V_{BUS} \geq V_{BUS_OVLO}$ to $\text{OV_FLAGB} = \text{L}$. When $\text{ENB} = \text{H}$, Initial V_{BUS} voltage is expected to settle at $\geq V_{BUS_UVLO}$ and $< V_{BUS_OVLO}$ for a long time before the over-voltage event.

²¹ $t_{OV_FLAGB_REC}$ is time from $V_{BUS} \leq V_{BUS_OLVO}$ to $\text{OV_FLAGB} = \text{H}$. When $\text{ENB} = \text{L}$, OV_FLAGB Recovery Debounce Time should always be longer than V_{BUS} debounce time + Switch Turn-on delay.

Timing Diagrams




Figure 1. VBUS Ramp-up, Ramp down and ENB Toggling




Figure 2. Over Voltage Protection (OVP) Trigger and Recover

The diagram illustrates the timing relationships between several signals during a USB OTG session:

- V_{OUT_init}**: Initial output voltage level.
- V_{OUT}**: Output voltage, which ramps up from $10\% \cdot V_{OUT_init}$ to V_{OUT_init} during the T_{DEB_VOUT} (debounce) period.
- V_{BUS}**: VBUS voltage, which ramps down from V_{OUT_init} to V_{BUS_UVLO} during the T_{DEB_VOUT} period. It then ramps back up to V_{OUT_init} during another T_{DEB_VOUT} period.
- I_{OUT}**: Output current, which is high during the initial ramp-up and then drops to zero during the T_{DEB_VOUT} period.
- DIS**: Discharge pin signal, which is high during the initial ramp-up and then drops to zero during the T_{DEB_VOUT} period.
- ENB**: Enable pin signal, which is high during the initial ramp-up and then drops to zero during the T_{DEB_VOUT} period.
- OTG_DET**: OTG detect signal, which is high during the initial ramp-up and then drops to zero during the T_{DEB_VOUT} period.
- Timers**: T_{DON_OTG} (On-Time Out of The Ground) and T_{VBUS_DIS} (VBUS Discharge Time) are indicated by dashed lines.
- Thresholds**: V_{DIODE} (diode drop), V_{BUS_UVLO} (VBUS Under-Voltage Lockout), and $V_{OTG_DET_UVLO}$ (OTG Detect Under-Voltage Lockout) are marked.
- Other Labels**: $-hys$ (hysteresis) is shown for the V_{BUS_UVLO} threshold.

The diagram illustrates the timing of VBUS detection. It shows three main signals: V_{OUT} (black), V_{BUS} (green), and BUS_DET (orange). The BUS_DET signal is active (high) when V_{BUS} is above a threshold V_{BUS_DET} . The ENB signal is a pulse that enables the detection. The OTG_DET signal is a pulse that occurs after V_{BUS} is detected. The diagram shows two cases for V_{OUT_init} : $V_{OUT_init} < Typ V_{BUS_DET}$ and $V_{OUT_init} > Typ V_{BUS_DET}$. Key timing parameters include T_{DEB_VOUT} (debounce time for V_{OUT}), $T_{START_BUS_DET}$ (time from V_{BUS} rising to BUS_DET going high), and T_{DEB_VOUT} (debounce time for BUS_DET going low). Voltage levels V_{DIODE} , V_{BUS_DET} , and V_{BUS_UVLO} are also indicated.

Kinetic Technologies Confidential

Timing Diagrams




Figure 5. Over Temperature Protection (OTP)

Timing Diagrams





Figure 6. VBUS Surge per IEC61000-4-5 Standard


Typical Characteristics

$V_{BUS} = 5V$, $ENB = GND$, $DIS = GND$, $OVLO_SEL = GND$, $C_{VBUS} = 1\mu F$, $C_{OUT} = 1\mu F$, $CBUS_DET = 1\mu F$ and $T_A = +25^\circ C$ unless specified otherwise.


No-Load Supply Current vs. VIN Voltage
($ENB = Low/High$, $OVLO_SEL = High$)




BUS_DET Regulation Voltage vs. VBUS Voltage
($IBUS_DET = 10mA$)




OVP Threshold vs. Temperature
($OVLO_SEL = Low$)




OVP Threshold vs. Temperature
($OVLO_SEL = High$)



Switch On-Resistance vs. VIN




Switch On-Resistance vs. Load Current
($VIN = 5V$ or $12V$ or $21V$)




Typical Characteristics

$V_{BUS} = 5V$, $ENB = GND$, $DIS = GND$, $OVLO_SEL = GND$, $C_{VBUS} = 1\mu F$, $C_{OUT} = 1\mu F$, $CBUS_DET = 1\mu F$ and $T_A = +25^\circ C$ unless specified otherwise.


Enable Turn-on, Turn-off Response
(100 Ω load)




OVP Response with OV_FLAGB and Recovery
(100 Ω load, V_{BUS} from 10V to 15V to 10V)




Surge Transient Response
($V_{BUS} = 11VDC$, +200V Surge, $OVLO_SEL = Low$)




Surge Transient Response
($V_{BUS} = 21VDC$, +200V Surge, $OVLO_SEL = High$)



Surge Transient Response
($V_{BUS} = 11VDC$, -200V Surge, $OVLO_SEL = Low$)



Surge Transient Response
($V_{BUS} = 21VDC$, -200V Surge, $OVLO_SEL = High$)



Functional Block Diagram




Figure 7. Functional Block Diagram

Functional Description

KTS1652 is a low resistance, bi-directional high current load switch with over-voltage protection, over-temperature protection and integrated TVS. The integrated TVS at VBUS is designed to protect against IEC61000-4-5 ±200V Surge voltage and IEC61000-4-2 Level 4 Electrostatic Discharge, which safeguards the downstream components from abnormal input conditions.

The power switch connected VBUS to VOUT is a low resistance MOSFET switch, which is typically 9mΩ. It is intended to be used on VBUS in USB-C to protect against abnormal voltage and current conditions from a power source to a load. VBUS to VOUT is dedicated to sink current, up to 6A, from VBUS to system side; but can also source the same amount of current from system side to VBUS in OTG mode.

Under-Voltage Lockout (UVLO)

When $V_{BUS} < V_{UVLO_BUS}$, the power switch is disabled. Once V_{BUS} exceeds V_{UVLO_BUS} , the power switch is controlled by the ENB pin and fault detection circuits.

Over-Voltage Protection (OVP)

When VBUS input voltage is greater than V_{BUS_OVLO} , the power switch is disabled. Once VBUS input source voltage drops below V_{BUS_OVLO} - Hysteresis, and no other fault is detected, the power switch re-enables via debounce time and turn on time. The KTS1652 has 2 preset over-voltage thresholds, 12.4V or 21.9V; and these two thresholds can be selected by biasing OVLO_SEL pin to either logic low or logic high.

Transient Voltage Suppressor (TVS)

KTS1652 has a Transient Voltage Suppressor (TVS) connected from VBUS to GND, which is designed to protect against up to IEC61000-4-5 $\pm 200V$ Surge voltage and IEC61000-4-2 Level 4 Electrostatic Discharge. The internal TVS positive breakdown voltage is 32V (typ), and it is design guaranteed to clamp VBUS voltage at 40V or lower during +200V Surge. Since KTS1652 OVP response time is fast, VOUT is also design guaranteed not to exceed 15V with VBUS = 11V and $V_{OVLO_BUS} = 12.4V$, or not to exceed 23V with VBUS = 21V and $V_{OVLO_BUS} = 21.9V$, when +200V surge is applied at VBUS and VOUT is not loaded with any output capacitance or load. During -200V surge, TVS is forward biased and VBUS negative voltage is limited to -6V or higher. When testing surge on the bench, each surge voltage, either positive or negative, is tested 100 times, with 1 second relief time before the next surge pulse. VBUS I-V curve should not show any shift after the surge test, otherwise it is considered as failed.

USB On-The-Go (OTG) Mode

KTS1652 can be powered up from VBUS or VOUT to enable operation in systems that support USB On-The-Go (OTG). There are two ways to enable OTG mode. One way is to set $VOUT > V_{UVLO_BUS} + V_{DIODE}$ (~1V), and then OTG mode should be ready after VBUS debounce time. The other way to enable OTG mode is by setting OTG_DET pin voltage $\geq V_{OTG_DET_UVLO}$, and then VOUT to VBUS power switch should be fully turned on after OTG_DET Startup Delay time for VOUT initial $> V_{UVLO_BUS}$ (2.75V). Since OTG startup delay time is much shorter than VBUS debounce time, the later method to turn on OTG mode is much quicker. In OTG mode, KTS1652 is powered from VOUT or OTG_DET, whichever is higher, instead of VBUS; as a result, the input current at VBUS drops to 1 μ A or less. VBUS should always equal to VOUT when ENB=L and power is switching from OTG_DET to VOUT, or vice versa. Switch On-Resistance in OTG mode is the same as normal mode (VBUS to VOUT), which is typically 9m Ω , and it can also support up to 6A current to be delivered from VOUT to VBUS.

BUS_DET

When VBUS is greater than V_{UVLO_BUS} , the integrated LDO provides an “always ON” power source at BUS_DET. BUS_DET voltage is regulated to 4.0V typically, regardless of the status of ENB input, so to power downstream components permitting operation without an installed battery. The BUS_DET LDO supplies up to 10mA of output current. BUS_DET should always be coupled with 1 μ F at least; otherwise, its voltage can overshoot beyond its absolute maximum rating during fast VBUS voltage transient event, such as Surge event.

Over-Temperature Protection (OTP)

When device junction temperature exceeds 145°C, the OTP circuit disables VBUS to VOUT switch. Once the device junction temperature decreases below 125°C, and no other fault is detected, the power switch returns to its previous state via debounce time and switch turn on time.

VBUS Input Discharge

For USB Power Delivery (PD), KTS1652 features an active discharge for the VBUS node. When DIS is set to logic high, the internal 550 Ω connected from VBUS to GND is enabled and discharges VBUS from as high as 20V to below 0.8V within 650ms, with sufficient margin for any excess capacitance on VBUS due to the compliance test equipment. Enabling active discharge with a constant voltage at VBUS can cause continuous excessive power dissipation, which should be avoided at all costs.

OV_FLAGB Output Flag

The OV_FLAGB output is an active-low, open-drain output that requires an external pull-up resistor. The pull up resistor value is recommended to be 10 K Ω to 200 K Ω . When there is no over voltage fault and the power switch is ON, the OV_FLAGB flag is high impedance to indicate no fault condition is detected. Whenever over voltage fault ($V_{BUS} \geq V_{OVLO_BUS}$) at VBUS triggers OVP, OV_FLAGB pin actively pulls to GND after $T_{OV_FLAGB_DELAY}$. Once VBUS recovers back to V_{OVLO_BUS} - hysteresis, OV_FLAGB automatically returns back to high impedance after Recovery Debounce Time ($T_{OV_FLAGB_REC}$). OV_FLAGB Recovery debounce time is short (100us) when KTS1652 is not enabled (ENB = H) and VBUS is initially settled at $\geq V_{BUS_UVLO}$ and $< V_{BUS_OVLO}$ for a long time before the over-voltage event; but it is extended to 20ms (typ) when KTS1652 is already enabled (ENB = L) before OVP event, so to assure OV_FLAGB will be reset to high impedance only after VOUT is fully recovered.

ENB Enable Control

The ENB is an active-low input with an internal 1M Ω pull-down resistor. ENB = H disables the power switch, but it is not intended to reduce input supply current. ENB = L enables the protection circuits and the power switch. A 15ms debounce time deploys before device turns on.

Table 1. BUS_DET and OV_FLAGB Truth Table

VBUS	OTP	ENB	BUS_DET	OV_FLAGB
$VBUS < V_{BUS_UVLO}$	X	X	OFF	HI-Z
$V_{BUS_UVLO} \leq VBUS < V_{BUS_OVLO}$	0	X	ON	HI-Z
	1	X	OFF	HI-Z
$VBUS \geq V_{BUS_OVLO}$	0	X	ON	LOW
	1	X	OFF	HI-Z

X = Don't Care

PCB Layout Guidelines

Optimized trace routing and placement are important to assure KTS1652 protection features. The following guidelines are recommended for best system performance:

1. KTS1652 IC package should be placed as close as possible to the USB Type-C connector to maximize ESD, surge and OVP protection for the system.
2. For the printed circuit board, a good thermal design is recommended to support 6A fully loaded current. VBUS, VOUT and GND should have a reasonable size of copper pour, so that it can be used as a thermal dissipating interface. Additional thermal vias can also help to conduct the heat to the other side of PCB, with additional copper plate.
3. Place the input bypass capacitors and output decoupling capacitor as close to VBUS, VOUT and BUS_DET as possible. Connect the ground terminal of the capacitor to the ground plane using multiple vias.
4. Signal trace for OV_FLAGB, ENB, OTG_DET, OVLO_SEL and DIS are low current traces.





Figure 8. Recommended PCB Layout


Packaging Information

WLCSP54-20 (2.460mm x 1.967mm x 0.555mm)


Top View




Side View



Bottom View



Recommended Footprint (NSMD Pad Type)



Kinetic Technologies cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Kinetic Technologies product. No intellectual property or circuit patent licenses are implied. Kinetic Technologies reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Kinetic Technologies:](#)

[KTS1652EIAC-TA](#)