PDI1284P11

3.3 V parallel interface transceiver/buffer

Rev. 4 — 6 July 2021

Product data sheet

1. General description

The PDI1284P11 parallel interface chip is designed to provide an asynchronous, 8-bit, bidirectional, parallel interface for personal computers. The PDI1284P11 includes all 19 signal lines defined by the IEEE 1284 interface specification for Byte, Nibble, EPP, and ECP modes. The PDI1284P11 is designed for hosts or peripherals operating at 3.3 V to interface 3.3 V or 5.0 V devices.

The eight transceiver pairs (A/B 1 to 8) allow data transmission from the A-bus to the B-bus, or from the B-bus to the A-bus, depending on the state of the direction pin DIR.

The B-bus and the Y9 to Y13 lines have either totem pole or resistor pull-up outputs, depending on the state of the high drive enable pin HD. The A-bus has only totem pole style outputs. All inputs are TTL compatible with at least 400 mV of input hysteresis at V_{CC} = 3.3 V.

2. Features and benefits

- Asynchronous operation
- 8-bit transceivers
- Six additional buffer/driver lines peripheral to cable
- · Five additional control lines from cable
- 5 V tolerant
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Latch-up current protection exceeds 500 mA per JEDEC Std 19
- Input hysteresis
- Low-noise operation
- IEEE 1284 compliant level 1 and 2
- · Overvoltage protection on B/Y side for off-state
- · A side 3-state option
- · B side active or resistive pull-up option
- Cable side supply voltage for 5 V or 3 V operation

3. Ordering information


Table 1. Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
PDI1284P11DGG	0 °C to 70 °C		plastic thin shrink small outline package; 48 leads; body width 6.1 mm	SOT362-1				



3.3 V parallel interface transceiver/buffer

4. Functional diagram




2/14

3.3 V parallel interface transceiver/buffer

5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
HD	1	high drive enable/disable input
A1, A2, A3, A4, A5, A6, A7, A8	8, 9, 11, 12, 13, 14, 16, 17	data input/output
B1, B2, B3, B4, B5, B6, B7, B8	41, 40, 38, 37, 36, 35, 33, 32	IEEE 1284 standard output/input [1]
A9, A10, A11, A12, A13	2, 3, 4, 5, 6	data input
Y9, Y10, Y11, Y12, Y13	47, 46, 45, 44, 43	IEEE 1284 standard output [1]
C14, C15, C16, C17	29, 28, 27, 26	control input (cable) [1]
A14, A15, A16, A17	20, 21, 22, 23	control output (peripheral)
V _{CC}	7, 18	supply voltage
GND	10, 15, 39	ground (0 V)

3.3 V parallel interface transceiver/buffer

Symbol	Pin	Description		
PLHI	19	peripheral logic high input (peripheral)		
HLHO	24	host logic high output (cable)		
HLHI	25	host logic high input (cable)		
PLHO	30	peripheral logic high output (cable)		
V _{CC(B)}	31, 42	supply voltage B (cable side 3 V/5 V)		
ŌĒĀ	34	A side output enable input (active LOW)		
DIR	48	direction selection input		

^[1] Pin with pull-up resistor to load cable.

6. Functional description

Table 3. Function table [1]

DIR	OEA	HD	Input	Output	Output type
X	X	X	C14 to C17	A14 to A17	TP
X	X	X	HLHI	HLHO	TP
X	X	L	A9 to A13	Y9 to Y13	RP
X	X	Н	A9 to A13	Y9 to Y13	TP
X	X	L	PLHI	PLHO	OC
X	X	Н	PLHI	PLHO	TP
Н	X	L	A1 to A8	B1 to B8	RP
Н	X	Н	A1 to A8	B1 to B8	TP
L	L	X	B1 to B8	A1 to A8	TP
L	Н	X	-	A1 to A8	Z [2]
L	Н	X	B1 to B8	-	RP [2]

[1] An = side driving internal IC;

Bn = side driving external cable (bidirectional);

Cn = side receiving control signals from external cable;

H = HIGH voltage level;

L = LOW voltage level;

OC = Open Collector;

X = don't care (control signals in);

Yn = side driving external cable (unidirectional);

Z = high impedance (high-Z) or 3-state;

TP = totem pole output;

RP = resistive pull-up: 1.4 k Ω (nominal) on B/Y/C cable side and V_{CC}. However, while a B/Y side output is LOW as driven by a LOW signal on the A side, that particular B/Y side resistor is switched off to stop current drain from V_{CC} through it.

[2] When DIR = L and OEA = H, the output signal is isolated from the input signal. Signals B1 to B8 maintain a resistive pull-up of 1.4 kΩ on the input for this mode.

3.3 V parallel interface transceiver/buffer

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage	pins V _{CC}		-0.5	+4.6	V
V _{CC(B)}	supply voltage B	pins V _{CC(B)} ; cable side 3 V/5 V		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V		-	±20	mA
I _{OK}	output clamping current	V _O < 0 V		-	±50	mA
VI	input voltage		[1]	-0.5	+5.5	V
Vo	output voltage	B/Y side	[1]	-0.5	+5.5	V
		A side		-0.5	V _{CC} + 0.5	V
V _{trt}	transient voltage	B/Y side; 40 ns transient	[2]	-2	+7	V
I _{CC}	supply current			-	200	mA
I _{GND}	ground current			-200	-	mA
Io	output current	output HIGH or LOW		-	±50	mA
T _{stg}	storage temperature			-60	+150	°C
P _{tot}	total power dissipation	T _{amb} = 0 °C to +70 °C		-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage	pins V _{CC}	3.0	3.6	V
V _{CC(B)}	supply voltage B	pins V _{CC(B)} ; cable side 3 V/5 V	3.0	5.5	V
V _{IH}	HIGH-level input voltage		2.0	-	V
V_{IL}	LOW-level input voltage		-	0.8	V
Vo	output voltage	pins Bn, Yn	-0.5	+5.5	V
		pins An	0	V _{CC}	V
I _{OH}	HIGH-level output current	pins Bn, Yn	-	-14	mA
I _{OL}	LOW-level output current	pins Bn, Yn	-	14	mA
T _{amb}	ambient temperature	free-air	0	70	°C

^[2] V_{trt} guarantees only that the PDI1284P11 will not be damaged by reflections in application so long as the voltage levels remain in the specified range.

3.3 V parallel interface transceiver/buffer

9. Static characteristics

Table 6. Static characteristics

 T_{amb} = 0 °C to 70 °C; ground = 0 V; unless specified otherwise.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{IL}	LOW-level input	An, Bn, Cn and PLHI inputs; V _{CC} = 3.0 V to 3.6 V		-	-	8.0	V
	voltage	HLHI input; V _{CC} = 3.0 V		-	-	1.55	V
V _{IH}	HIGH-level input	An, Bn, PLHI inputs; V _{CC} = 3.0 V to 3.6 V		2.0	-	-	V
	voltage	Cn inputs; V _{CC} = 3.0 V to 3.6 V		2.3	-	-	V
		HLHI input; V _{CC} = 3.6 V		2.6	-	-	V
V_{H}	hysteresis	An, Bn inputs; V_{CC} = 3.3 V; V_{IL} = 0.8 V; V_{IH} = 2.0 V	[1]	0.4	0.47	-	V
	voltage	Cn inputs; V _{CC} = 3.3 V	[1]	8.0	0.47	-	V
V _{OL}	LOW-level output	pins An, HLHO; I_{OL} = 50 μ A; V_{CC} = 3.0 V		-	-	0.2	V
	voltage	pins An, HLHO; I_{OL} = 4 mA; V_{CC} = 3.0 V		-	-	0.4	V
		pins Bn, Yn; I_{OL} = 14 mA; V_{CC} = 3.0 V		-	-	0.77	V
		pin PLHO; I_{OL} = 500 μ A; V_{CC} = 3.0 V		-	-	8.0	V
V _{OH}	HIGH-level	pins An, HLHO; I_{OH} = -500 μ A; V_{CC} = 3.0 V		2.8	-	-	V
	output voltage	pins An, HLHO; I_{OH} = -4 mA; V_{CC} = 3.0 V		2.4	-	-	V
		pins Bn, Yn; I_{OH} = -14 mA; V_{CC} = 3.0 V		2.23	-	-	V
		pin PLHO; I_{OH} = 500 μ A; V_{CC} = 3.15 V		3.1	-	-	V
I _{CC}	supply current	$V_1 = 0 \text{ V or } V_{CC}; I_O = 0 \text{ A}$	[1]	-	5	-	μΑ
		pins V_{CC} and $V_{CC(B)}$; V_{CC} = 3.6 V; $V_{CC(B)}$ = 3.6 V to 5.5 V; V_{I} = 0 V or V_{CC} ; pins Bn = $V_{CC(B)}$; pins Cn = $V_{CC(B)}$ or floating		-	0.1	100	μΑ
		pins $V_{CC(B)}$; $V_{CC} = 3.6 \text{ V}$; $V_I = 0 \text{ V}$ or V_{CC} ; pins $Cn = 0 \text{ V}$	[2]				
		pin DIR = 3.6 V; V _{CC(B)} = 3.6 V		-	10	15	mA
		pin DIR = 3.6 V; V _{CC(B)} = 5.5 V		-	16	20	mA
		pin DIR = 0 V; V _{CC(B)} = 3.6 V; pins Bn = 0 V		-	30	40	mA
		pin DIR = 0 V; V _{CC(B)} = 5.5 V; pins Bn = 0 V		-	47	60	mA
I _{OFF}	power-off	pins Bn, Cn, Yn; V _O = 5.5 V; V _{CC} = 0 V					
	leakage current	V _{CC(B)} = 0 V		-	-	±100	μΑ
		V _{CC(B)} = 4.5 V		-	-	±100	μΑ
l _l	input leakage current	$V_{I} = 0 \text{ V to } V_{CC} $ [3]		-	-	±1	μΑ
l _{OZ}	OFF-state output current	3-state; V _O = V _{CC} or 0 V	[3]	-	-	±20	μΑ
R _o	output resistance	V _{CC} = 3.3 V; see <u>Fig. 9</u>					
		V _O = 1.65 V ± 0.1 V; B/Y side	[1]	35	45	55	Ω
R _{PU}	pull-up resistance	B/Y side; V _{CC} = 3.3 V; output in high-Z with resistive pull-up	[1]	1.15	1.4	1.65	kΩ

PDI1284P11

Typical values at T_{amb} = 25 °C. Includes extra $I_{CC(B)}$ current from pull-up resistors, i.e. $I_{CC(B)}$ = (total number of LOW inputs on B and C sides) × ($V_{CC(B)}$ / R_{PU}).

The pull-up resistor on the B side outputs makes it impossible to test I_{OZ} on the B side. This applies to the input current on the C side inputs as well.

3.3 V parallel interface transceiver/buffer

10. Dynamic characteristics


Table 7. Dynamic characteristics

 V_{CC} = 3.0 V to 3.6 V; ground = 0 V; C_L = 50 pF; R_L = 500 Ω ; T_{amb} = 0 °C to 70 °C; unless specified otherwise.

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
t _{PLH}	LOW to HIGH propagation delay	An to Bn or Yn; see Fig. 3 and Fig. 8	0	12.5	20	ns
t _{PHL}	HIGH to LOW propagation delay	An to Bn or Yn; see Fig. 3 and Fig. 8	0	13.9	23	ns
t _{pd}	propagation delay	see Fig. 4 and Fig. 8 [2]				
		Bn to An	0	-	12	ns
		Cn to An	-	-	15	ns
		PLHI to PLHO	-	-	20	ns
		HLHI to HLHO	-	-	15	ns
SR	slew rate	Bn/Yn; R _L = 62 Ω; see <u>Fig. 5</u> and <u>Fig. 8</u>	0.05	0.2	0.4	V/ns
t _{dis}	disable time	HD to Yn or Bn; see Fig. 6 and Fig. 8 [3]	-	-	20	ns
		HD to PLHO; see Fig. 6 and Fig. 7 [3]	-	-	20	ns
		$R_L = 250 \Omega$; see Fig. 6 and Fig. 7 [3]				
		DIR to Bn; TP load on B/Y side	-	-	50	ns
		DIR to An	-	-	15	ns
		OEA to An	-	-	6	ns
t _{en}	enable time	HD to Yn or Bn; see Fig. 6 and Fig. 7 [4]	-	-	20	ns
		HD to PLHO; see Fig. 6 and Fig. 7 [4]	-	-	20	ns
		$R_L = 250 \Omega$; see Fig. 6 and Fig. 7 [4]				
		DIR to Bn; TP load on B/Y side	-	-	30	ns
		DIR to An	-	-	50	ns
		OEA to An	-	-	12	ns
Δt _{PD}	propagation delay difference	t _{PZH} - t _{PHZ} ; HD to output	-	-	10	ns


- [1] Value at T_{amb} = 25 °C and V_{CC} = 3.3 V.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] t_{dis} is the same as t_{PHZ} and t_{PLZ} .
- [4] t_{en} is the same as t_{PZH} and t_{PZL} .

10.1. Waveforms and test circuit



PDI1284P11

3.3 V parallel interface transceiver/buffer




 $V_{M} = 1.5 V.$

V_{CC} never goes below 3.0 V.

 V_{OL} and V_{OH} are the typical voltage output levels that occur with the output load.

Fig. 4. Input Bn, Cn to output An propagation delays



Measurement data is given in Table 8.

SR is measured for both a LOW-to-HIGH and a HIGH-to-LOW transition.

Fig. 5. Slew rate on B/Y side

Table 8. Slew rate measurements

t _r	t _f	t _W	R _L	V _O transition (see <u>Fig. 8</u>)		
				Rising	Falling	
3 ns	3 ns	150 ns < t _W < 10 μs	62 Ω	from $V_0 = 0.4 \text{ V}$ to $V_0 = 0.9 \text{ V}$	from $V_0 = 2.4 \text{ V to } V_0 = 1.9 \text{ V}$	

3.3 V parallel interface transceiver/buffer




Fig. 6. Enable and disable times





Table 9. Test data for test circuit measuring enable disable times Bn to An

Table 5. Test data	Table 3. Test data for test enealt measuring enable disable times bit to An									
Parameter	V _{CC}	Input		Output	Dutput			V _{EXT}		
		Vı	V _M	V _M	V _X	V _Y	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}		
DIR to Bn, An;	< 2.7 V	V _{CC}	1.5 V	1.5 V	$V_{OL} \pm 0.3 V$	V _{OH} - 0.3 V	GND	2V _{CC}		
OEA to An	2.7 V to 3.6 V	2.7 V	1.5 V	1.5 V	V _{OL} ± 0.3 V	V _{OH} - 0.3 V	GND	2V _{CC}		
HD to Yn or Bn;	< 2.7 V	V _{CC}	1.5 V	1.5 V	-	V _{OH} - 0.3 V	open	-		
HD to PHLO	2.7 V to 3.6 V	2.7 V	1.5 V	1.5 V	-	V _{OH} - 0.3 V	open	-		

3.3 V parallel interface transceiver/buffer



 C_L = load capacitance includes jig and probe capacitance.

R_L = load resistance.


 R_{T} = termination resistance should be equal to the output impedance of the pulse generator.

Test conditions for propagation delays are given in <u>Table 10</u>, test conditions for slew rate are given in <u>Table 8</u>

Fig. 8. Test circuit for An, Bn and Yn outputs; slew rate B/Y side

Table 10. Test conditions for An, Bn and Yn outputs

Output	V _I	V _M	Repetition	t _W	t _r	t _f	Switch position	
			rate				t _{PLH} , t _{PZH}	t _{PHL} , t _{PHZ}
An	3.0 V	1.5 V	1 MHz	500 ns	3 ns	3 ns	GND	GND
Bn, Yn	3.0 V	1.5 V	1 MHz	500 ns	3 ns	3 ns	GND	V _{EXT} = 2.8 V



 $I_{\mbox{\scriptsize O}}$ is measured by forcing $0.5\mbox{\scriptsize V}_{\mbox{\scriptsize CC}}$ on the output.

The output impedance can then be calculated as $R_o = 0.5V_{CC} / |I_O|$.

Fig. 9. Output impedance

3.3 V parallel interface transceiver/buffer

11. Package outline




Fig. 10. Package outline SOT362-1 (TSSOP48)

3.3 V parallel interface transceiver/buffer

12. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ECP	Extended Capability Port
EPP	Enhanced Parallel Port
ESD	ElectroStatic Discharge
НВМ	Human Body Model
IEEE	Institute of Electrical and Electronics Engineers
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model
TTL	Transistor-Transistor Logic

13. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PDI1284P11 v.4	20210706	Product data sheet	-	PDI1284P11_3
Modifications:	guidelines oLegal texts IType numbeSection 7: D	of this data sheet has been f Nexperia. have been adapted to the repl1284P11DL (SOT370 perating values for P _{tot} total kage outline drawing SOT	new company nan 0-1 / SSOP48) rer I power dissipation	ne where appropriate. moved. n removed.
PDI1284P11_3	20080825	Product data sheet	-	PDI1284P11_2
Modifications:	 identityguide Legal texts I Quick refere Table 7, t_{PHI} 	of this data sheet has been elines of NXP Semiconductors been adapted to the rence table removed. Maximum value of 20 nsubreviations list added.	tors. new company nan	ne where appropriate.
PDI1284P11_2	19990917	Product specification	-	PDI1284P11_1
PDI1284P11_1	19970915	Product specification	-	-

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

3.3 V parallel interface transceiver/buffer

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

PDI1284P11

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

3.3 V parallel interface transceiver/buffer

Contents

1.	General description	1
2.	Features and benefits	1
3.	Ordering information	1
4.	Functional diagram	2
5.	Pinning information	3
5.1	. Pinning	3
5.2	Pin description	3
6.	Functional description	4
7.	Limiting values	5
_		
8.	Recommended operating conditions	5
	Recommended operating conditionsStatic characteristics	
9.		6
9. 10.	Static characteristics	7
9. 10 . 10.	Static characteristics Dynamic characteristics	6 7 7
9. 10. 10. 11.	Static characteristics Dynamic characteristics	6 7 1
9. 10. 10. 11. 12.	Dynamic characteristics	6 7 1
9. 10. 10. 11. 12.	Static characteristics	6 7 1 2

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 6 July 2021

[©] Nexperia B.V. 2021. All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

PDI1284P11DL,112 PDI1284P11DL,118 PDI1284P11DGG,112 PDI1284P11DGG,118