NPIC6C595

Power logic 8-bit shift register; open-drain outputs

Rev. 2 — 9 June 2020 Product data sheet

1. General description

The NPIC6C595 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and open-drain outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset input ($\overline{\text{MR}}$). A LOW on $\overline{\text{MR}}$ resets both the shift register and storage register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input and to the Q7S output on a LOW-to-HIGH transition of the SHCP input. If both clocks are connected together, the shift register is always one clock pulse ahead of the storage register. Data in the storage register drives the gate of the output extended-drain NMOS transistor whenever the output enable input ($\overline{\text{OE}}$) is LOW. A HIGH on $\overline{\text{OE}}$ causes the outputs to assume a high-impedance OFF-state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the registers. The open-drain outputs are 33 V/100 mA continuous current extended-drain NMOS transistors designed for use in systems that require moderate load power such as LEDs.

Integrated voltage clamps in the outputs provide protection against inductive transients. This feature makes the device suitable for power driver applications such as relay, solenoids and other low-current or medium-voltage loads.

2. Features and benefits

- Specified from -40 °C to +125 °C
- Low R_{DSon}
- Eight Power EDNMOS transistor outputs of 100 mA continuous current
- · 250 mA current limit capability
- · Output clamping voltage 33 V
- 30 mJ avalanche energy capability
- All registers cleared with single input
- Low power consumption
- ESD protection:
 - HBM JDS-001 Class 2 exceeds 2500 V
 - CDM JESD22-C101E exceeds 1000 V

3. Applications

- LED sign
- Graphic status panel
- Fault status indicator




Power logic 8-bit shift register; open-drain outputs


4. Ordering information

Table 1. Ordering information


| Type number | Package | | | | | | | | |
|-------------|-------------------|----------|--------------------------------------------------------------------------------------------------------------------------------|----------|--|--|--|--|--|
| | Temperature range | Name | Description | Version | | | | | |
| NPIC6C595D | -40 °C to +125 °C | SO16 | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 | | | | | |
| NPIC6C595PW | -40 °C to +125 °C | TSSOP16 | plastic thin shrink small outline package; 16 leads; body width 4.4 mm | SOT403-1 | | | | | |
| NPIC6C595BQ | -40 °C to +125 °C | DHVQFN16 | plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm | SOT763-1 | | | | | |


5. Functional diagram





Power logic 8-bit shift register; open-drain outputs






Power logic 8-bit shift register; open-drain outputs

6. Pinning information

6.1. Pinning



6.2. Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|--------------------------------|----------------------------|-----------------------------------|
| V _{CC} | 1 | supply voltage |
| DS | 2 | serial data input |
| Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 | 3, 4, 5, 6, 11, 12, 13, 14 | parallel data output (open-drain) |
| MR | 7 | master reset (active LOW) |
| ŌE | 8 | output enable input (active LOW) |
| Q7S | 9 | serial data output |
| STCP | 10 | storage register clock input |
| SHCP | 15 | shift register clock input |
| GND | 16 | ground (0 V) |

Power logic 8-bit shift register; open-drain outputs

7. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|--------------------|---------------------------------|-----------------------------------------|-----|------|------|------|
| V _{CC} | supply voltage | | | -0.5 | +7.0 | V |
| Vı | input voltage | | | -0.3 | +7.0 | V |
| V _{DS} | drain-source voltage | power EDNMOS drain-source voltage | [1] | - | +33 | V |
| I _{d(SD)} | source-drain diode current | continuous | | - | 250 | mA |
| | | pulsed | [2] | - | 500 | mA |
| I _D | drain current | T _{amb} = 25 °C | | | | |
| | | continuous; each output; all outputs on | | - | 100 | mA |
| | | pulsed; each output; all outputs on | [2] | - | 250 | mA |
| I _{DM} | peak drain current | single output; T _{amb} = 25 °C | [2] | - | 250 | mA |
| E _{AS} | non-repetitive avalanche energy | single pulse; see Fig. 9 | [3] | - | 30 | mJ |
| I _{AL} | avalanche current | see Fig. 9 | [3] | - | 200 | mA |
| T _{stg} | storage temperature | | | -65 | +150 | °C |
| P _{tot} | total power dissipation | T _{amb} = 25 °C | [4] | | | |
| | | SO16 | | - | 800 | mW |
| | | TSSOP16 | | - | 725 | mW |
| | | DHVQFN16 | | - | 1825 | mW |
| | | T _{amb} = 125 °C | [4] | | | |
| | | SO16 | | - | 160 | mW |
| | | TSSOP16 | | - | 145 | mW |
| | | DHVQFN16 | | - | 365 | mW |

^[1] Each power EDNMOS source is internally connected to GND.


^[2] Pulse duration ≤ 100 µs and duty cycle ≤ 2 %.

^[3] $V_{DS} = 15 \text{ V}$; starting junction temperature (T_j) = 25 °C; L = 1.5 H; avalanche current (I_{AL}) = 200 mA.

^[4] For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C. For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C. For SOT763-1 (DHVQFN16) package: P_{tot} derates linearly with 11.2 mW/K above 106 °C.

Power logic 8-bit shift register; open-drain outputs

7.1. Test circuit and waveform



- (1) The word generator has the following characteristics: t_r , $t_f \le 10$ ns; $Z_0 = 50 \Omega$.
- (2) The input pulse duration (t_W) is increased until peak current I_{AL} = 200 mA. Energy test level is defined as: $E_{AS} = I_{AL} \times V_{(BR)DSS} \times t_{AL}/2 = 30$ mJ.

Fig. 9. Test circuit and waveform for measuring single-pulse avalanche energy

8. Recommended operating conditions

Table 4. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---------------------|----------------------------------------------------------------------------------------------------------------|-----|-----|------|------|
| V _{CC} | supply voltage | | 4.5 | - | 5.5 | V |
| VI | input voltage | | 0 | - | 5.5 | V |
| I _D | drain current | pulsed drain output current; $V_{CC} = 5 \text{ V}$; [1] [2] $T_{amb} = 25 ^{\circ}\text{C}$; all outputs on | - | - | 250 | mA |
| T _{amb} | ambient temperature | | -40 | - | +125 | °C |

- [1] Pulse duration ≤ 100 µs and duty cycle ≤ 2 %.
- [2] This technique should limit T_i T_{amb} to 10 °C maximum.

Power logic 8-bit shift register; open-drain outputs

9. Static characteristics

Table 5. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | V _{CC} = 5. | 0 V; T _{aml} | _b = 25 °C | Unit |
|----------------------|--------------------------------------|--------------------------------------------------------------------------------|----------------------|-----------------------|----------------------|------|
| | | | Min | Тур | Max | |
| V _{IH} | HIGH-level input voltage | V _{CC} = 4.5 V to 5.5 V | 0.85V _{CC} | - | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 4.5 V to 5.5 V | - | - | 0.15V _{CC} | V |
| V _{OH} | | serial data output Q7S; V _I = V _{IH} or V _{IL} | | | | |
| | voltage | I _O = -20 μA; V _{CC} = 4.5 V | 4.4 | 4.49 | - | V |
| | | I _O = -4 mA; V _{CC} = 4.5 V | 4.0 | 4.2 | - | V |
| V _{OL} | LOW-level output | serial data output Q7S; V _I = V _{IH} or V _{IL} | | | | |
| | voltage | I _O = 20 μA; V _{CC} = 4.5 V | - | 0.005 | 0.1 | V |
| | | I _O = 4 mA; V _{CC} = 4.5 V | - | 0.3 | 0.5 | V |
| I _{IH} | HIGH-level input current | $V_{CC} = 5.5 \text{ V}; V_I = V_{CC}$ | - | - | 1 | μΑ |
| I _{IL} | LOW-level input current | $V_{CC} = 5.5 \text{ V}; V_I = 0 \text{ V}$ | - | - | -1 | μΑ |
| V _{(BR)DSS} | drain-source breakdown voltage | I _D = 1 mA | 33 | 37 | - | V |
| V_{SD} | source-drain voltage | diode forward voltage; I _F = 100 mA | - | 0.85 | 1.2 | V |
| I _{CC} | supply current | logic supply current; $V_{CC} = 5.5 \text{ V}$; $V_I = V_{CC}$ or GND | | | | |
| | | all outputs off | - | 0.004 | 200 | μΑ |
| | | all outputs on | - | 0.006 | 500 | μΑ |
| | | all outputs off; SHCP = 5 MHz; C_L = 30 pF; see Fig. 14 and Fig. 16 | - | 0.75 | 5 | mA |
| $I_{O(nom)}$ | nominal output current | $V_{DS} = 0.5 \text{ V}; T_{amb} = 85 \text{ °C}; I_{out} = I_{D}$ [1] [2] [3] | - | 140 | - | mA |
| I _{DSX} | drain cut-off | V _{CC} = 5.5 V; V _{DS} = 30 V | - | 0.002 | 0.2 | μΑ |
| | current | V _{CC} = 5.5 V; V _{DS} = 30 V; T _{amb} = 125 °C | - | 0.15 | 0.3 | μΑ |
| R _{DSon} | drain-source | see <u>Fig. 17</u> and <u>Fig. 18</u> [1] [2] | | | | |
| | on-state resistance | V _{CC} = 4.5 V; I _D = 50 mA | - | 3.0 | 9 | Ω |
| | i Coloraliot | V _{CC} = 4.5 V; I _D = 50 mA; T _{amb} = 125 °C | | 5.4 | 12 | Ω |
| | | V _{CC} = 4.5 V; I _D = 100 mA | - | 3.1 | 10 | Ω |
| | | | | | - | |

This technique should limit T_j - T_{amb} to 10 °C maximum.

These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

^[2] [3] Nominal output current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T_{amb} = 85 °C.

Power logic 8-bit shift register; open-drain outputs

10. Dynamic characteristics

Table 6. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); For test circuit see Fig. 14.

| Symbol | Parameter | Conditions | | V _{CC} = 5 | 5.0 V; T _{amb} | = 25 °C | Unit |
|------------------|------------------------------------|----------------------------------------------------------------------------|---------|---------------------|-------------------------|---------|------|
| | | | | Min | Тур | Max | |
| t _{PLH} | LOW to HIGH propagation delay | OE to Qn; I _D = 75 mA; see <u>Fig. 10</u> and <u>Fig. 19</u> | | - | 97 | - | ns |
| t _{PHL} | HIGH to LOW propagation delay | OE to Qn; I _D = 75 mA; see <u>Fig. 10</u> and <u>Fig. 19</u> | | - | 9 | - | ns |
| t _r | rise time | OE to Qn; I _D = 75 mA; see <u>Fig. 10</u> and <u>Fig. 19</u> | | - | 60 | - | ns |
| t _f | fall time | OE to Qn; I _D = 75 mA; see <u>Fig. 10</u> and <u>Fig. 19</u> | | - | 18 | - | ns |
| t _{pd} | propagation delay | SHCP to Q7S; I _D = 75 mA; see Fig. 11 | [1] | - | 5 | - | ns |
| f _{max} | maximum frequency | SHCP; I _D = 75 mA; see <u>Fig. 11</u> | [2] | - | - | 10 | MHz |
| t _{rr} | reverse recovery time | I _F = 100 mA; dI/dt = 10 A/μs; see <u>Fig. 13</u> | [3] [4] | - | 120 | - | ns |
| t _a | reverse recovery current rise time | $I_F = 100 \text{ mA}$; $dI/dt = 10 \text{ A/}\mu\text{s}$; see Fig. 13 | [3] [4] | - | 100 | - | ns |
| t _{su} | set-up time | DS to SHCP; see Fig. 12 | | 20 | - | - | ns |
| t _h | hold time | DS to SHCP; see Fig. 12 | | 20 | - | - | ns |
| t _W | pulse width | | | 40 | - | - | ns |


 t_{pd} is the same as t_{PLH} and t_{PHL} . This is the maximum serial clock frequency assuming cascaded operation where serial data is passed from one stage to a second stage. The clock period allows for SHCP ightarrow Q7S propagation delay and setup time plus some timing margin.

This technique should limit T_i - T_{amb} to 10 °C maximum.

These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.


Power logic 8-bit shift register; open-drain outputs

10.1. Waveforms and test circuit



V_{OL} is the typical output voltage level that occurs with the output load.

Fig. 10. The output enable ($\overline{\text{OE}}$) input to data output (Qn) propagation delays and (Qn) output rise and fall times



Measurement points are given in Table 7.


 V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig. 11. The shift clock (SHCP) to serial data output (Q7S) propagation delays, the shift clock pulse width and maximum shift clock frequency

Table 7. Measurement points

| Supply voltage | Input | Output | | | | | |
|-----------------|--------------------|--------------------|--------------------|--------------------|--|--|--|
| V _{CC} | V _M | V _M | V _X | V _Y | | | |
| 5 V | 0.5V _{CC} | 0.5V _{DS} | 0.1V _{DS} | 0.9V _{DS} | | | |

Power logic 8-bit shift register; open-drain outputs



Measurement points are given in Table 8.


The shaded areas indicate when the input is permitted to change for predictable output performance.

V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig. 12. The data set-up and hold times for the serial data input (DS)

Table 8. Measurement points


| Supply voltage | Input | Output |
|-----------------|--------------------|--------------------|
| V _{CC} | V _M | V _M |
| 5 V | 0.5V _{CC} | 0.5V _{CC} |



- (1) The open-drain Qn terminal under test is connected to test point K. All other terminals are connected together and connected to test point A.
- (2) The V_I amplitude and R_G are adjusted for dI/dt = 10 A/ μ s. A V_I double-pulse train is used to set I_F = 0.1 A, where t₁ = 10 μ s, t₂ = 7 μ s and t₃ = 3 μ s.

Fig. 13. Test circuit and waveform for measuring reverse recovery current

Power logic 8-bit shift register; open-drain outputs



(1) The word generator has the following characteristics: t_r , $t_f \le 10$ ns; $t_W = 300$ ns; pulsed repetition rate (PRR) = 5 kHz; $Z_O = 50~\Omega$.

(2) C_L includes probe and jig capacitance.

Test data is given in <u>Table 9</u>. Definitions for test circuit:

V_{DS} = External voltage for Power EDNMOS drain-source voltage.

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

Fig. 14. Test circuit for measuring switching times

Table 9. Test data

| Supply voltage | Input | | | Load | | | |
|----------------|---------------------|---------|----------------|-------|-------|--|--|
| | V_l t_r , t_f | | V _M | CL | R_L | | |
| 5 V | 5 V | ≤ 10 ns | 50 % | 30 pF | 200 Ω | | |

Power logic 8-bit shift register; open-drain outputs




Fig. 15. Avalanche current (peak) versus time duration of avalanche





Fig. 16. Supply current versus frequency



 $V_I = V_{CC}$ or GND and $V_O = GND$ or V_{CC} .


(1) T_{amb} = 125 °C

(2) $T_{amb} = 85 \, ^{\circ}C$

(3) $T_{amb} = 25 \, ^{\circ}C$

(4) $T_{amb} = -40 \, ^{\circ}C$

Fig. 17. Drain-source on-state resistance versus drain current



 $V_I = V_{CC}$ or GND and $V_O =$ open circuit.

(1) T_{amb} = 125 °C


(2) $T_{amb} = 85 \, ^{\circ}C$

(3) $T_{amb} = 25 \, ^{\circ}C$

(4) $T_{amb} = -40 \, ^{\circ}C$

Fig. 18. Static drain-source on-state resistance versus supply voltage

Power logic 8-bit shift register; open-drain outputs



 I_D = 75 mA, this technique should limit T_i - T_{amb} to 10 °C maximum.

- (1) t_{PLH}.
- (2) t_r.
- $(3) t_{f}$
- (4) t_{PHL}.


Fig. 19. Switching time versus temperature

Power logic 8-bit shift register; open-drain outputs

11. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



| UNIT | A max. | A ₁ | A ₂ | A ₃ | bp | С | D ⁽¹⁾ | E ⁽¹⁾ | е | HE | L | Lp | Q | v | w | у | Z ⁽¹⁾ | θ |
|--------|-----------|----------------|----------------|----------------|--------------|------------------|------------------|------------------|------|----------------|-------|----------------|----------------|------|------|-------|------------------|----|
| mm | 1.75 | 0.25 0.10 | 1.45 1.25 | 0.25 | 0.49 0.36 | 0.25 0.19 | 10.0 9.8 | 4.0 3.8 | 1.27 | 6.2 5.8 | 1.05 | 1.0 0.4 | 0.7 0.6 | 0.25 | 0.25 | 0.1 | 0.7 0.3 | 8° |
| inches | 0.069 | 0.010 0.004 | 0.057 0.049 | 0.01 | | 0.0100 0.0075 | 0.39 0.38 | 0.16 0.15 | 0.05 | 0.244 0.228 | 0.041 | 0.039 0.016 | 0.028 0.020 | 0.01 | 0.01 | 0.004 | 0.028 0.012 | 0° |

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


| OUTLINE | | REFER | RENCES | EUROPEAN | ISSUE DATE | |
|----------|--------|--------|--------|------------|---------------------------------|--|
| VERSION | IEC | JEDEC | JEITA | PROJECTION | ISSUE DATE | |
| SOT109-1 | 076E07 | MS-012 | | | 99-12-27 03-02-19 | |

Fig. 20. Package outline SOT109-1 (SO16)

Power logic 8-bit shift register; open-drain outputs

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



| | OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | | |
|---------|----------|-----|--------|----------|------------|------------|---------------------------------|--|
| VERSION | | IEC | JEDEC | JEITA | | PROJECTION | ISSUE DATE | |
| | SOT403-1 | | MO-153 | | | | 99-12-27 03-02-18 | |

Fig. 21. Package outline SOT403-1 (TSSOP16)

Power logic 8-bit shift register; open-drain outputs

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig. 22. Package outline SOT763-1 (DHVQFN16)

Power logic 8-bit shift register; open-drain outputs

12. Abbreviations

Table 10. Abbreviations

| Acronym | Description |
|---------|---------------------------------------------------|
| CDM | Charged Device Model |
| DUT | Device Under Test |
| EDNMOS | Extended Drain Negative Metal Oxide Semiconductor |
| ESD | ElectroStatic Discharge |
| НВМ | Human Body Model |

13. Revision history

Table 11. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes | |
|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|---------------|---------------|--|
| NPIC6C595 v.2 | 20200609 | Product data sheet | - | NPIC6C595 v.1 | |
| Modifications: | The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Fig. 5 updated; Latch changed to Flip Flop Table 3: Derating values for P_{tot} total power dissipation updated. | | | | |
| NPIC6C595 v.1 | 20120820 | Product data sheet | - | - | |

14. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------|-----------------------|---------------------------------------------------------------------------------------|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

Power logic 8-bit shift register; open-drain outputs

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NPIC6C595

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2020. All rights reserved

Power logic 8-bit shift register; open-drain outputs

Contents

| 1. | General description | . 1 |
|------|----------------------------------|-----|
| 2. | Features and benefits | . 1 |
| 3. | Applications | . 1 |
| 4. | Ordering information | 2 |
| 5. | Functional diagram | 2 |
| 6. | Pinning information | 4 |
| 6.1 | Pinning | 4 |
| 6.2 | Pin description | . 4 |
| 7. | Limiting values | . 5 |
| 7.1. | Test circuit and waveform | 6 |
| 8. | Recommended operating conditions | 6 |
| 9. | Static characteristics | 7 |
| 10. | Dynamic characteristics | . 8 |
| 10. | Waveforms and test circuit | . 9 |
| 11. | Package outline | 14 |
| | Abbreviations | |
| 13. | Revision history | 17 |
| 14. | Legal information | 18 |
| | | |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 9 June 2020

[©] Nexperia B.V. 2020. All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

NPIC6C595BQ,115 NPIC6C595PW,118 NPIC6C595D,118