2-bit bidirectional multi-voltage level translator; open-drain; push-pull

Rev. 4 — 24 June 2024

Product data sheet

1. General description

The LSF0102-Q100 is a 2 channel bidirectional multi-voltage level translator for open-drain and push-pull applications. It supports up to 100 MHz up translation and ≥100 MHz down translation at ≤ 30 pF capacitive load. There is no need for a direction pin which minimizes system effort. The LSF0102-Q100 supports 5 V tolerant I/O pins for compatibility with TTL levels in a variety of applications. The ability to set up different voltage translation levels on each channel makes the device very flexible and suitable for a lot of different applications.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- · Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +125 °C
- · Bidirectional voltage translation with no direction pin
- Up translation
 - ≤ 100 MHz; C_L = 30 pF
 - ≤ 50 MHz; C_L = 50 pF
- Down translation
 - ≥ 100 MHz; C_L = 30 pF
 - ≥ 50 MHz; C_L = 50 pF
- Hot insertion
- Bidirectional voltage level translation between:
 - 0.95 V and 1.8 V, 2.5 V, 3.3 V and 5.0 V
 - 1.2 V and 1.8 V, 2.5 V, 3.3 V and 5.0 V
 - 1.8 V and 2.5 V, 3.3 V and 5.0 V
 - 2.5 V and 3.3 V and 5.0 V
- 3.3 V and 5.0 V
 Low standby current
- 5 V tolerant I/O pins to support TTL
- Low R_{ON} provides less signal distortion
- High-impedance I/O pins for EN = Low.
- Flow-through pinout for easy PCB trace routing.
- Latch-up performance exceeds 100 mA per JESD78 class II level A
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Applications

- GPIO, MDIO, PMBus, SMBus, SDIO, UART, I²C, and other interfaces in Telecom infrastructure
- Industrial
- Personal computing



2-bit bidirectional multi-voltage level translator; open-drain; push-pull

4. Ordering information

Table 1. Ordering information

| Type number | Package | ackage | | | | |
|----------------|-------------------|--------|---|----------|--|--|
| | Temperature range | Name | Description | Version | | |
| LSF0102DP-Q100 | -40 °C to +125 °C | TSSOP8 | plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm | SOT505-2 | | |
| LSF0102DC-Q100 | -40 °C to +125 °C | VSSOP8 | plastic very thin shrink small outline package; 8 leads; body width 2.3 mm | SOT765-1 | | |


5. Marking

Table 2. Marking

| Type number | Marking code[1] |
|----------------|-----------------|
| LSF0102DP-Q100 | h2 |
| LSF0102DC-Q100 | h2 |


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

6. Functional diagram



7. Pinning information

7.1. Pinning LSF0102



2-bit bidirectional multi-voltage level translator; open-drain; push-pull

7.2. Pin description

Table 3. Pin description

| Symbol | Pin | Description |
|--------|-----|----------------------------|
| GND | 1 | ground (0 V) |
| refA | 2 | reference voltage A |
| A1 | 3 | data input/output A |
| A2 | 4 | data input/output A |
| B2 | 5 | data input/output B |
| B1 | 6 | data input/output B |
| refB | 7 | reference voltage B |
| EN | 8 | enable input (active HIGH) |

8. Functional description

Table 4. Function table

H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

| Input | input/output |
|-------|----------------|
| EN | An, Bn channel |
| Н | An = Bn |
| L | Z |

9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|------------------|-------------------------|--|-----|------|------|------|
| VI | input voltage | pins refA, refB, An, Bn and EN [1] | | -0.5 | +7.0 | V |
| I _{I/O} | input/ouput current | pins refA, refB, An and Bn; continuous channel current | | - | +128 | mA |
| I _{IK} | input clamping current | V _I < 0 V | | -50 | - | mA |
| T _{stg} | storage temperature | | | -65 | +150 | °C |
| P _{tot} | total power dissipation | T _{amb} = -40 °C to +125 °C | [2] | - | 250 | mW |

^[1] The minimum input voltage rating may be exceeded if the input current rating is observed.

10. Recommended operating conditions

Table 6. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|---------------------|--|-----|------|------|
| V_{I} | input voltage | pins refA, refB, An, Bn and EN | 0.0 | 5.0 | V |
| I _{I/O} | input/ouput current | pins refA, refB, An and Bn; continuous channel current | - | +64 | mA |
| T _{amb} | ambient temperature | | -40 | +125 | °C |

^[2] For SOT505-2 (TSSOP8) package: P_{tot} derates linearly with 4.6 mW/K above 96 °C. For SOT765-1 (VSSOP8) package: P_{tot} derates linearly with 4.9 mW/K above 99 °C.

2-bit bidirectional multi-voltage level translator; open-drain; push-pull


11. Static characteristics

Table 7. Static characteristics

At recommended operating conditions voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | T _{amb} = -40 °C to +125 °C | | | Unit |
|----------------------|------------------------------------|--|--------------------------------------|--------|------|------|
| | | | | Typ[1] | Max | |
| V _{IK} | input clamping voltage | V _{EN} = 0 V; I _I = -18 mA | -1.2 | - | - | V |
| l _l | leakage current | pins An, Bn, refA, refB and EN; V _I = GND to 5.0 V | - | 1 | 5 | μΑ |
| Cı | input capacitance | pins refA, refB and EN; V _I = 0 V or 3 V | - | 6 | - | pF |
| C _{io(off)} | OFF-state input/output capacitance | pins An, Bn; $V_O = 0 \text{ V}$ or 3 V ; $V_{EN} = 0.0 \text{ V}$ | - | 3 | 6.0 | pF |
| C _{io(on)} | ON-state input/output capacitance | pins An, Bn; $V_O = 0 \text{ V or } 3 \text{ V}$; $V_{EN} = 3.0 \text{ V}$ | - | 6 | 12.5 | pF |
| R _{ON} | ON resistance | see <u>Fig. 2</u> [2] | | | | |
| | | V _I = 0 V; V _{pu} = 5.0 V; I _O = 64 mA | | | | |
| | | V _{refA} = 3.3 V | - | 3 | - | Ω |
| | | V _{refA} = 1.8 V | - | 4 | - | Ω |
| | | V _{refA} = 1.0 V | | 7 | - | Ω |
| | | V _I = 0 V; V _{pu} = 5.0 V; I _O = 32mA | | | | |
| | | V _{refA} = 1.8 V | - | 4 | - | Ω |
| | | V _{refA} = 2.5 V | - | 3 | - | Ω |
| | | V _I = 1.8 V; V _{pu} = 5.0 V; I _O = 15 mA | | | | |
| | | V _{refA} = 3.3 V | - | 4 | - | Ω |
| | | V _I = 1.0 V; V _{pu} = 3.3 V; I _O = 10 mA | | | | |
| | | V _{refA} = 1.8 V | - | 7 | - | Ω |
| | | V _I = 0 V; V _{pu} = 3.3 V; I _O = 10 mA | | | | |
| | | V _{refA} = 1.0 V | = | 5 | - | Ω |
| | | V _I = 0 V; V _{pu} = 1.8 V; I _O = 10 mA | | | | |
| | | V _{refA} = 1.0 V | - | 6 | - | Ω |

- [1] All typical values are measured at T_{amb} = 25 °C.
- [2] Measured by the voltage drop between the An and Bn pins at the indicated current through the switch. ON resistance is determined by the lowest voltage of the two (An or Bn) pins.



2-bit bidirectional multi-voltage level translator; open-drain; push-pull

12. Dynamic characteristics

Table 8. Switching characteristics


GND = 0 V; for waveform see Fig. 3; for test circuit see Fig. 4

| Symbol | Parameter | Conditions | T _{amb} | = -40 °C to +1 | 25 °C | Unit |
|------------------------------|-------------------|--|------------------|----------------|-------|------|
| | | | Min | Typ[1] | Max | |
| Translati | ing down | | | | | |
| t _{PLH} LOW to HIGH | | An to Bn or Bn to An; | | | | |
| | propagation delay | $V_{IH} = V_{pu} = V_{refA} + 1 V$ | | | | |
| | | V _{refA} = 1.5 V; C _L = 15 pF | - | 0.35 | - | ns |
| | | V _{refA} = 1.5 V; C _L = 30 pF | - | 0.8 | - | ns |
| | | V _{refA} = 1.5 V; C _L = 50 pF | - | 1.2 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 15 pF | - | 0.3 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 30 pF | - | 0.7 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 50 pF | - | 1.1 | - | ns |
| t _{PHL} | HIGH to LOW | An to Bn or Bn to An; | | | | |
| | propagation delay | $V_{IH} = V_{pu} = V_{refA} + 1 V$ | | | | |
| | | V _{refA} = 1.5 V; C _L = 15 pF | - | 0.5 | - | ns |
| | | V _{refA} = 1.5 V; C _L = 30 pF | - | 1.0 | - | ns |
| | | V _{refA} = 1.5 V; C _L = 50 pF | - | 1.3 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 15 pF | - | 0.4 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 30 pF | - | 0.8 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 50 pF | - | 1.2 | - | ns |
| Translati | ing up | | | ' | | |
| t _{PLH} | LOW to HIGH | An to Bn or Bn to An; | | | | |
| | propagation delay | V _{IH} = V _{refA} ; V _{EXT} = V _{pu} = V _{refA} + 1 V | | | | |
| | | V _{refA} = 1.5 V; C _L = 15 pF | - | 0.5 | - | ns |
| | | V _{refA} = 1.5 V; C _L = 30 pF | - | 0.9 | - | ns |
| | | V _{refA} = 1.5 V; C _L = 50 pF | - | 1.1 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 15 pF | - | 0.4 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 30 pF | - | 0.8 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 50 pF | - | 1.0 | - | ns |
| t _{PHL} | HIGH to LOW | An to Bn or Bn to An; | | | | |
| | propagation delay | V _{IH} = V _{refA} ; V _{EXT} = V _{pu} = V _{refA} + 1 V | | | | |
| | | V _{refA} = 1.5 V; C _L = 15 pF | - | 0.6 | - | ns |
| | | V _{refA} = 1.5 V; C _L = 30 pF | - | 1.1 | - | ns |
| | | V _{refA} = 1.5 V; C _L = 50 pF | - | 1.3 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 15 pF | - | 0.4 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 30 pF | - | 0.9 | - | ns |
| | | V _{refA} = 2.3 V; C _L = 50 pF | _ | 1.0 | - | ns |

^[1] All typical values are measured at T_{amb} = 25 °C.

2-bit bidirectional multi-voltage level translator; open-drain; push-pull


12.1. Waveforms and test circuit



Measurement points are given in Table 9.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

The data input (An, Bn) to output (Bn, An) propagation delay times Fig. 3.



Test data is given in <u>Table 9</u>. The An and Bn pins may be exchanged.

All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz; $Z_O = 50 \Omega$. Definitions test circuit:

 C_L = Load capacitance including jig and probe capacitance; C_{EN} = Decoupling capacitance; R_{pu} = Pull-up resistance; R_I = Load resistance; S1/S2 = Test selection switch

Test circuit for measuring switching times

Table 9. Test data

LSF0102_Q100

| Input | nput | | Load | | | |
|---------------|----------------------|----------------------|---------------------|---------------------|--------------------|-----------------|
| t_r , t_f | V _M | V _M | CL | C _{EN} [1] | R _L [1] | R _{pu} |
| ≤ 2 ns | 0.5V _{refA} | 0.5V _{refA} | 15 pF, 30 pF, 50 pF | 100 nF | 300 Ω | 200 kΩ |

All typical values are measured at T_{amb} = 25 °C.

© Nexperia B.V. 2024. All rights reserved

2-bit bidirectional multi-voltage level translator; open-drain; push-pull

13. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2




Fig. 5. Package outline SOT505-2 (TSSOP8)

2-bit bidirectional multi-voltage level translator; open-drain; push-pull




Fig. 6. Package outline SOT765-1 (VSSOP8)

2-bit bidirectional multi-voltage level translator; open-drain; push-pull

14. Abbreviations

Table 10. Abbreviations

| Table 10174bblotlati | 0110 |
|----------------------|---|
| Acronym | Description |
| ANSI | American National Standards Institute |
| CDM | Charged Device Model |
| ESD | ElectroStatic Discharge |
| ESDA | ElectroStatic Discharge Association |
| GPIO | General Purpose Input/Output |
| НВМ | Human Body Model |
| I ² c | Inter-Integrated Circuit |
| JEDEC | Joint Electron Device Engineering Council |
| MDIO | Management Data Input/Output |
| PCB | Printed Circuit Board |
| PRR | Pulse Rate Repetition |
| PMBus | Power Management Bus |
| SDIO | Secure Digital Input/Output |
| SMBus | System Management Bus |
| TTL | Transistor-Transistor Logic |
| UART | Universal Asynchronous Receiver-Transmitter |
| | |

15. Revision history

Table 11. Revision history

| Table 11. Kevision mistory | | | | | |
|----------------------------|--|----------------------------|---------------|------------------|--|
| Document ID | Release date | Data sheet status | Change notice | Supersedes | |
| LSF0102_Q100 v.4 | 20240624 | Product data sheet | - | LSF0102_Q100 v.3 | |
| Modifications: | <u>Section 7</u> : pin configuration drawings updated. | | | | |
| LSF0102_Q100 v.3 | 20231128 | Product data sheet | - | LSF0102_Q100 v.2 | |
| Modifications: | Section 2: up- and | d down-translation typo co | rrected. | | |
| LSF0102_Q100 v.2 | 20200904 | Product data sheet | - | LSF0102_Q100 v.1 | |
| Modifications: | Type number LSF0102DC-Q100 (SOT765-1/VSSOP8) added. | | | | |
| LSF0102_Q100 v.1 | 20200611 | Product data sheet | - | - | |

2-bit bidirectional multi-voltage level translator; open-drain; push-pull

16. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------|-----------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

2-bit bidirectional multi-voltage level translator; open-drain; push-pull

Contents

| 1. General description | 1 |
|--------------------------------------|---|
| 2. Features and benefits | 1 |
| 3. Applications | 1 |
| 4. Ordering information | 2 |
| 5. Marking | 2 |
| 6. Functional diagram | 2 |
| 7. Pinning information | 2 |
| 7.1. Pinning LSF0102 | 2 |
| 7.2. Pin description | 3 |
| 8. Functional description | 3 |
| 9. Limiting values | |
| 10. Recommended operating conditions | 3 |
| 11. Static characteristics | 4 |
| 12. Dynamic characteristics | 5 |
| 12.1. Waveforms and test circuit | 6 |
| 13. Package outline | 7 |
| 14. Abbreviations | |
| 15. Revision history | 9 |
| 16. Legal information | |
| | |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 24 June 2024

[©] Nexperia B.V. 2024. All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

LSF0102DP-Q100H LSF0102DC-Q100H