Product data sheet

1. General description

The HEF4013B is a dual D-type flip-flop with set and reset; positive-edge trigger. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{DD} . Schmitt-trigger action on the clock input makes the circuit highly tolerant of slower clock rise and fall times.

2. Features and benefits

- Wide supply voltage range from 3.0 V to 15.0 V
- CMOS low power dissipation
- · High noise immunity
- Tolerant of slow clock rise and fall times
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +125 °C
- Complies with JEDEC standard JESD 13-B
- · ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Applications

- Counters and dividers
- Registers
- · Toggle flip-flops

4. Ordering information


Table 1. Ordering information


Type number	Package							
	Temperature range	Name	Description	Version				
HEF4013BT	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1				
HEF4013BTT	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1				



Dual D-type flip-flop

5. Functional diagram






Dual D-type flip-flop

6. Pinning information

6.1. Pinning



6.2. Pin description

Table 2. Pin description

Symbol Pin Description 1Q, 2Q 1, 13 true output 1\overline{Q}, 2\overline{Q} 2, 12 complement output 1CP, 2CP 3, 11 clock input (LOW to HIGH edge 1CD, 2CD 4, 10 asynchronous clear-direct input 1D, 2D 5, 9 data input 1SD, 2SD 6, 8 asynchronous set-direct input (asynchronous set-direct input (asynch	
1Q, 2Q 2, 12 complement output 1CP, 2CP 3, 11 clock input (LOW to HIGH edge 1CD, 2CD 4, 10 asynchronous clear-direct input 1D, 2D 5, 9 data input 1SD, 2SD 6, 8 asynchronous set-direct input (asynchronous set-direct input	
1CP, 2CP 3, 11 clock input (LOW to HIGH edge 1CD, 2CD 4, 10 asynchronous clear-direct input 1D, 2D 5, 9 data input 1SD, 2SD 6, 8 asynchronous set-direct input (a	
1CD, 2CD 4, 10 asynchronous clear-direct input 1D, 2D 5, 9 data input 1SD, 2SD 6, 8 asynchronous set-direct input (a	
1D, 2D 5, 9 data input 1SD, 2SD 6, 8 asynchronous set-direct input (a	triggered)
1SD, 2SD 6, 8 asynchronous set-direct input (a	active HIGH)
V _{SS} 7 ground (0 V)	ctive HIGH)
V _{DD} 14 supply voltage	

7. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care; \ \uparrow = LOW-to-HIGH \ clock \ transition.$

Control		Input	Output		
nSD	nCD	nCP	nD	nQ	nQ
Н	L	Х	Х	Н	L
L	Н	X	X	L	Н
Н	Н	Х	X	Н	Н
L	L	1	L	L	Н
L	L	1	Н	Н	L

Dual D-type flip-flop

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to $V_{SS} = 0 \text{ V}$ (ground).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	V _{DD} + 0.5	V
I _{OK}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{DD} + 0.5 V	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I _{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+125	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$ [1]	-	500	mW
Р	power dissipation	per output	-	100	mW

^[1] For SOT108-1 (SO14) package: P_{tot} derates linearly with 10.1 mW/K above 100 °C. For SOT402-1 (TSSOP14) package: P_{tot} derates linearly with 7.3 mW/K above 81 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		3	15	V
VI	input voltage		0	V_{DD}	V
T _{amb}	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	nCP, nCD, nD, nSD inputs			
		V _{DD} = 5 V	-	3.75	µs/V
		V _{DD} = 10 V	-	0.5	µs/V
		V _{DD} = 15 V	-	0.08	µs/V

Dual D-type flip-flop

10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0 \ V$; $V_{I} = V_{SS} \ or \ V_{DD}$; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	T _{amb} =	-40 °C	T _{amb} =	+25 °C	T _{amb} =	+85 °C	T _{amb} = +125 °C		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
V _{IH}	HIGH-level	I _O < 1 μΑ	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V
	input voltage		10 V	7.0	-	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level input	I _O < 1 μΑ	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V
	voltage		10 V	-	3.0	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level	I _O < 1 μΑ	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V
	output voltage		10 V	9.95	-	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level	I _O < 1 μΑ	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V
	output voltage		10 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level	V _O = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	-	-1.1	mA
	output current	V _O = 4.6 V	5 V	-	-0.64	-	-0.5	-	-0.36	-	-0.36	mA
		V _O = 9.5 V	10 V	-	-1.6	-	-1.3	-	-0.9	-	-0.9	mA
		V _O = 13.5 V	15 V	-	-4.2	-	-3.4	-	-2.4	-	-2.4	mA
I _{OL}	LOW-level	V _O = 0.4 V	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mA
	output current	V _O = 0.5 V	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mA
		V _O = 1.5 V	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mA
I _I	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{DD}	supply current	all valid input	5 V	-	1.0	-	1.0	-	30	-	30	μΑ
	CC	combinations;	10 V	-	2.0	-	2.0	-	60	-	60	μA
		$ I_O = 0 A$	15 V	-	4.0	-	4.0	-	120	-	120	μA
Cı	input capacitance		-	-	-	-	7.5	-	-	-	-	pF

Dual D-type flip-flop

11. Dynamic characteristics

Table 7. Dynamic characteristics

 T_{amb} = 25 °C, unless otherwise specified. For test circuit see Fig. 5.

Symbol	Parameter	Conditions	V _{DD}	Extrapolation formula	Min	Тур	Max	Unit
t _{PHL}	HIGH to LOW	nCP to nQ, nQ;	5 V [1]	83 + 0.55 × C _L	-	110	220	ns
	propagation delay	see Fig. 3	10 V	34 + 0.23 × C _L	-	45	90	ns
			15 V	22 + 0.16 × C _L	-	30	60	ns
		nSD to nQ	5 V [1]	73 + 0.55 × C _L	-	100	200	ns
			10 V	29 + 0.23 × C _L	-	40	80	ns
			15 V	22 + 0.16 × C _L	-	30	60	ns
		nCD to nQ	5 V [1]	73 + 0.55 × C _L	-	100	200	ns
			10 V	29 + 0.23 × C _L	-	40	80	ns
			15 V	22 + 0.16 × C _L	-	30	60	ns
t _{PLH}	LOW to HIGH	nCP to nQ, $n\overline{Q}$;	5 V [1]	68 + 0.55 × C _L	-	95	190	ns
	propagation delay	see Fig. 3	10 V	29 + 0.23 × C _L	-	40	80	ns
			15 V	22 + 0.16 × C _L	-	30	60	ns
		nSD to nQ	5 V [1]	48 + 0.55 × C _L	-	75	150	ns
			10 V	24 + 0.23 × C _L	-	35	70	ns
			15 V	17 + 0.16 × C _L	-	25	50	ns
		nCD to nQ	5 V [1]	33 + 0.55 × C _L	-	60	120	ns
			10 V	19 + 0.23 × C _L	-	30	60	ns
			15 V	12 + 0.16 × C _L	-	20	40	ns
t _t	transition time	see Fig. 3	5 V [1]	10 + 1.00 × C _L	-	60	120	ns
			10 V	9 + 0.42 × C _L	-	30	60	ns
			15 V	6 + 0.28 × C _L	-	20	40	ns
t _{su}	set-up time	nD to nCP; see Fig. 3	5 V		40	20	-	ns
			10 V		25	10	-	ns
			15 V		15	5	-	ns
t _h	hold time	nD to nCP; see Fig. 3	5 V		20	0	-	ns
			10 V		20	0	-	ns
			15 V		15	0	-	ns
t _W	pulse width	nCP input LOW;	5 V		60	30	-	ns
		see Fig. 3	10 V		30	15	-	ns
			15 V		20	10	-	ns
		nSD input HIGH;	5 V		50	25	-	ns
		see Fig. 4	10 V		24	12	-	ns
			15 V		20	10	-	ns
		nCD input HIGH;	5 V		50	25	-	ns
		see Fig. 4	10 V		24	12	-	ns
			15 V		20	10	-	ns

Dual D-type flip-flop

Symbol	Parameter	Conditions	V _{DD}	Extrapolation formula	Min	Тур	Max	Unit
t _{rec}	recovery time	nSD input; see Fig. 4	5 V		+15	-5	-	ns
			10 V		15	0	-	ns
			15 V		15	0	-	ns
		nCD input; see Fig. 4	5 V		40	25	-	ns
			10 V		25	10	-	ns
			15 V		25	10	-	ns
f _{clk(max)}	maximum clock	see Fig. 3	5 V		7	14	-	MHz
	frequency		10 V		14	28	-	MHz
			15 V		20	40	-	MHz


[1] Typical values of the propagation delays and output transition times can be calculated with the extrapolation formulas (C_L in pF).

Table 8. Dynamic power dissipation

 $V_{SS} = 0 \ V; \ t_r = t_f \le 20 \ ns; \ T_{amb} = 25 \ ^{\circ}C.$

Symbol	Parameter	V_{DD}	Typical formula	Where
P_D	dynamic power dissipation	5 V		f _i = input frequency in MHz;
		10 V		f _o = output frequency in MHz; C _L = output load capacitance in pF;
		15 V		$\Sigma(f_0 \times C_L)$ = sum of the outputs;
				V_{DD} = supply voltage in V.

11.1. Waveforms and test circuit




Set-up and hold times are shown as positive values but may be specified as negative values.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load. Measurement points are given in <u>Table 9</u>.

Fig. 3. Set-up time, hold time, minimum clock pulse width, propagation delays and transition times

Dual D-type flip-flop




Recovery times are shown as positive values but may be specified as negative values. Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load. Measurement points are given in <u>Table 9</u>.

Fig. 4. nSD, nCD recovery time and pulse width

Table 9. Measurement points

Supply voltage	Input	Output			
V _{DD}	V _M	V _M	V _X	V _Y	
5 V to 15 V	0.5V _{DD}	0.5V _{DD}	0.1V _{DD}	0.9V _{DD}	



Test and measurement data is given in Table 10;

Definitions test circuit:

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator;

C_L = Load capacitance including jig and probe capacitance.


Fig. 5. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Input		Load
V_{DD}	V _I	t _r , t _f	C _L
5 V to 15 V	V _{SS} or V _{DD}	≤ 20 ns	50 pF

Dual D-type flip-flop

12. Application information



Dual D-type flip-flop

13. Package outline




Fig. 9. Package outline SOT108-1 (SO14)

Dual D-type flip-flop




Fig. 10. Package outline SOT402-1 (TSSOP14)

Dual D-type flip-flop

14. Abbreviations

Table 11. Abbreviations

Acronym	Description			
ANSI	merican National Standards Institute			
CDM	Charged Device Model			
CMOS	nplementary Metal-Oxide Semiconductor			
DUT	evice Under Test			
ESD	ElectroStatic Discharge			
ESDA	ElectroStatic Discharge Association			
НВМ	uman Body Model			
JEDEC	Joint Electron Device Engineering Council			

15. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
HEF4013B v.12	20240724	Product data sheet	-	HEF4013B v.11		
Modifications:	• Fig. 9, Fig.	GCONOTY Z. LOD Sponication appeared absorbing to the latest VEDEO standard.				
HEF4013B v.11	20230309	Product data sheet	-	HEF4013B v.10		
Modifications:		 Section 1 updated Fig. 2: Schmitt-trigger symbol removed (errata). 				
HEF4013B v.10	20211123	Product data sheet	-	HEF4013B v.9		
Modifications:	guidelines of Legal texts Section 1 and	• Section 1 and Section 2 updated.				
HEF4013B v.9	20151210	Product data sheet	-	HEF4013B v.8		
Modifications:	Type number	Type number HEF4013BP (SOT27-1) removed.				
HEF4013B v.8	20111121	Product data sheet	-	HEF4013B v.7		
Modifications:	 Legal pages updated. Changes in "General description", "Features and benefits" and "Applications". 					
HEF4013B v.7	20110913	Product data sheet	-	HEF4013B v.6		
HEF4013B v.6	20091027	Product data sheet	-	HEF4013B v.5		
HEF4013B v.5	20090619	Product data sheet	-	HEF4013B v.4		
HEF4013B v.4	20080515	Product data sheet	-	HEF4013B_CNV v.3		
HEF4013B_CNV v.3	19950101	Product specification	-	HEF4013B_CNV v.2		
HEF4013B_CNV v.2	19950101	Product specification	-	-		

Dual D-type flip-flop

16. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

HEF4013B

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2024. All rights reserved

Dual D-type flip-flop

Contents

1. G	eneral description	. 1
2. Fe	eatures and benefits	1
3. A	pplications	. 1
4. O	rdering information	.1
5. F	unctional diagram	.2
6. Pi	inning information	.3
6.1.	Pinning	. 3
6.2.	Pin description	. 3
7. Fu	unctional description	. 3
8. Li	imiting values	4
	ecommended operating conditions	
10. \$	Static characteristics	.5
11. [Oynamic characteristics	.6
11.1.	Waveforms and test circuit	7
12.	Application information	9
13. F	Package outline1	10
14. /	Abbreviations1	12
15. F	Revision history1	12
	Legal information1	
	-	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 24 July 2024

[©] Nexperia B.V. 2024. All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

HEC4013BT,112 HEC4013BT,118