74ALVC573

Octal D-type transparent latch; 3-state

Rev. 4 — 30 April 2021

Product data sheet

1. General description

The 74ALVC573 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state true outputs for bus-oriented applications. A latch enable (LE) input and an outputs enable (OE) input are common to all latches.

When pin LE is HIGH, data at the D-inputs (pins D0 to D7) enters the latches. In this condition, the latches are transparent, that is, a latch output will change each time its corresponding D-input changes. When pin LE is LOW, the latches store the information that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of pin LE.

When pin \overline{OE} is LOW, the contents of the eight latches are available at the Q-outputs (pins Q0 to Q7). When pin \overline{OE} is HIGH, the outputs go to the high-impedance OFF-state. Operation of input pin \overline{OE} does not affect the state of the latches.

The 74ALVC573 is functionally identical to the 74ALVC373, but has a different pin arrangement.

2. Features and benefits

- Wide supply voltage range from 1.65 V to 3.6 V
- 3.6 V tolerant inputs/outputs
- CMOS low power consumption
- Direct interface with TTL levels (2.7 V to 3.6 V)
- · Power-down mode
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standards:
 - JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8B (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V




Octal D-type transparent latch; 3-state

3. Ordering information


Table 1. Ordering information

| Type number | Package | | | | | | | | |
|-------------|-------------------|----------|--|----------|--|--|--|--|--|
| | Temperature range | Name | Description | Version | | | | | |
| 74ALVC573D | -40 °C to +85 °C | SO20 | plastic small outline package; 20 leads; body width 7.5 mm | SOT163-1 | | | | | |
| 74ALVC573PW | -40 °C to +85 °C | TSSOP20 | plastic thin shrink small outline package; 20 leads; body width 4.4 mm | SOT360-1 | | | | | |
| 74ALVC573BQ | -40 °C to +85 °C | DHVQFN20 | plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm | SOT764-1 | | | | | |

4. Functional diagram




Octal D-type transparent latch; 3-state




5. Pinning information

5.1. Pinning



Octal D-type transparent latch; 3-state



Transparent top view

(1) This is not a ground pin. There is no electrical or mechanical requirement to solder the pad. In case soldered, the solder land should remain floating or connected to GND.

Fig. 8. Pin configuration SOT764-1 (DHVQFN20)

5.2. Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|--------------------------------|--------------------------------|----------------------------------|
| D0, D1, D2, D3, D4, D5, D6, D7 | 2, 3, 4, 5, 6, 7, 8, 9 | data input |
| LE | 11 | latch enable input (active HIGH) |
| ŌE | 1 | output enable input (active LOW) |
| Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 | 19, 18, 17, 16, 15, 14, 13, 12 | 3-state latch output |
| V _{CC} | 20 | supply voltage |
| GND | 10 | ground (0 V) |

6. Functional description

Table 3. Functional table

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;

Z = High-impedance OFF-state.

| Operating modes | Input | | Internal latch | Output | |
|----------------------------|-------|----|----------------|--------|----|
| | OE | LE | Dn | | Qn |
| Enable and read register | L | Н | L | L | L |
| (transparent mode) | L | Н | Н | Н | Н |
| Latch and read register | L | L | I | L | L |
| | L | L | h | Н | Н |
| Latch register and disable | Н | L | I | L | Z |
| outputs | Н | L | h | Н | Z |

Octal D-type transparent latch; 3-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|------------------|-------------------------|---|-----|------|-----------------------|------|
| V _{CC} | supply voltage | | | -0.5 | +4.6 | V |
| I _{IK} | input clamping current | V _I < 0 V | | -50 | - | mA |
| V _I | input voltage | | [1] | -0.5 | +4.6 | V |
| I _{OK} | output clamping current | $V_O > V_{CC}$ or $V_O < 0 V$ | | - | ±50 | mA |
| Vo | output voltage | output HIGH or LOW state | [1] | -0.5 | V _{CC} + 0.5 | V |
| | | output 3-state | | -0.5 | +4.6 | V |
| | | power-down mode; V _{CC} = 0 V | | -0.5 | +4.6 | V |
| Io | output current | V _O = 0 V to V _{CC} | | - | ±50 | mA |
| I _{CC} | supply current | | | - | 100 | mA |
| I _{GND} | ground current | | | -100 | - | mA |
| T _{stg} | storage temperature | | | -65 | +150 | °C |
| P _{tot} | total power dissipation | T_{amb} = -40 °C to +85 °C | | - | 500 | mW |

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------------------|--|------|-----------------|------|
| V _{CC} | supply voltage | | 1.65 | 3.6 | V |
| VI | input voltage | | 0 | 3.6 | V |
| Vo | output voltage | output HIGH or LOW state | 0 | V _{CC} | V |
| | | output 3-state | 0 | 3.6 | V |
| | | power-down mode; V _{CC} = 0 V | 0 | 3.6 | V |
| T _{amb} | ambient temperature | in free air | -40 | +85 | °C |
| Δt/ΔV | input transition rise and fall rate | V _{CC} = 1.65 V to 2.7 V | - | 20 | ns/V |
| | | V _{CC} = 2.7 V to 3.6 V | - | 10 | ns/V |

Octal D-type transparent latch; 3-state

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | -40 | °C to +85 | °C | Unit |
|------------------|---------------------------|--|-----------------------|-----------|---------------------|------|
| | | | Min | Typ[1] | Max | 1 |
| V _{IH} | HIGH-level input voltage | V _{CC} = 1.65 V to 1.95 V | 0.65V _{CC} | - | - | V |
| | | V _{CC} = 2.3 V to 2.7 V | 1.7 | - | - | V |
| | | V _{CC} = 2.7 V to 3.6 V | 2.0 | - | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 1.65 V to 1.95 V | - | - | 0.35V _{CC} | V |
| | | V _{CC} = 2.3 V to 2.7 V | - | - | 0.7 | V |
| | | V _{CC} = 2.7 V to 3.6 V | - | - | 0.8 | V |
| V _{OH} | HIGH-level output voltage | $V_I = V_{IH}$ or V_{IL} | | | | |
| | | I _O = -100 μA; V _{CC} = 1.65 V to 3.6 V | V _{CC} - 0.2 | - | - | V |
| | | I _O = -6 mA; V _{CC} = 1.65 V | 1.25 | - | - | V |
| | | I _O = -12 mA; V _{CC} = 2.3 V | 1.8 | - | - | V |
| | | I _O = -18 mA; V _{CC} = 2.3 V | 1.7 | - | - | V |
| | | I _O = -12 mA; V _{CC} = 2.7 V | 2.2 | - | - | V |
| | | I _O = -18 mA; V _{CC} = 3.0 V | 2.4 | - | - | V |
| | | I _O = -24 mA; V _{CC} = 3.0 V | 2.2 | - | - | V |
| V _{OL} | LOW-level output voltage | $V_I = V_{IH}$ or V_{IL} | | | | |
| | | I _O = 100 μA; V _{CC} = 1.65 V to 3.6 V | - | - | 0.2 | V |
| | | I _O = 6 mA; V _{CC} = 1.65 V | - | - | 0.3 | V |
| | | I _O = 12 mA; V _{CC} = 2.3 V | - | - | 0.4 | V |
| | | I _O = 18 mA; V _{CC} = 2.3 V | - | - | 0.6 | V |
| | | I _O = 12 mA; V _{CC} = 2.7 V | - | - | 0.4 | V |
| | | I _O = 18 mA; V _{CC} = 3.0 V | - | - | 0.4 | V |
| | | I _O = 24 mA; V _{CC} = 3.0 V | - | - | 0.55 | V |
| I _I | input leakage current | V _{CC} = 3.6 V; V _I = 3.6 V or GND | - | ±0.1 | ±5 | μΑ |
| l _{OZ} | OFF-state output current | $V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 1.65$ V to 3.6 V; $V_O = 3.6$ V or GND | - | ±0.1 | ±10 | μA |
| I _{OFF} | power-off leakage supply | V _{CC} = 0 V; V _I or V _O = 0 V to 3.6 V | - | ±0.1 | ±10 | μΑ |
| I _{CC} | supply current | $V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0 \text{ A}$ | - | 0.2 | 10 | μΑ |
| ΔI _{CC} | additional supply current | per input pin; V _{CC} = 3.0 V to 3.6 V; V _I = V _{CC} - 0.6 V; I _O = 0 A | - | 5 | 750 | μA |
| Cı | input capacitance | | - | 3.5 | - | pF |

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

Octal D-type transparent latch; 3-state

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 13.

| Symbol | Parameter | Conditions | -40 | 0 °C to +85 | 5 °C | Unit |
|------------------|----------------------------------|------------------------------------|-----|-------------|------|------|
| | | | Min | Typ[1] | Max | |
| t _{pd} | propagation delay | Dn to Qn; see Fig. 9 | 2] | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 1.0 | 2.5 | 5.4 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 1.0 | 2.0 | 3.5 | ns |
| | | V _{CC} = 2.7 V | 1.0 | 2.3 | 3.6 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 2.2 | 3.3 | ns |
| | | LE to Qn; see Fig. 10 | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 1.0 | 2.8 | 6.0 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 1.0 | 2.1 | 3.8 | ns |
| | | V _{CC} = 2.7 V | 1.0 | 2.4 | 3.7 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 2.3 | 3.3 | ns |
| t _{en} | enable time | OE to Qn; see Fig. 11 | 2] | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 1.5 | 3.0 | 6.4 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 1.0 | 2.4 | 4.5 | ns |
| | | V _{CC} = 2.7 V | 1.5 | 3.0 | 4.6 | ns |
| | V _{CC} = 3.0 V to 3.6 V | 1.0 | 2.3 | 4.0 | ns | |
| t _{dis} | disable time | OE to Qn; see Fig. 11 | 2] | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 1.5 | 3.4 | 7.0 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 1.0 | 2.2 | 4.4 | ns |
| | | V _{CC} = 2.7 V | 1.5 | 2.8 | 4.4 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 2.7 | 4.4 | ns |
| t _W | pulse width | LE pulse width HIGH; see Fig. 10 | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 3.8 | - | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 3.3 | - | - | ns |
| | | V _{CC} = 2.7 V | 3.3 | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 3.3 | - | - | ns |
| t _{su} | set-up time | Dn to LE; see Fig. 12 | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 0.8 | - | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 0.8 | - | - | ns |
| | | V _{CC} = 2.7 V | 0.8 | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.8 | - | - | ns |
| t _h | hold time | Dn to LE; see Fig. 12 | | | | _ |
| | | V _{CC} = 1.65 V to 1.95 V | 0.8 | - | - | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 0.8 | - | - | ns |
| | | V _{CC} = 2.7 V | 0.8 | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.7 | - | - | ns |

Octal D-type transparent latch; 3-state

| Symbol | Parameter | Conditions | -40 | Unit | | |
|-----------------|-------------------|---|-----|--------|-----|----|
| | | | Min | Typ[1] | Max | |
| C _{PD} | power dissipation | per latch; V_I = GND to V_{CC} ; V_{CC} = 3.3 V [3] | | | | |
| | capacitance | outputs HIGH or LOW state | - | 37 | - | pF |
| | | outputs 3-state | - | 7 | - | pF |

[1] Typical values are measured at T_{amb} = 25 °C

[2] t_{pd} is the same as t_{PHL} and t_{PLH} .

 t_{en} is the same as t_{PZH} and t_{PZL} .

 $t_{\mbox{\scriptsize dis}}$ is the same as $t_{\mbox{\scriptsize PHZ}}$ and $t_{\mbox{\scriptsize PLZ}}.$

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz; f_o = output frequency in MHz


 C_L = output load capacitance in pF

V_{CC} = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs

10.1. Waveforms and test circuit



Measurement points are given in Table 8.


 V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig. 9. Input Dn to output Qn propagation delay times

Table 8. Measurement points

| Supply voltage | V _M | Output | | | |
|------------------|--------------------|--------------------------|--------------------------|--|--|
| V _{CC} | | V _X | V _Y | | |
| 1.65 V to 1.95 V | 0.5V _{CC} | V _{OL} + 0.15 V | V _{OH} - 0.15 V | | |
| 2.3 V to 2.7 V | 0.5V _{CC} | V _{OL} + 0.15 V | V _{OH} - 0.15 V | | |
| 2.7 V | 1.5 V | V _{OL} + 0.3 V | V _{OH} - 0.3 V | | |
| 3.0 V to 3.6 V | 1.5 V | V _{OL} + 0.3 V | V _{OH} - 0.3 V | | |

Octal D-type transparent latch; 3-state



 V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig. 10. Latch enable (LE) pulse width and latch enable input to output (Qn) propagation delays




Fig. 11. Enable and disable times






Fig. 12. The data set-up and hold times for Dn input to LE input

Octal D-type transparent latch; 3-state





Test data is given in Table 9.

Definitions for test circuit:

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig. 13. Test circuit for measuring switching times

Table 9. Test data


| Supply voltage Input | | Load | | V _{EXT} | | | |
|----------------------|-----------------|---------------------------------|-------|------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| V _{CC} | VI | t _r , t _f | CL | R _L | t _{PLH} , t _{PHL} | t _{PLZ} , t _{PZL} | t _{PHZ} , t _{PZH} |
| 1.65 V to 1.95 V | V _{CC} | ≤ 2.0 ns | 30 pF | 1 kΩ | open | 2V _{CC} | GND |
| 2.3 V to 2.7 V | V _{CC} | ≤ 2.0 ns | 30 pF | 500 Ω | open | 2V _{CC} | GND |
| 2.7 V | 2.7 V | ≤ 2.5 ns | 50 pF | 500 Ω | open | 6 V | GND |
| 3.0 V to 3.6 V | 2.7 V | ≤ 2.5 ns | 50 pF | 500 Ω | open | 6 V | GND |

Octal D-type transparent latch; 3-state

11. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



| UNIT | A max. | A ₁ | A ₂ | A ₃ | bp | С | D ⁽¹⁾ | E ⁽¹⁾ | е | HE | L | Lp | Q | v | w | у | z ⁽¹⁾ | θ |
|--------|-----------|----------------|----------------|----------------|----------------|----------------|------------------|------------------|------|----------------|-------|----------------|----------------|------|------|-------|------------------|----|
| mm | 2.65 | 0.3 0.1 | 2.45 2.25 | 0.25 | 0.49 0.36 | 0.32 0.23 | 13.0 12.6 | 7.6 7.4 | 1.27 | 10.65 10.00 | 1.4 | 1.1 0.4 | 1.1 1.0 | 0.25 | 0.25 | 0.1 | 0.9 0.4 | 8° |
| inches | 0.1 | 0.012 0.004 | 0.096 0.089 | 0.01 | 0.019 0.014 | 0.013 0.009 | 0.51 0.49 | 0.30 0.29 | 0.05 | 0.419 0.394 | 0.055 | 0.043 0.016 | 0.043 0.039 | 0.01 | 0.01 | 0.004 | 0.035 0.016 | 0° |

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


| OUTLINE VERSION | | REFER | EUROPEAN | ISSUE DATE | |
|--------------------|--------|--------|----------|------------|---------------------------------|
| | IEC | JEDEC | JEITA | PROJECTION | ISSUE DATE |
| SOT163-1 | 075E04 | MS-013 | | | 99-12-27 03-02-19 |

Fig. 14. Package outline SOT163-1 (SO20)

Octal D-type transparent latch; 3-state

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFER | REFERENCES | | EUROPEAN | ISSUE DATE |
|----------|-----|--------|------------|--|------------|---------------------------------|
| VERSION | IEC | JEDEC | JEITA | | PROJECTION | ISSUE DATE |
| SOT360-1 | | MO-153 | | | | 99-12-27 03-02-19 |

Fig. 15. Package outline SOT360-1 (TSSOP20)

Octal D-type transparent latch; 3-state




Fig. 16. Package outline SOT764-1 (DHVQFN20)

Octal D-type transparent latch; 3-state

12. Abbreviations

Table 10. Abbreviations

| Acronym | Description |
|---------|---|
| CMOS | Complementary Metal-Oxide Semiconductor |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| НВМ | Human Body Model |
| MM | Machine Model |
| TTL | Transistor-Transistor Logic |

13. Revision history

Table 11. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|----------------|---|-----------------------------------|---|---------------|
| 74ALVC573 v.4 | 20210430 | Product data sheet | - | 74ALVC573 v.3 |
| Modifications: | Nexperia. Legal texts have bee Section 2: Reference Section 7: Derating v | en adapted to the new col | gned to comply with the impany name where appropriate dissipation removed (errogo) updated. | opriate. |
| 74ALVC573 v.3 | 20071026 | Product data sheet | - | 74ALVC573 v.2 |
| Modifications: | of NXP Semiconduct Legal texts have bee <u>Section 3</u>: DHVQFN: <u>Section 7</u>: derating v | tors. en adapted to the new co | . • | |
| 74ALVC573 v.2 | 20030625 | Product specification | - | 74ALVC573 v.1 |
| 74ALVC573 v.1 | 20020301 | Product specification | - | - |

Octal D-type transparent latch; 3-state

14. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------|-----------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- 2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74ALVC573

All information provided in this document is subject to legal disclaimers

© Nexperia B.V. 2021. All rights reserved

Octal D-type transparent latch; 3-state

Contents

| 1. General description | 1 |
|---|---------------------------|
| 2. Features and benefits | 1 |
| 3. Ordering information | 2 |
| 4. Functional diagram | 2 |
| 5. Pinning information | 3 |
| 5.1. Pinning | 3 |
| 5.2. Pin description | 4 |
| 6. Functional description | 4 |
| 7. Limiting values | 5 |
| | |
| 8. Recommended operating conditions | 5 |
| Recommended operating conditions Static characteristics | |
| | 6 |
| 9. Static characteristics | 6 7 |
| 9. Static characteristics 10. Dynamic characteristics 10.1. Waveforms and test circuit | 6 7 8 |
| Static characteristics Dynamic characteristics | 7 8 11 |
| 9. Static characteristics 10. Dynamic characteristics 10.1. Waveforms and test circuit 11. Package outline | 6 7 8 11 |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 30 April 2021

[©] Nexperia B.V. 2021. All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia: