

Polar Encoder/Decoder v1.0

PB051 March 3, 2022

LogiCORE IP Product Brief

Introduction

The Polar Encoder/Decoder soft IP core supports Polar encoding and decoding. The Polar codes are configurable and can be used on a block-by-block basis.

Note: In this document, a block is the general term for an atomic unit of data processed by an encoder or decoder. A codeword is the specific form of an encoded block and is used when discussing the code parameters used to generate it.

Additional Documentation

A product guide is available for this core. Access to this material can be requested by clicking on this registration link: www.xilinx.com/member/polar-cores.html

Features

- Supports 3GPP TS 38.212 V15.1.1 3rd
 Generation Partnership Project; Technical
 Specification Group Radio Access Network;
 NR; Multiplexing and channel coding
 (Release 15)
- Throughput⁽¹⁾ up to:
 - >80 Mb/s for decoder (N=1024, K=200)
 - >700 Mb/s for encoder (N=1024, K=200)
- High bandwidth AXI4-Stream interfaces
- See performance in the Polar Encoder/Decoder Product Guide (PG280). Figures are for a clock frequency of 400 MHz and should be scaled for achieved clock frequency. Throughput is a function of many factors including code size, code mix, clock frequency and augmentation parameters

LogiCORE IP Facts Table		
Core Specifics		
Supported Device Family ⁽¹⁾	Versal™ ACAP UltraScale™, UltraScale+™ 7 Series	
Supported User Interfaces	AXI4-Lite, AXI4-Stream	
Provided with Core		
Design Files	N/A	
Example Design	IP Integrator Block Diagram	
Test Bench	N/A	
Constraints File	Xilinx Design Constraints (XDC)	
Simulation Model	System Verilog Secure model Bit-accurate C model MEX file for use with MATLAB	
Supported S/W Driver	Standalone	
Tested Design Flows(2)		
Design Entry	Vivado® Design Suite	
Simulation	For supported simulators, see the Xilinx Design Tools: Release Notes Guide ⁽³⁾ .	
Synthesis	Vivado	
Support		
Release Notes and Known Issues	Master Answer Record: 70106	
All Vivado IP Change Logs	Master Vivado IP Change Logs: 72775	
Provided by Xilinx at the Xilinx Support web page		

Notes:

- For a complete listing of supported devices, see the Vivado IP catalog.
- For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.
- 3. The Early Access version of this core only supports Mentor Graphics Questa Advanced Simulator v10.5c



Overview

Forward Error Correction (FEC) codes such as Polar codes provide a means to control errors in data transmissions over unreliable or noisy communication channels. The Polar Encoder/Decoder core provides an optimized block for encoding and soft-decision decoding of these codes. Codes can be specified through an AXI4-Lite bus. A block diagram of the Polar Encoder/Decoder core is shown in Figure 1.




Figure 1: Polar Encoder/Decoder Core Block Diagram



Feature Summary

The Polar Encoder/Decoder soft IP core is a highly flexible soft-decision implementation for Polar codes offering the following features.

- Decoder performs Successive Cancellation List decoding with a list size of eight augmented by parity and/or CRC bits according to 3GPP TS 38.212 V15.1.1.
- Ability to specify number of inputs and outputs on either a block-by-block basis or transfer basis.
- Up to 128 codes configured over an AXI4-Lite interface.
- Codes selected on a block-by-block basis.
- Codeword sizes from N=32 to N=1024, K from 2 to N, K_{max} is 140 when interleaved.
- As an encoder, the core accepts K bits of information and outputs N encoded bits; as a decoder, the core accepts N soft value log-likelihood ratios (LLR) and outputs K hard decision bits.
- 8 bit soft value LLR inputs are accepted by the decoder, with external saturation to symmetric range assumed.
- Supports only in-order execution of blocks.
- Wide data interfaces on input and output.
- Separate input and output streams allow control parameters and status to be provided on a block-by-block basis.

Applications

The Polar Encoder/Decoder core is intended for, but not limited to, use in applications requiring Polar encode/decode, such as 5G wireless (3GPP TS 38.212 V15.1.1 Multiplexing and channel coding (Release 15)). UCI, DCI, and BCH use cases are supported.



Technical Support

Xilinx provides technical support at the Xilinx Support web page for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.

Licensing and Ordering Information

This Xilinx LogiCORE™ IP module is provided under the terms of the Xilinx Core License Agreement. The module is shipped as part of the Vivado® Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. To generate a full license, visit the product licensing web page. Evaluation licenses and hardware timeout licenses might be available for this core or subsystem. Contact your local Xilinx sales representative for information about pricing and availability.

For more information, visit the Polar Encoder/Decoder product web page.

Information about other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.

Documentation Navigator and Design Hubs

Xilinx[®] Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado[®] IDE, select Help > Documentation and Tutorials.
- On Windows, select Start > All Programs > Xilinx Design Tools > DocNav.
- At the Linux command prompt, enter docnav.



Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

Note: For more information on Documentation Navigator, see the Documentation Navigator page on the Xilinx website.

Revision History

The following table shows the revision history for this document:

Date	Version	Revision
03/03/2022	1.0	Removed Export Control Disclaimer. It is not required for this document.
02/04/2021	1.0	Added Versal support.
08/30/2018	1.0	Updated Feature Summary and Applications to align with PG280 (2018.2).
11/15/2017	1.0	Initial Xilinx Release.

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Xilinx:

EF-DI-POLAR-ENC-DEC-SITE