Product data sheet

1. General description

Passivated, sensitive gate thyristors in a plastic envelope, intended for use in general purpose switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.

2. Features and benefits

- · Sensitive gate
- · Planar passivated for voltage ruggedness and reliability
- · Direct triggering from low power drivers and logic ICs
- Surface mountable package

3. Applications

- · General purpose switching and phase control
- · Ignition circuits, CDI for 2- and 3-wheelers
- Motor control e.g. small kitchen appliances

4. Quick reference data

Table 1. Quick reference data

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|---------------------|--|--|-----|-----|-----|-----|------|
| V_{RRM} | repetitive peak reverse voltage | | | - | - | 500 | V |
| $I_{T(AV)}$ | average on-state current | half sine wave; T _{mb} ≤ 111 °C; <u>Fig. 1</u> | | - | - | 5 | Α |
| I _{T(RMS)} | RMS on-state current | half sine wave; $T_{mb} \le 111 ^{\circ}C$; Fig. 2; Fig. 3 | | - | - | 8 | Α |
| I _{TSM} | non-repetitive peak on- state current | half sine wave; $T_{j(init)}$ = 25 °C; t_p = 10 ms; Fig. 4; Fig. 5 | | - | - | 75 | Α |
| | | half sine wave; $T_{j(init)}$ = 25 °C; t_p = 8.3 ms | | - | - | 82 | Α |
| Tj | junction temperature | | [1] | - | - | 125 | °C |
| Static charac | teristics | | | | | | |
| I _{GT} | gate trigger current | $V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_j = 25 ^{\circ}\text{C}; Fig. 7$ | | - | 50 | 200 | μΑ |
| Dynamic cha | rateristics | | | | | • | |
| dV _D /dt | rate of rise of off-state voltage | V_{DM} = 335 V; T_j = 125 °C; R_{GK} = 100 Ω; (V_{DM} = 67% of V_{DRM}); exponential waveform; Fig. 12 | | 50 | 100 | - | V/µs |

Logic level thyristor

[1] Operation above 110°C may require the use of a gate to cathode resistor of $1k\Omega$ or less.

5. Pinning information

Table 2. Pinning information

| Pin | Symbol | Description | Simplified outline | Graphic symbol |
|-----|--------|-----------------------------------|---------------------------|---|
| 1 | K | cathode | mb | A |
| 2 | Α | anode | | Ġ sym037 |
| 3 | G | gate | | Symosi |
| mb | Α | mounting base; connected to anode | 1 2 3 TO-220AB (SOT78) | |
| | | | TO-220AB (SOT78) | |

6. Ordering information

Table 3. Ordering information

| Type number | Package | | | | |
|-------------|----------|--|---------|--|--|
| | Name | Description | Version | | |
| BT258-500R | TO-220AB | plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB | SOT78 | | |

2/12


Logic level thyristor

7. Limiting values

Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|---------------------|--|--|-----|-----|-----|------|
| V_{DRM} | repetitive peak off-state voltage | | | - | 500 | V |
| V_{RRM} | repetitive peak reverse voltage | | | - | 500 | V |
| I _{T(AV)} | average on-state current | half sine wave; T _{mb} ≤ 111 °C; <u>Fig. 1</u> | | - | 5 | Α |
| I _{T(RMS)} | RMS on-state current | half sine wave; $T_{mb} \le 111 ^{\circ}C$; <u>Fig. 2</u> ; <u>Fig. 3</u> | | - | 8 | А |
| I _{TSM} | non-repetitive peak on- state current | half sine wave; $T_{j(init)}$ = 25 °C; t_p = 10 ms; Fig. 4; Fig. 5 | | - | 75 | А |
| | | half sine wave; $T_{j(init)} = 25 ^{\circ}\text{C}$; $t_p = 8.3 \text{ms}$ | | - | 82 | Α |
| l ² t | I ² t for fusing | t _p = 10 ms; SIN | | - | 28 | A²s |
| dl _T /dt | rate of rise of on-state current | $I_T = 10 \text{ A}$; $I_G = 50 \text{ mA}$; $dI_G/dt = 50 \text{ mA/}\mu\text{s}$ | | - | 50 | A/µs |
| I _{GM} | peak gate current | | | - | 2 | Α |
| V_{RGM} | peak reverse gate voltage | | | - | 5 | V |
| P_{GM} | peak gate power | | | - | 5 | W |
| P _{G(AV)} | average gate power | over any 20 ms period | | - | 0.5 | W |
| T _{stg} | storage temperature | | | -40 | 150 | °C |
| T _j | junction temperature | | [1] | - | 125 | °C |

[1] Operation above 110°C may require the use of a gate to cathode resistor of $1k\Omega$ or less.



Logic level thyristor




Fig. 2. RMS on-state current as a function of mounting base temperature; maximum values




Fig. 3. RMS on-state current as a function of surge duration; maximum values





Fig. 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values

Logic level thyristor



5 / 12

Logic level thyristor

8. Thermal characteristics

Table 5. Thermal characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|--|-------------|-----|-----|-----|------|
| R _{th(j-mb)} | thermal resistance from junction to mounting base | Fig. 6 | - | - | 2 | K/W |
| R _{th(j-a)} | thermal resistance from junction to ambient free air | in free air | - | 60 | - | K/W |





Fig. 6. Transient thermal impedance from junction to mounting base as a function of pulse width

Logic level thyristor

9. Characteristics

Table 6. Characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|-----------------------------------|--|-----|-----|-----|------|
| Static chara | acteristics | | , | , | | |
| I _{GT} | gate trigger current | V _D = 12 V; I _T = 0.1 A; T _j = 25 °C; <u>Fig. 7</u> | - | 50 | 200 | μΑ |
| IL | latching current | $V_D = 12 \text{ V}; I_G = 0.1 \text{ A}; T_j = 25 ^{\circ}\text{C}; Fig. 8$ | - | 0.4 | 10 | mA |
| I _H | holding current | V _D = 12 V; T _j = 25 °C; <u>Fig. 9</u> | - | 0.3 | 6 | mA |
| V _T | on-state voltage | I _T = 16 A; T _j = 25 °C; <u>Fig. 10</u> | - | 1.3 | 1.6 | V |
| V _{GT} | gate trigger voltage | $V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_j = 25 \text{ °C};$ Fig. 11 | - | 0.4 | 1 | V |
| | | $V_D = 500 \text{ V}; I_T = 0.1 \text{ A}; T_j = 110 ^{\circ}\text{C};$ Fig. 11 | 0.1 | 0.2 | - | V |
| I _D | off-state current | V _D = 500 V; T _j = 125 °C | - | 0.1 | 0.5 | mA |
| I _R | reverse current | V _R = 500 V; T _j = 125 °C | - | 0.1 | 0.5 | mA |
| Dynamic ch | arateristics | | | | | |
| dV _D /dt | rate of rise of off-state voltage | V_{DM} = 335 V; T_j = 125 °C; R_{GK} = 100 Ω; $(V_{DM}$ = 67% of V_{DRM}); exponential waveform; Fig. 12 | 50 | 100 | - | V/µs |
| t _{gt} | gate-controlled turn-on time | I_{TM} = 10 A; V_D = 500 V; I_G = 5 mA; dI_G/dt = 0.2 A/µs; T_j = 25 °C | - | 2 | - | μs |
| t _q | commutated turn-off time | $V_{DM} = 335 \text{ V}; T_j = 125 ^{\circ}\text{C}; I_{TM} = 12 \text{ A}; V_R = 24 \text{ V}; (dI_T/dt)_M = 10 \text{ A/µs; } dV_D/dt = 2 \text{ V/µs; } R_{GK(ext)} = 1 \text{ k}\Omega; (V_{DM} = 67\% \text{ of } V_{DRM})$ | - | 100 | - | μs |








Fig. 8. Normalized latching current as a function of junction temperature

Logic level thyristor




Fig. 9. Normalized holding current as a function of junction temperature





Fig. 11. Normalized gate trigger voltage as a function of junction temperature



 $V_o = 1.0 \text{ V}; R_s = 0.04 \Omega$

(1) $T_j = 125$ °C; typical values (2) $T_j = 125$ °C; maximum values

(3) T_i = 25 °C; maximum values

Fig. 10. On-state current as a function of on-state voltage




Fig. 12. Critical rate of rise of off-state voltage as a function of junction temperature; typical values

WeEn Semiconductors

Logic level thyristor

BT258-500R

10. Package outline




Fig. 13. Package outline TO-220AB (SOT78)

SOT78

SC-46

3-lead TO-220AB

08-06-13

9 / 12

Logic level thyristor

11. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------------|--------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.ween-semi.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. WeEn Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local WeEn Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between WeEn Semiconductors and its customer, unless WeEn Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the WeEn Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, WeEn Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. WeEn Semiconductors takes no responsibility for the content in this document if provided by an information source outside of WeEn Semiconductors.

In no event shall WeEn Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, WeEn Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of WeEn Semiconductors.

Right to make changes — WeEn Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — WeEn Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an WeEn Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. WeEn Semiconductors and its suppliers accept no liability for inclusion and/or use of WeEn Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. WeEn Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using WeEn Semiconductors products, and WeEn Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the WeEn Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

WeEn Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using WeEn Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). WeEn does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific WeEn Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. WeEn Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without WeEn Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond WeEn Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies WeEn Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond WeEn Semiconductors' standard warranty and WeEn Semiconductors' product specifications.

Logic level thyristor

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Logic level thyristor

12. Contents

| 1. | General description | 1 |
|----|-------------------------|----|
| 2. | Features and benefits | 1 |
| 3. | Applications | 1 |
| 4. | Quick reference data | 1 |
| 5. | Pinning information | 2 |
| 6. | Ordering information | 2 |
| 7. | Limiting values | 3 |
| 8. | Thermal characteristics | 6 |
| 9. | Characteristics | 7 |
| 10 | . Package outline | 9 |
| 11 | . Legal information | 10 |

For more information, please visit: http://www.ween-semi.com
For sales office addresses, please send an email to: salesaddresses@ween-semi.com
Date of release: 5 September 2018

[©] WeEn Semiconductors Co., Ltd. 2018. All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

WeEn Semiconductors: BT258-500R,127