




## $650V-27m\Omega$ SiC Cascode

Rev. A, January 2019

#### DATASHEET

# UF3C065030K4S



Part Number	Package	Marking
UF3C065030K4S	TO-247-4L	UF3C065030K4S



#### Description

United Silicon Carbide's cascode products co-package its highperformance F3 SiC fast JFETs with a cascode optimized MOSFET to produce the only standard gate drive SiC device in the market today. This series exhibits very fast switching using a 4-terminal TO-247package and the best reverse recovery characteristics of any device of similar ratings. These devices are excellent for switching inductive loads, and any application requiring standard gate drive.

#### Features

- Typical on-resistance R<sub>DS(on),typ</sub> of 27mΩ
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- TO-247-4L package for faster switching, clean gate waveforms

#### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V <sub>DS</sub>		650	V
Gate-source voltage	V <sub>GS</sub>	DC	-25 to +25	V
Continuous drain current <sup>1</sup>		T <sub>C</sub> = 25°C	85	А
	ID	T <sub>C</sub> = 100°C	62	А
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	230	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =4A	120	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	441	W
Maximum junction temperature	T <sub>J,max</sub>		175	°C
Operating and storage temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

1. Limited by  $T_{J,max}$ 

2. Pulse width  $t_p$  limited by  $T_{J,max}$ 

3. Starting  $T_J = 25^{\circ}C$ 

### **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			Units
Parameter			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.26	0.34	°C/W









#### Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

## **Typical Performance - Static**

Parameter	Symbol	Test Conditions	Value			1 In the
			Min	Тур	Max	- Units
Drain-source breakdown voltage	BV <sub>DS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1mA	650			V
Total drain leakage current	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		6	150	
		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		30		μΑ
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μA
Drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =25°C		27	35	mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =175°C		43		11122
Gate threshold voltage	V <sub>G(th)</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =10mA	4	5	6	V
Gate resistance	R <sub>G</sub>	f=1MHz, open drain		4.5		Ω

## Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	ا <sub>s</sub>	T <sub>C</sub> =25°C			85	A
Diode pulse current <sup>2</sup>	$I_{S,pulse}$	T <sub>C</sub> =25°C			230	А
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =25°C		1.3	1.4	- V
l'onvara vonage		V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =175°C		1.35		
Reverse recovery charge	Q <sub>rr</sub>	$V_{R}$ =400V, I <sub>F</sub> =50A, $V_{GS}$ =-5V, R <sub>G_EXT</sub> =10Ω		425		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=2650A/μs, Tյ=25°C		25		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_{R}$ =400V, I <sub>F</sub> =50A, $V_{GS}$ =-5V, R <sub>G_EXT</sub> =10Ω		280		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=2650A/µs, T_=150°C		20		ns







#### Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			11.11
			Min	Тур	Max	- Units
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V		1500		
Output capacitance	C <sub>oss</sub>	$v_{DS}=100V, v_{GS}=0V$ = f=100kHz		320		pF
Reverse transfer capacitance	C <sub>rss</sub>			2.3		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	V <sub>DS</sub> =0V to 400V, V <sub>GS</sub> =0V		230		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	V <sub>DS</sub> =0V to 400V, V <sub>GS</sub> =0V		520		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		18.5		μJ
Total gate charge	Q <sub>G</sub>	- V <sub>DS</sub> =400V, I <sub>D</sub> =50A, -		43		nC
Gate-drain charge	$Q_{GD}$	$V_{DS} = -5V \text{ to } 12V$		11		
Gate-source charge	$Q_{GS}$	V <sub>GS</sub> = 5V to 12V		19		
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		25		-
Rise time	t <sub>r</sub>	Gate Driver =-5V to +12V, Turn-on R <sub>G.EXT</sub> =8.5Ω,		31		
Turn-off delay time	$t_{d(off)}$			48		ns
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT}$ =20 $\Omega$		12		
Turn-on energy	E <sub>ON</sub>	Inductive Load,		310		
Turn-off energy	E <sub>OFF</sub>	FWD: same device with $V_{GS} = -5V$ , $R_G = 10\Omega$ ,		171		μJ
Total switching energy	<b>E</b> <sub>TOTAL</sub>	T <sub>J</sub> =25°C		481		
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		22		- ns
Rise time	t <sub>r</sub>	Gate Driver =-5V to +12V,		27		
Turn-off delay time	t <sub>d(off)</sub>	$\begin{bmatrix} +12V, \\ Turn-on R_{G,EXT}=8.5\Omega, \\ Turn-off R_{G,EXT}=20\Omega \end{bmatrix}$		48		
Fall time	t <sub>f</sub>			10		
Turn-on energy	E <sub>ON</sub>	Inductive Load, FWD: same device with $V_{GS} = -5V, R_G = 10\Omega,$ $T_J=150^{\circ}C$		247		
Turn-off energy	E <sub>OFF</sub>			114		μJ
Total switching energy	E <sub>TOTAL</sub>			361		





#### **Typical Performance Diagrams**




Figure 1. Typical output characteristics at  $T_{\rm J}$  = - 55°C, tp < 250 $\mu s$ 




Figure 2. Typical output characteristics at  $T_J = 25^{\circ}C$ , tp <  $250\mu$ s




Figure 3. Typical output characteristics at T\_J = 175°C, tp < 250 $\mu$ s




Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_{D}$  = 50A







Figure 5. Typical drain-source on-resistances at  $V_{\text{GS}}$  = 12V



Spice Models

Buy Online Learn

• More

Contact

Related Devices

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V




Figure 7. Threshold voltage vs. junction temperature at  $V_{\text{DS}}$  = 5V and  $I_{\text{D}}$  = 10mA





Figure 8. Typical gate charge at  $V_{\text{DS}}$  = 400V and  $I_{\text{D}}$  = 50A












Figure 10. 3rd quadrant characteristics at  $T_J = 25^{\circ}C$ 




Figure 11. 3rd quadrant characteristics at T<sub>J</sub> = 175°C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS}$  = 0V







Figure 13. Typical capacitances at f = 100kHz and  $V_{\text{GS}}$  = 0V



Spice Models

Buy Online Learn

0 More

Contact

Figure 14. DC drain current derating

Related




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance

# United **SiC**






Figure 17. Safe operation area at  $T_{C}$  = 25°C, D = 0, Parameter  $t_{\rm p}$ 




Figure 18. Clamped inductive switching energy vs. drain current at  $T_J = 25^{\circ}C$ 




Figure 19. Clamped inductive switching turn-on energy vs.  $R_{G,\text{EXT\_ON}}$ 




Figure 20. Clamped inductive switching turn-off energy vs.  $R_{G,\text{EXT\_OFF}}$ 







Figure 21. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  = 400V and  $I_D$  = 50A



More

Related

Figure 22. Reverse recovery charge Qrr vs. junction temperature

#### **Applications Information**

SiC cascodes are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC cascodes also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the cascode is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on cascode operation, see www.unitedsic.com.

#### Disclaimer

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within. Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

UnitedSiC: UF3C065030K4S