














UF3C120080B7S



Part Number	Package	Marking
UF3C120080B7S	D ² PAK-7L	UF3C120080B7S









1200V-85m Ω SiC FET

Rev. A. November 2020

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the $\mathsf{D}^2\mathsf{PAK-7L}$ package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 85mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 140nC
- ◆ Low body diode V_{FSD}: 1.5V
- Low gate charge: Q_G = 23nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Package creepage and clearance distance > 6.1mm
- Kelvin source pin for optimized switching performance
- ESD protected, HBM class 2

Typical applications

Any controlled environment such as

- Telecom and Server Power
- Industrial power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1200	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹	I _D	T _C = 25°C	28.8	Α
		T _C = 100°C	21	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	77	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.8A	58.5	mJ
Power dissipation	P _{tot}	T _C = 25°C	190	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J,T_STG		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 3	260	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.61	0.79	°C/W













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Linita		
Parameter	Symbol		Min	Тур	Max	Units
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	1200			V
Total drain leakage current		V _{DS} =1200V, V _{GS} =0V, T _J =25°C		0.7	75	- μΑ
	I _{DSS}	V _{DS} =1200V, V _{GS} =0V, T _J =175°C		3		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μΑ
Drain-source on-resistance	R _{DS(on)}	V_{GS} =12V, I_{D} =20A, T_{J} =25°C		85	105	
		V _{GS} =12V, I _D =20A, T _J =125°C		135		mΩ
		V _{GS} =12V, I _D =20A, T _J =175°C		177		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_D =10mA	4	4.8	6	V
Gate resistance	R_{G}	f=1MHz, open drain		4.2		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			28.8	Α
Diode pulse current ²	I _{S,pulse}	T _C =25°C			77	Α
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =10A, T _J =25°C		1.5	2	_ V
		V _{GS} =0V, I _F =10A, T _J =175°C		2		
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =20A, V_{GS} =-5V, R_{G_EXT} =22 Ω		140		nC
Reverse recovery time	t _{rr}	di/dt=2800A/μs, T _J =25°C		23		ns
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =20A, V_{GS} =-5V, R_{G_EXT} =22 Ω		118		nC
Reverse recovery time	t _{rr}	di/dt=2800A/μs, Τ _J =150°C		19		ns













Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Input capacitance	C _{iss}	- V _{DS} =100V, V _{GS} =0V - f=100kHz		754		
Output capacitance	C _{oss}			97		pF
Reverse transfer capacitance	C_{rss}	1-100KHZ		0.8		
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 800V, V_{GS} =0V		54		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 800V, V_{GS} =0V		122		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		17.3		μJ
Total gate charge	Q_{G}	\/ 000\/ L 004		23		nC
Gate-drain charge	Q_{GD}	V_{DS} =800V, I_D =20A, V_{GS} = -5V to 12V		5		
Gate-source charge	Q_{GS}	V _{GS} - 3V to 12V		11		
Turn-on delay time	$t_{d(on)}$	$V_{DS}=800V, I_{D}=20A,$ $Gate \ Driver=-5V \ to$ $+12V,$ $Turn-on \ R_{G,EXT}=8.5\Omega,$ $Turn-off \ R_{G,EXT}=22\Omega$ $Inductive \ Load,$ $FWD: same \ device \ with$ $V_{GS}=-5V, R_{G}=22\Omega,$ $T_{J}=25^{\circ}C$		33		ns
Rise time	t _r			7		
Turn-off delay time	t _{d(off)}			30		
Fall time	t _f			9		
Turn-on energy	E _{ON}			340		
Turn-off energy	E _{OFF}			48		μЈ
Total switching energy	E _{TOTAL}			388		
Turn-on delay time	t _{d(on)}	$\begin{aligned} &V_{DS}\text{=}800\text{V}, I_{D}\text{=}20\text{A},\\ &\text{Gate Driver =-5V to}\\ &+12\text{V},\\ &\text{Turn-on }R_{G,\text{EXT}}\text{=}8.5\Omega,\\ &\text{Turn-off }R_{G,\text{EXT}}\text{=}22\Omega \end{aligned}$		31		
Rise time	t _r			6		nc
Turn-off delay time	$t_{d(off)}$			30		ns
Falltime	t _f			8		
Turn-on energy	E _{ON}	Inductive Load,		312		
Turn-off energy	E _{OFF}	FWD: same device with $V_{GS} = -5V$, $R_G = 22\Omega$, $T_J = 150$ °C		42		μЈ
Total switching energy	E _{TOTAL}			354		













Typical Performance Diagrams




Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s




Figure 2. Typical output characteristics at $T_J = 25$ °C, $tp < 250\mu s$




Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 20A

















Tj = -55°C Tj = 25°C Drain Current, I_D (A) Tj = 175°C Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 20A
















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















35 30 25 15 10 5 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_C (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at $T_C = 25$ °C, D = 0, Parameter t_p




Figure 19. Clamped inductive switching turn-on energy vs. $R_{\text{G,EXT_ON}}$




Figure 18. Clamped inductive switching energy vs. drain current at $T_J = 25$ °C




Figure 20. Clamped inductive switching turn-off energy vs. R_{G,EXT_OFF}



















Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_D = 20A

Figure 22. Reverse recovery charge Qrr vs. junction temperature

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{\rm DS(on)}$), output capacitance ($C_{\rm oss}$), gate charge ($Q_{\rm G}$), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external antiparallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiCreserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

UnitedSiC: UF3C120080B7S