


### Description

United Silicon Carbide's cascode products co-package its high-performance G3 SiC JFETs with a cascode optimized MOSFET to produce the only standard gate drive SiC device in the market today. This series exhibits ultra-low gate charge, but also the best reverse recovery characteristics of any device of similar ratings. These devices are excellent for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.



Part Number	Package	Marking			
UF3C065040K3S	TO-247-3L	UF3C065040K3S			

#### **Features**

- Typical on-resistance  $R_{DS(on),typ}$  of  $42m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

### **Typical Applications**

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating

#### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V <sub>DS</sub>		650	V
Gate-source voltage	$V_{GS}$	DC	-25 to +25	V
Continuous drain current <sup>1</sup>	1	T <sub>C</sub> =25°C	54	Α
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> =100°C	40	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> =25°C	125	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =3.19A	76	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> =25°C	326	W
Maximum junction temperature	T <sub>J,max</sub>		175	°C
Operating and storage temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

- 1 Limited by T<sub>J,max</sub>
- 2 Pulse width  $t_p$  limited by  $T_{J,max}$
- 3 Starting T<sub>J</sub> = 25°C



# **Electrical Characteristics** (T<sub>J</sub> = +25°C unless otherwise specified)

## **Typical Performance - Static**

Parameter	Symbol	Test Conditions	Value			Heita
Parameter	Syllibol		Min	Тур	Max	Units
Drain-source breakdown voltage	BV <sub>DS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1mA	650			V
Total drain leakage current	I <sub>DSS</sub>	$V_{DS}$ =650V, $V_{GS}$ =0V, $T_J$ =25°C		0.7	150	- µА
		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		10		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>j</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	± 20	μΑ
Drain-source on-resistance	D	V <sub>GS</sub> =12V, I <sub>D</sub> =40A, T <sub>J</sub> =25°C		42	52	- mΩ
	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =40A, T <sub>J</sub> =175°C		78		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_{D}$ =10mA	4	5	6	V
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω

## **Typical Performance - Reverse Diode**

Parameter	Symbol	Test Conditions	Value			Units
raianietei	Зуппоот	Test conditions	Min	Тур	Max	Offics
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			54	Α
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			125	Α
Command walks as	$V_{FSD} = V_{FSD} = V_{GS} = 0 \text{ T}_{J} = 25^{\circ}$	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =25°C		1.5	1.75	
Forward voltage		V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =175°C		1.8		V
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_F$ =40A, $V_{GS}$ =-5V, $R_{G\_EXT}$ =20 $\Omega$		138		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1100A/μs, T <sub>J</sub> =25°C		38		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_F$ =40A, $V_{GS}$ =-5V, $R_{G\_EXT}$ =20 $\Omega$		137		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1100A/μs, Τ <sub>J</sub> =150°C		38		ns



## **Typical Performance - Dynamic**

Parameter	symbol	Test Conditions		Value		Units
Farameter	Syllibol	rest conditions	Min	Тур	Max	Ullits
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V,		1500		
Output capacitance	C <sub>oss</sub>			200		pF
Reverse transfer capacitance	C <sub>rss</sub>	f=100kHz		2.2		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		146		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		325		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		11.7		μͿ
Total gate charge	$Q_{G}$	V 400V I 40A		51		nC
Gate-drain charge	$Q_{GD}$	$V_{DS}$ =400V, $I_{D}$ =40A, $V_{GS}$ =-5V to 15V		11		
Gate-source charge	$Q_{GS}$	V <sub>GS</sub> 5V tO 15V		19		
Turn-on delay time	t <sub>d(on)</sub>	$\begin{array}{c} V_{DS}\text{=}400\text{V, I}_{D}\text{=}40\text{A, Gate} \\ \text{Driver}\text{=}-5\text{V to +}15\text{V,} \\ \text{Turn-on R}_{G,\text{EXT}}\text{=}1.8\Omega, \\ \text{Turn-off R}_{G,\text{EXT}}\text{=}22\Omega \end{array}$		35		ns ns
Rise time	t <sub>r</sub>			24		
Turn-off delay time	t <sub>d(off)</sub>			57		
Fall time	t <sub>f</sub>			14		
Turn-on energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>ON</sub>	Inductive Load, FWD: same device with $V_{GS} = -5V$ and $R_G = 22\Omega$		500		
Turn-off energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>OFF</sub>			118		
Total switching energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>TOTAL</sub>	RC snubber: $R_s$ =5 $\Omega$		618		μЈ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>	and C <sub>S</sub> =150pF		1.7		
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>	T <sub>J</sub> =25°C		4.5		1
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =40A, Gate		35		
Rise time	t <sub>r</sub>	Driver=-5V to +15V,		22		ns
Turn-off delay time	t <sub>d(off)</sub>	Turn-on $R_{G,EXT}$ =1.8 $\Omega$ , Turn-off $R_{G,EXT}$ =22 $\Omega$		60		– ns
Fall time	t <sub>f</sub>			13		
Turn-on energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>ON</sub>	Inductive Load, FWD: same device with $V_{GS} = -5V$ and $R_{G} = 22\Omega$ RC snubber: $R_{S} = 5\Omega$		479		
Turn-off energy including RS energy <sup>4</sup>	E <sub>OFF</sub>			124		μ
Total switching energy including RS energy <sup>4</sup>	E <sub>TOTAL</sub>			603		
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>	and C <sub>S</sub> =150pF		1.8		
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>	T <sub>J</sub> =150°C		5.3		
	•			•	•	


<sup>4</sup> The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.

### **Thermal Characteristics**

Parameter	symbol	Test Conditions	Value			Units
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.35	0.46	°C/W



### **Typical Performance Diagrams**






Figure 1 Typical output characteristics at  $T_{\perp} = -55^{\circ}\text{C}$ ,  $tp < 250 \,\mu\text{ s}$ 




Figure 2 Typical output characteristics at  $T_J = 25$ °C,  $tp < 250 \mu s$ 




Figure 3 Typical output characteristics at  $T_J = 175$ °C,  $tp < 250 \mu s$ 

Figure 4 Normalized on-resistance vs. temperature at  $V_{GS} = 12V$  and  $I_D = 40A$ 






Figure 5 Typical drain-source on-resistance at  $V_{GS} = 12V$ 




Figure 6 Typical transfer characteristics at  $V_{DS} = 5V$ 




Figure 7 Threshold voltage vs.  $T_J$ at  $V_{DS} = 5V$  and  $I_D = 10mA$ 





Figure 8 Typical gate charge at  $V_{DS} = 400V$  and  $I_D = 40A$ 






Ouieu -20
-40
-60
-80
-4
-3
-2
-1
0
Drain-Source Voltage,  $V_{DS}$  (V)

Figure 9 3rd quadrant characteristics at  $T_J = -55$ °C

Figure 10 3rd quadrant characteristics at  $T_J = 25^{\circ}\text{C}$ 







Figure 11 3rd quadrant characteristics at  $T_J = 175^{\circ}\text{C}$ 

Figure 12 Typical stored energy in  $C_{OSS}$ at  $V_{GS} = 0V$ 







60 50 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>c</sub> (°C)

Figure 13 Typical capacitances at 100kHz and  $V_{GS} = 0V$ 

Figure 14 DC drain current derating









Figure 16 Maximum transient thermal impedance








Figure 17 Safe operation area  $T_c = 25$ °C, D = 0, Parameter  $t_p$ 

Figure 18 Reverse recovery charge Qrr vs. junction temperture




Figure 19 Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at  $T_J = 25$ °C, turn-on  $R_{G EXT} = 1.8 \Omega$  and turn-off  $R_{G EXT} = 22 \Omega$ 






Figure 20 Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor  $R_{G EXT}$ .




Figure 21 Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor  $R_{G\_EXT}$ .






Figure 22 Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at  $I_D = 40A$ 




Figure 23 Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of the snubber capacitance Cs at  $I_D = 40A$  and  $T_J = 25$ °C






Figure 24 Inductive load switching test circuit

An RC snubber ( $R_S = 5\Omega$ ,  $C_S = 150$ pF) is required to improve the turn-off waveforms.

### **Applications Information**

SiC cascodes are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance (R<sub>DS(on)</sub>), output capacitance (Coss), gate charge (Qg), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC cascodes also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the cascode is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on cascode operation, see www.unitedsic.com.

#### Disclaimer

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

UnitedSiC: UF3C065040K3S