

# **Dual Bootstrapped, 12V MOSFET Driver with Programmable Dead-Time**

#### **Features**

- All-In-One Synchronous Buck Driver
- Bootstrapped High-Side Drive
- Programmable Dead-Time
- One PWM Signal Generates Both Drives
- Anti-cross Conduction Protection Circuitry
- EN for Disabling the Driver Outputs Meets
   CPU VR Requirement when Used with
   Patented Flex Mode Controller
- These are Pb-Free Devices

### **Applications**

- Multiphase Desktop CPU Supplies
- Single-Supply Synchronous Buck Converters

### **Descriptions**

The DIO5100 is a single Phase 12V MOSFET gate drivers optimized to drive the gates of both high-side and low-side power MOSFETs in a synchronous buck converter. The high-side and low-side driver is capable of driving a 3000pF load with a 25ns propagation delay and a 30ns transition time.

With a wide operating voltage range, high or low side MOSFET gate drive voltage can be optimized for the best efficiency. Internal adaptive non-overlap circuitry further reduces switching losses by preventing simultaneous conduction of both MOSFETs.


The floating top driver design can accommodate  $V_{BST}$  voltages as high as 35V, with transient voltages as high as 40V. Both gate outputs can be driven low by applying a low logic level to the Output Disable (EN) pin. An Under voltage Lockout function ensures that both driver outputs are low when the supply voltage is low, and a Thermal Shutdown function provides the IC with over temperature protection.

### **Ordering Information**

Order Part Number	Top Marking		T <sub>A</sub>	Package	
DIO5100CD10	DIO5100	Green	-40 to +85°C	DNF3*3-10	Tape & Reel, 5000
DIO5100MP10	DIO5100	Green	-40 to +85°C	MSOP-10	Tape & Reel, 2500



# Pin Assignment



**Figure 1 Top View** 

# **Pin Descriptions**

Name	Description			
BST	Upper MOSFET Floating Bootstrap Supply. A capacitor connected between BST and HS pins holds this bootstrap voltage for the high-side MOSFET as it is switched. The recommended capacitor value is between 100nF and 1.0µF. An external diode is required with the DIO5100.			
PWM	Logic-Level Input. This pin has primary control of the drive outputs.			
EN	Output Disable. When low, normal operation is disabled forcing GH and GL low.			
RDT	A resistor from RDT to VSS programs the dead time. The resistor should be placed close to the IC to minimize noise coupling from adjacent PC board traces.			
V <sub>cc</sub>	Input Supply. A 1.0μF ceramic capacitor should be connected from this pin to GND.			
GL	Output drive for the lower MOSFET.			
PGND	Power Ground. Should be closely connected to the source of the lower MOSFET.			
NC	No Connect.			
HS	Switch Node. Connected to the source of the upper MOSFET.			
GH	Output drive for the upper MOSFET.			



# **Absolute Maximum Ratings**

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maxim rating conditions for extended periods may affect device reliability.

Pin Symbol	Pin Name	Min	Max	Unit
Vcc	Main Supply Voltage Input	-0.3	15	V
PGND	Ground	0	0	V
		-0.3	35	V
BST	Bootstrap Supply Voltage Input		40<40ns	V
			15	V
110	Switching Node	-5	35	V
HS	(Bootstrap Supply Return)  -10  40<40ns  High-Side Driver Output	V		
GH		-0.3	BST+0.3	V
	High-Side Driver Output	-2		V
QI.	Low City Divos Cutout	-0.3	V <sub>CC</sub> +0.3	V
GL	Low-Side Driver Output	-5		V
PWM	GH and GL Control Input	-0.3	6.5	V
EN	Output Disable	-0.3	6.5	V
RDT	Programmable Dead-Time Input	-0.3	6.5	V
Operating Ambient Tempe	rature Range	0 to	85	°C
Junction Temperature Ran	ge	0 to 150		°C
Storage Temperature Rang	ge			°C

### **Recommend Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not Recommend exceeding them or designing to Absolute Maximum Ratings.

Parameter	Rating	Unit
Supply Voltage	5.5 to 13.2	V
Operating Temperature Range	0 to 85	°C



# **Electrical Characteristics**

Typical value: Vcc=3.6V, T<sub>A</sub> = 25°C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Uni
Supply						
V <sub>CC</sub>	Supply Voltage Range		5.5		13.2	V
I <sub>SYS</sub>	Supply Current	BST=12V, PWM=0V		1.5	3.0	m/
EN Input						
V <sub>EN_HI</sub>	Input Voltage High		2.0			V
V <sub>EN_LO</sub>	Input Voltage Low				0.8	V
	Input current	No internal pull up or pull down resistors	-1.0		+1.0	μA
PWM Input	t					
V <sub>PWM_HI</sub>	Input Voltage High		2.0			V
$V_{PWM\_LO}$	Input Voltage Low				0.8	V
	Input current	No internal pull up or pull down resistors	-1.0		+1.0	μA
High-Side	Driver					<u>.                                    </u>
	Output Resistance, Sourcing Current	BST-HS=12V		1.0	1.8	Ω
	Output Resistance, Sinking Current	BST-HS=12V		1.0	1.8	Ω
	Output Resistance, Unbiased	BST-HS=0V		15		kΩ
$t_{rGH}$	Transition Times	BST-HS=12V, C <sub>LOAD</sub> =3.0nF		15	55	ns
t <sub>fGH</sub>	Transition nines			11	45	
$t_{pdhGH}$		BST-HS=12V, C <sub>LOAD</sub> =3.0nF	32	45	70	
t <sub>pdlGH</sub>	Decreasion Doloy Timos	BST-HS=12V, C <sub>LOAD</sub> =3.0nF		25	40	ns
$t_{pdlEN}$	Propagation Delay Times			20	40	115
$t_{\sf pdhEN}$				25	55	
	SW Pull down Resistance	HS to PGND		15		kű
Low-Side [	Driver					
	Output Resistance, Sourcing Current			1.0	1.8	0
	Output Resistance, Sinking Current			1.0	1.8	Ω



		DIOSTO				
	Output Resistance, Unbiased	V <sub>CC</sub> =PGND		15		kΩ
t <sub>rGL</sub>	Transition Times	C <sub>LOAD</sub> =3.0nF		15	50	
t <sub>fGL</sub>				11	30	ns
t <sub>pdhGL</sub>		C <sub>LOAD</sub> =3.0nF		20	40	
t <sub>pdlGL</sub>				20	40	=
t <sub>pdlEN</sub>	Propagation Delay Times			20	40	ns
$t_{pdhEN}$				20	40	=
	Timeout Delay	GH-HS=0		95		ns
Under vol	tage Lockout		•	•	•	•
	UVLO Startup		4.5	5.0	5.5	V
	UVLO Shutdown		4.2	4.7	5.2	V
	Hysteresis		0.1	0.3	0.5	V
Dead Time	e Controls		•	•	1	•
VRDT			0.9	1	1.1	V
IRDT			0.7	1	1.3	mA
		RDT = 0k		30		
		RDT = 10k		60		
		RDT = 20k		80		
		RDT = 30k		100		
Tdead	Dead Time	RDT = 40k		130		nS
		RDT = 50k		150		
		RDT = 100k		260		
İ		RDT = 200k		500		
		1			1	1

Specifications subject to change without notice.




Figure 2. Output Disable Timing Diagram








Figure 3. Non-overlap Timing Diagram

# **Typical Performance Characteristics**


 $T_A = 25$ °C, unless otherwise specified.







Deadtime vs. Temperature








#### High-Side Output Resistance vs. Temperature




#### Low-Side Output Resistance vs. Temperature



www.dioo.com

#### **UVLO vs. Temperature**





# **Application Circuit**




Figure 4. Example Circuit

# **Functional Block Diagraph**




Figure 5. Functional Block Diagraph



### **Application Information**

#### Overview

The DIO5100 is a single PWM input gate driver with Enable that offers a programmable dead-time. The dead-time is set with a resistor at the RDT pin and can be adjusted from 30ns to 500ns. The wide dead-time programming range provides the flexibility to optimize drive signal timing for a wide range of MOSFETs and applications.

The RDT pin is biased at 1V and current limited to 1mA maximum programming current. The time delay generator will accommodate resistor values from 0k to 200k with a dead-time time that is proportional to the RDT resistance. Grounding the RDT pin programs the DIO5100 to drive both outputs with minimum dead-time.

#### **Theory of Operation**

The DIO5100 are single phase MOSFET drivers designed for driving two N-channel MOSFETs in a synchronous buck converter topology. The DIO5100 will operate from 5.0V or 12V, but have been optimized for high current multi-phase buck regulators that convert 12V rail directly to the core voltage required by complex logic chips. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each driver is capable of driving a 3nF load at frequencies up to 1MHz.

#### Low-Side Driver

The low-side driver is designed to drive a ground-referenced low RDS(on) N-Channel MOSFET. The voltage rail for the low-side driver is internally connected to the VCC supply and PGND.

#### **High-Side Driver**

The high-side driver is designed to drive a floating low R<sub>DS(on)</sub> N-channel MOSFET. The gate voltage for the high side driver is developed by a bootstrap circuit referenced to Switch Node (HS) pin.

The bootstrap circuit is comprised of an external diode, and an external bootstrap capacitor. When the DIO5100 are starting up, the HS pin is at ground, so the bootstrap capacitor will charge up to V<sub>CC</sub> through the bootstrap diode See Figure 4. When the PWM input goes high, the high-side driver will begin to turn on the high-side MOSFET using the stored charge of the bootstrap capacitor. As the high-side MOSFET turns on, the HS pin will rise. When the high-side MOSFET is fully on, the switch node will be at 12V, and the BST pin will be at 12V plus the charge of the bootstrap capacitor (approaching 24V).

The bootstrap capacitor is recharged when the switch node goes low during the next cycle.

#### **Safety Timer and Overlap Protection Circuit**

It is very important that MOSFETs in a synchronous buck regulator do not both conduct at the same time. Excessive shoot-through or cross conduction can damage the MOSFETs, and even a small amount of cross conduction will cause a decrease in the power conversion efficiency.

The DIO5100 prevent cross conduction by monitoring the status of the external MOSFETs and applying the appropriate amount of "dead-time" or the time between the turn off of one MOSFET and the turn on of the other MOSFET.

When the PWM input pin goes high, GL will go low after a propagation delay (tpdl<sub>GL</sub>). The time it takes for the low-side MOSFET to turn off (tf<sub>GL</sub>) is dependent on the total charge on the low-side MOSFET gate. The DIO5100 monitor the gate voltage of both MOSFETs and the switch node voltage to determine the conduction



status of the MOSFETs. Once the low-side MOSFET is turned off an internal timer will delay (tpdh<sub>GH</sub>) the turn on of the high-side MOSFET.

Likewise, when the PWM input pin goes low, GH will go low after the propagation delay (tpd<sub>GH</sub>). The time to turn off the high-side MOSFET (tf<sub>GH</sub>) is dependent on the total gate charge of the high-side MOSFET. A timer will be triggered once the high-side MOSFET has stopped conducting, to delay (tpdh<sub>GL</sub>) the turn on of the low-side MOSFET.

#### **Power Supply Decoupling**

The DIO5100 can source and sink relatively large currents to the gate pins of the external MOSFETs. In order to maintain a constant and stable supply voltage ( $V_{CC}$ ) a low ESR capacitor should be placed near the power and ground pins. A 1 $\mu$ F to 4.7 $\mu$ F multi layer ceramic capacitor (MLCC) is usually sufficient.

#### **Input Pins**

The PWM input and the Output Disable pins of the DIO5100 have internal protection for Electro Static Discharge (ESD), but in normal operation they present a relatively high input impedance. If the PWM controller does not have internal pull down resistors, they should be added externally to ensure that the driver outputs do not go high before the controller has reached its under voltage lockout threshold.

#### **Bootstrap Circuit**

The bootstrap circuit uses a charge storage capacitor (C<sub>BST</sub>) and the internal (or an external) diode. Selection of these components can be done after the high-side MOSFET has been chosen. The bootstrap capacitor must have a voltage rating that is able to withstand twice the maximum supply voltage. A minimum 50V rating is recommended. The capacitance is determined using the following equation:

$$C_{BST} = \frac{Q_{GATE}}{\Delta V_{BST}}$$

where QGATE is the total gate charge of the high-side MOSFET, and \_V<sub>BST</sub> is the voltage droop allowed on the high-side MOSFET drive.

The bootstrap diode must be rated to withstand the maximum supply voltage plus any peak ringing voltages that may be present on HS. The average forward current can be estimated by:

$$I_{F(AVG)} = Q_{GATE} \times f_{MAX}$$

Where  $f_{MAX}$  is the maximum switching frequency of the controller. The peak surge current rating should be checked in-circuit, since this is dependent on the source impedance of the 12V supply and the ESR of  $C_{BST}$ .



#### **CONTACT US**

**D**ioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to <a href="http://www.dioo.com">http://www.dioo.com</a> for a complete list of Dioo product families.

For additional product information, or full datasheet, please contact with our Sales Department or Representatives.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

DIOO: DIO5100MP10