


### SX1231 Transceiver

### Low Power Integrated UHF Transceiver



#### **GENERAL DESCRIPTION**

The SX1231 is a highly integrated RF transceiver capable of operation over a wide frequency range, including the 433, 868 and 915 MHz license-free ISM (Industry Scientific and Medical) frequency bands. Its highly integrated architecture allows for a minimum of external components whilst maintaining maximum design flexibility. All major RF communication parameters are programmable and most of them can be dynamically set. The SX1231 offers the unique advantage of programmable narrow-band and wide-band communication modes without the need to modify external components. The SX1231 is optimized for low power consumption while offering high RF output power and channelized operation. TrueRF<sup>™</sup> technology enables a low-cost external component count (elimination of the SAW filter) whilst still satisfying ETSI and FCC regulations.

#### **APPLICATIONS**

- Automated Meter Reading
- Wireless Sensor Networks
- Home and Building Automation
- Wireless Alarm and Security Systems
- Industrial Monitoring and Control
- Wireless M-BUS

#### MARKETS

- Europe: EN 300-220-1
- North America: FCC Part 15.247, 15.249, 15.231
- Narrow Korean and Japanese bands, Arib STD-T108

#### **KEY PRODUCT FEATURES**

- High Sensitivity: down to -120 dBm at 1.2 kbps
- High Selectivity: 16-tap FIR Channel Filter
- Bullet-proof front end: IIP3 = -18 dBm, IIP2 = +35 dBm, 80 dB Blocking Immunity, no Image Frequency response
- Low current: Rx = 16 mA, 100nA register retention
- Programmable Pout: -18 to +17 dBm in 1dB steps
- Constant RF performance over voltage range of chip
- FSK Bit rates up to 300 kb/s
- Fully integrated synthesizer with a resolution of 61 Hz
- FSK, GFSK, MSK, GMSK and OOK modulations
- Built-in Bit Synchronizer performing Clock Recovery
- Incoming Sync Word Recognition
- 115 dB+ Dynamic Range RSSI
- Automatic RF Sense with ultra-fast AFC
- Packet engine with CRC, AES-128 and 66-byte FIFO
- Built-in temperature sensor and Low Battery indicator

#### **ORDERING INFORMATION**

Part Number	Package	Delivery	MOQ / Multiple
SX1231IMLTRT	QFN24	Tape &	3000 pieces
SX1231ITSTRT	TSSOP28	Reel	2500 pieces

- Pb-free, Halogen free, RoHS/WEEE compliant product
- TSSOP: NiPdAu plated



## Table of contents

## Section

1.1.       Simplified Block Diagram       10         1.2.       Pin and Marking Diagram       11         11.3.       Pin Description       12         2.       Electrical Characteristics       13         2.1.       ESD Notice       13         2.2.       Absolute Maximum Ratings       13         2.3.       Operating Range       13         2.4.       Chip Specification       14         2.4.       Transmitter       15         2.4.4.       Transmitter       16         2.4.5.       Digital Specification       17         3.       Trequency Synthesis       18         3.1.       Power Supply Strategy       18         3.2.       Low Battery Detector       18         3.3.1.       Reference Oscillator       18         3.3.1.       Reference Oscillator       18         3.3.2.       Lock Time       20         3.4.       Lock Time       20         3.4.	1.	Gener	al Description	10
13. Pin Description       12         2. Electrical Characteristics       13         2.1. ESD Notice       13         2.2. Absolute Maximum Ratings       13         2.3. Operating Range       13         2.4. Chip Specification       14         2.4.1. Power Consumption       14         2.4.2. Chip Specification       14         2.4.3. Receiver       15         2.4.4. Transmitter       16         2.4.5. Digital Specification       17         3. Chip Description       18         3.1. Power Supply Strategy       18         3.2. Low Battery Detector       18         3.3.1. Reference Oscillator       18         3.3.2. CLKOUT Output       19         3.3.3. PLL Architecture       19         3.3.4. Lock Time       20         3.5. Lock Detect Indicator       20         3.4. Transmitter Description       21         3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. Fisk Modulation Shaping       23         3.4.4. OOK Modulation       22         3.4.5. Modulation Shaping       23         3.4.6. Power Amplifiers       23         3.4.5. Receiver Description </td <td></td> <td>1.1. S</td> <td>implified Block Diagram</td> <td>10</td>		1.1. S	implified Block Diagram	10
2.       Electrical Characteristics       13         2.1.       ESD Notice       13         2.2.       Absolute Maximum Ratings       13         2.3.       Operating Range.       13         2.4.       Chip Specification       14         2.4.1.       Power Consumption       14         2.4.2.       Frequency Synthesis       14         2.4.3.       Receiver       15         2.4.4.       Transmitter       16         2.4.5.       Digital Specification       17         3.       Chip Description       18         3.1.       Power Supply Strategy       18         3.2.       Low Battery Detector       18         3.3.1.       Reference Oscillator       18         3.3.2.       CLKOUT Output       19         3.3.3.       PLL Architecture       19         3.3.4.       Lock Time       20         3.3.5.       Lock Detect Indicator.       20         3.4.       Transmitter Description       21         3.4.1.       Architecture       21         3.4.2.       Bit Rate Setting       23         3.4.3.       FSK Modulation       22         3.4.4.		1.2. P	in and Marking Diagram	11
2.1.       ESD Notice       13         2.2.       Absolute Maximum Ratings       13         2.3.       Operating Range       13         2.4.       Chip Specification       14         2.4.       Chip Specification       14         2.4.       Prequency Synthesis       14         2.4.3.       Receiver       15         2.4.4.       Transmitter       16         2.4.5.       Digital Specification       17         3.       Chip Description       18         3.1.       Power Supply Strategy       18         3.2.       Low Battery Detector       18         3.3.       Frequency Synthesis       18         3.3.1.       Reference Oscillator       18         3.3.2.       CLKOUT Output       19         3.3.4.       Lock Time       20         3.3.4.       Lock Time       20         3.4.       Lock Time       21         3.4.1.       Architecture Description       21         3.4.1.       Architecture Description       21         3.4.1.       Architecture Description       23         3.4.1.       Architecture Description       23         3.4.1.		1.3. P	in Description	12
2.2.       Absolute Maximum Ratings       13         2.3.       Operating Range.       13         2.4.       Chip Specification       14         2.4.1.       Power Consumption       14         2.4.2.       Frequency Synthesis       14         2.4.3.       Receiver       15         2.4.4.       Transmitter       16         2.4.5.       Digital Specification       17         3.       Chip Description       18         3.1.       Power Supply Strategy       18         3.2.       Low Battery Detector       18         3.3.       Frequency Synthesis       18         3.3.1.       Reference Oscillator       18         3.3.2.       CLKOUT Output       19         3.3.3.       PLL Architecture       19         3.3.4.       Lock Time       20         3.4.       Lock Detect Indicator.       20         3.4.       Lock Modulation       22         3.4.       OCM Modulation       23         3.4.       Dow Amplifiers       23         3.4.       Ocd Wodulation       23         3.4.       Ocd Wodulation       24         3.4.       Ocd Wodulati	2.	Electri	cal Characteristics	13
2.3.       Operating Range       13         2.4.       Chip Specification       14         2.4.1.       Power Consumption       14         2.4.2.       Frequency Synthesis       14         2.4.3.       Receiver       15         2.4.4.       Transmitter       16         2.4.5.       Digital Specification       17         3.       Chip Description       18         3.1.       Power Supply Strategy       18         3.2.       Low Battery Detector       18         3.3.       Frequency Synthesis       18         3.3.1.       Reference Oscillator       18         3.3.2.       CLKOUT Output       19         3.3.3.       PLL Architecture       19         3.3.4.       Lock Time       20         3.4.       Lock Time       20         3.4.       It Architecture Description       21         3.4.1.       Architecture Description       21         3.4.2.       Bit Rate Setting       23         3.4.4.       OOK Modulation       22         3.4.4.       OOK Modulation       23         3.4.5.       Modulation Shaping       23         3.4.6.		2.1. E	SD Notice	13
2.4. Chip Specification       14         2.4.1. Power Consumption       14         2.4.2. Frequency Synthesis       14         2.4.3. Receiver       15         2.4.4. Transmitter       16         2.4.5. Digital Specification       17         3. Chip Description       18         3.1. Power Supply Strategy       18         3.2. Low Battery Detector       18         3.3. Frequency Synthesis       18         3.3.1. Reference Oscillator       18         3.3.2. CLKOUT Output       19         3.3.3. PLL Architecture       19         3.3.5. Lock Detect Indicator       20         3.4. Transmitter Description       21         3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       23         3.4.5. Modulation Shaping       23         3.4.6. Power Amplifiers       23         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4.6. Continuous-Time DAGC.       27         3.5.6. Channel Filter       28 <td></td> <td>2.2. A</td> <td>bsolute Maximum Ratings</td> <td>13</td>		2.2. A	bsolute Maximum Ratings	13
2.4.1. Power Consumption       14         2.4.2. Frequency Synthesis       14         2.4.3. Receiver       15         2.4.4. Transmitter       16         2.4.5. Digital Specification       17         3. Chip Description       18         3.1. Power Supply Strategy       18         3.2. Low Battery Detector       18         3.3. Frequency Synthesis       18         3.3.1. Reference Oscillator       18         3.3.2. CLKOUT Output       19         3.3.3. PL Architecture       19         3.3.4. Lock Time       20         3.3.5. Lock Detect Indicator       20         3.4. Lock Time       20         3.4. Architecture Description       21         3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       23         3.4.5. Modulation       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain C		2.3. O	perating Range	13
2.4.2. Frequency Synthesis       14         2.4.3. Receiver       15         2.4.4. Transmitter       16         2.4.5. Digital Specification       17         3. Chip Description       18         3.1. Power Supply Strategy       18         3.2. Low Battery Detector       18         3.3. Frequency Synthesis       18         3.3.1. Reference Oscillator       18         3.3.2. CLKOUT Output       19         3.3.3. PLL Architecture       19         3.3.4. Lock Time       20         3.4. Lock Time       20         3.4. Transmitter Description       21         3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       23         3.4.5. Modulation       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC.       27         3.5.6. Channel Fil		2.4. C	hip Specification	14
24.3. Receiver       15         24.4. Transmitter       16         2.4.5. Digital Specification       17         3. Chip Description       18         3.1. Power Supply Strategy       18         3.2. Low Battery Detector       18         3.3. Frequency Synthesis       18         3.3.1. Reference Oscillator       18         3.3.2. CLKOUT Output       19         3.3.3. PLL Architecture       19         3.3.4. Lock Time       20         3.5. Lock Detect Indicator.       20         3.4. Lock Time       20         3.5. Lock Detect Indicator.       20         3.4. Lock Time       20         3.4. Architecture Description       21         3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. FSK Modulation       22         3.4.4. Ook Modulation       23         3.4.5. Modulation Shaping       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Cont		2.4.1.	Power Consumption	14
244. Transmitter       16         245. Digital Specification       17         3. Chip Description       18         3.1. Power Supply Strategy       18         3.2. Low Battery Detector       18         3.3. Frequency Synthesis       18         3.3.1. Reference Oscillator       18         3.3.2. CLKOUT Output       19         3.3.3. PLL Architecture       19         3.3.4. Lock Time       20         3.5. Lock Detect Indicator.       20         3.4. Transmitter Description       21         3.4. Architecture Description       21         3.4. Architecture Description       21         3.4. J. Architecture Description       21         3.4. J. Architecture Description       21         3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       23         3.4.5. Modulation       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Dlagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC       27		2.4.2.	Frequency Synthesis	14
2.4.5. Digital Specification       17         3. Chip Description       18         3.1. Power Supply Strategy       18         3.2. Low Battery Detector       18         3.3. Frequency Synthesis       18         3.3. Frequency Synthesis       18         3.3.1. Reference Oscillator       18         3.3.2. CLKOUT Output       19         3.3.3. PLL Architecture       19         3.3.4. Lock Time       20         3.3.5. Lock Detect Indicator       20         3.4. Transmitter Description       21         3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       22         3.4.5. Modulation Shaping       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC       26         3.5.5. Quadrature Mixer - ADCs - Decimators       28         3.5.6. Channel Filter       28 <td></td> <td>2.4.3.</td> <td>Receiver</td> <td>15</td>		2.4.3.	Receiver	15
3.       Chip Description       18         3.1.       Power Supply Strategy       18         3.2.       Low Battery Detector       18         3.3.       Frequency Synthesis       18         3.3.       Frequency Synthesis       18         3.3.1.       Reference Oscillator       18         3.3.2.       CLKOUT Output       19         3.3.3.       PLL Architecture       19         3.3.4.       Lock Time       20         3.4.       Architecture Description       21         3.4.1.       Architecture Description       21         3.4.2.       Bit Rate Setting       21         3.4.3.       FSK Modulation       22         3.4.4.       OOK Modulation       23         3.4.5.       Modulation       23         3.4.6.       Power Amplifiers       23         3.4.7.       Over Current Protection       24         3.5.       Receiver Description       25         3.5.1.       Block Diagram <td></td> <td>2.4.4.</td> <td>Transmitter</td> <td>16</td>		2.4.4.	Transmitter	16
3.1.       Power Supply Strategy       18         3.2.       Low Battery Detector       18         3.3.       Frequency Synthesis       18         3.3.1.       Reference Oscillator       18         3.3.2.       CLKOUT Output       19         3.3.3.       PLL Architecture       19         3.3.4.       Lock Time       20         3.3.5.       Lock Detect Indicator.       20         3.4.       Transmitter Description       21         3.4.       Transmitter Description       21         3.4.1.       Architecture Description       21         3.4.2.       Bit Rate Setting       21         3.4.3.       FSK Modulation       22         3.4.4.       OOK Modulation       23         3.4.5.       Modulation Shaping.       23         3.4.6.       Power Amplifiers       23         3.4.7.       Over Current Protection       24         3.5.       Receiver Description       25         3.5.1.       Block Diagram       25         3.5.2.       LNA - Single to Differential Buffer       25         3.5.3.       Automatic Gain Control       26         3.5.4.       Continuous-Time DAGC		2.4.5.	Digital Specification	17
3.2.       Low Battery Detector       18         3.3.       Frequency Synthesis       18         3.3.1.       Reference Oscillator       18         3.3.2.       CLKOUT Output       19         3.3.3.       PLL Architecture       19         3.3.4.       Lock Time       20         3.5.       Lock Detect Indicator       20         3.4.       Transmitter Description       21         3.4.       Architecture Description       21         3.4.       Architecture Description       21         3.4.       Architecture Description       21         3.4.       Architecture Description       21         3.4.       SK Modulation       22         3.4.       OOK Modulation       23         3.4.5.       Modulation Shaping       23         3.4.6.       Power Amplifiers       23         3.4.7.       Over Current Protection       24         3.5.       Receiver Description       25         3.5.1.       Block Diagram       25         3.5.2.       LNA - Single to Differential Buffer       25         3.5.4.       Continuous-Time DAGC       27         3.5.6.       Channel Filter       2	3.	Chip D	Description	18
3.3.       Frequency Synthesis       18         3.3.1.       Reference Oscillator.       18         3.3.2.       CLKOUT Output       19         3.3.3.       PLL Architecture       19         3.3.4.       Lock Time       20         3.5.       Lock Detect Indicator       20         3.4.       Transmitter Description       21         3.4.1.       Architecture Description       21         3.4.2.       Bit Rate Setting       21         3.4.3.       FSK Modulation       22         3.4.4.       OOK Modulation       23         3.4.5.       Modulation Shaping       23         3.4.6.       Power Amplifiers       23         3.4.7.       Over Current Protection       24         3.5.       Receiver Description       25         3.5.1.       Block Diagram       25         3.5.2.       LNA - Single to Differential Buffer       25         3.5.3.       Automatic Gain Control       26         3.5.4.       Continuous-Time DAGC       27         3.5.5.       Quadrature Mixer - ADCs - Decimators       28         3.5.6.       Channel Filter       28		3.1. P	ower Supply Strategy	18
3.3.1. Reference Oscillator.       18         3.3.2. CLKOUT Output       19         3.3.3. PLL Architecture       19         3.3.4. Lock Time       20         3.3.5. Lock Detect Indicator.       20         3.4. Transmitter Description       21         3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       23         3.4.5. Modulation Shaping       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC.       27         3.5.5. Quadrature Mixer - ADCs - Decimators       28         3.5.6. Channel Filter       28		3.2. L	ow Battery Detector	18
3.3.2. CLKOUT Output       19         3.3.3. PLL Architecture       19         3.3.4. Lock Time       20         3.3.5. Lock Detect Indicator.       20         3.4. Transmitter Description       21         3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       23         3.4.5. Modulation       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC       27         3.5.5. Quadrature Mixer - ADCs - Decimators       28         3.5.6. Channel Filter       28		3.3. F	requency Synthesis	18
3.3.3. PLL Architecture       19         3.3.4. Lock Time       20         3.3.5. Lock Detect Indicator.       20         3.4. Transmitter Description       21         3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       23         3.4.5. Modulation Shaping       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC       27         3.5.6. Channel Filter       28		3.3.1.	Reference Oscillator	18
3.3.4. Lock Time203.3.5. Lock Detect Indicator.203.4. Transmitter Description213.4.1. Architecture Description213.4.2. Bit Rate Setting213.4.3. FSK Modulation223.4.4. OOK Modulation233.4.5. Modulation Shaping233.4.6. Power Amplifiers233.4.7. Over Current Protection243.5. Receiver Description253.5.1. Block Diagram253.5.2. LNA - Single to Differential Buffer253.5.3. Automatic Gain Control263.5.4. Continuous-Time DAGC273.5.5. Quadrature Mixer - ADCs - Decimators283.5.6. Channel Filter28		3.3.2.	CLKOUT Output	19
3.3.5. Lock Detect Indicator.       20         3.4. Transmitter Description       21         3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       23         3.4.5. Modulation Shaping       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC       27         3.5.6. Channel Filter       28		3.3.3.	PLL Architecture	19
3.4.Transmitter Description213.4.1.Architecture Description213.4.2.Bit Rate Setting213.4.3.FSK Modulation223.4.4.OOK Modulation233.4.5.Modulation Shaping233.4.6.Power Amplifiers233.4.7.Over Current Protection243.5.Receiver Description253.5.1.Block Diagram253.5.2.LNA - Single to Differential Buffer253.5.3.Automatic Gain Control263.5.4.Continuous-Time DAGC273.5.5.Quadrature Mixer - ADCs - Decimators283.5.6.Channel Filter28		3.3.4.	Lock Time	20
3.4.1. Architecture Description       21         3.4.2. Bit Rate Setting       21         3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       23         3.4.5. Modulation Shaping       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC       27         3.5.6. Channel Filter       28		3.3.5.	Lock Detect Indicator	20
3.4.2. Bit Rate Setting213.4.3. FSK Modulation223.4.4. OOK Modulation233.4.5. Modulation Shaping233.4.6. Power Amplifiers233.4.7. Over Current Protection243.5. Receiver Description253.5.1. Block Diagram253.5.2. LNA - Single to Differential Buffer253.5.3. Automatic Gain Control263.5.4. Continuous-Time DAGC273.5.5. Quadrature Mixer - ADCs - Decimators283.5.6. Channel Filter28		3.4. T	ransmitter Description	21
3.4.3. FSK Modulation       22         3.4.4. OOK Modulation       23         3.4.5. Modulation Shaping       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC       27         3.5.5. Quadrature Mixer - ADCs - Decimators       28         3.5.6. Channel Filter       28		3.4.1.	Architecture Description	21
3.4.4. OOK Modulation       23         3.4.5. Modulation Shaping       23         3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC       27         3.5.5. Quadrature Mixer - ADCs - Decimators       28         3.5.6. Channel Filter       28		3.4.2.	Bit Rate Setting	21
3.4.5. Modulation Shaping.233.4.6. Power Amplifiers233.4.7. Over Current Protection243.5. Receiver Description253.5.1. Block Diagram253.5.2. LNA - Single to Differential Buffer253.5.3. Automatic Gain Control263.5.4. Continuous-Time DAGC273.5.5. Quadrature Mixer - ADCs - Decimators283.5.6. Channel Filter28		3.4.3.	FSK Modulation	22
3.4.6. Power Amplifiers       23         3.4.7. Over Current Protection       24         3.5. Receiver Description       25         3.5.1. Block Diagram       25         3.5.2. LNA - Single to Differential Buffer       25         3.5.3. Automatic Gain Control       26         3.5.4. Continuous-Time DAGC       27         3.5.5. Quadrature Mixer - ADCs - Decimators       28		3.4.4.	OOK Modulation	23
3.4.7. Over Current Protection243.5. Receiver Description253.5.1. Block Diagram253.5.2. LNA - Single to Differential Buffer253.5.3. Automatic Gain Control263.5.4. Continuous-Time DAGC273.5.5. Quadrature Mixer - ADCs - Decimators283.5.6. Channel Filter28		3.4.5.	Modulation Shaping	23
3.5. Receiver Description		3.4.6.	Power Amplifiers	23
3.5.1. Block Diagram253.5.2. LNA - Single to Differential Buffer253.5.3. Automatic Gain Control263.5.4. Continuous-Time DAGC273.5.5. Quadrature Mixer - ADCs - Decimators283.5.6. Channel Filter28		3.4.7.	Over Current Protection	24
3.5.2. LNA - Single to Differential Buffer253.5.3. Automatic Gain Control263.5.4. Continuous-Time DAGC273.5.5. Quadrature Mixer - ADCs - Decimators283.5.6. Channel Filter28		3.5. R	eceiver Description	25
3.5.3. Automatic Gain Control263.5.4. Continuous-Time DAGC273.5.5. Quadrature Mixer - ADCs - Decimators283.5.6. Channel Filter28		3.5.1.	Block Diagram	25
3.5.4. Continuous-Time DAGC.273.5.5. Quadrature Mixer - ADCs - Decimators283.5.6. Channel Filter28		3.5.2.	LNA - Single to Differential Buffer	25
3.5.5. Quadrature Mixer - ADCs - Decimators		3.5.3.	Automatic Gain Control	26
3.5.6. Channel Filter		3.5.4.	Continuous-Time DAGC	27
		3.5.5.	Quadrature Mixer - ADCs - Decimators	28
3.5.7. DC Cancellation		3.5.6.	Channel Filter	28
		3.5.7.	DC Cancellation	29

#### www.semtech.com

## DATASHEET

Page



## Table of contents

## Section

	3.5.8. Complex Filter - OOK	29
	3.5.9. RSSI	29
	3.5.10. Cordic	30
	3.5.11. FSK Demodulator	31
	3.5.12. OOK Demodulator	31
	3.5.13. Bit Synchronizer	33
	3.5.14. Frequency Error Indicator	33
	3.5.15. Automatic Frequency Correction	34
	3.5.16. Optimized Setup for Low Modulation Index Systems	35
	3.5.17. Temperature Sensor	36
	3.5.18. Timeout Function	36
4.	Operating Modes	37
	4.1. Basic Modes	37
	4.2. Automatic Sequencer and Wake-Up Times	37
	4.2.1. Transmitter Startup Time	38
	4.2.2. Tx Start Procedure	38
	4.2.3. Receiver Startup Time	38
	4.2.4. Rx Start Procedure	40
	4.2.5. Optimized Frequency Hopping Sequences	40
	4.3. Listen Mode	41
	4.3.1. Timings	41
	4.3.2. Criteria	42
	4.3.3. End of Cycle Actions	42
	4.3.4. Stopping Listen Mode	43
	4.3.5. RC Timer Accuracy	43
	4.4. AutoModes	44
5.	Data Processing	45
	5.1. Overview	45
	5.1.1. Block Diagram	45
	5.1.2. Data Operation Modes	45
	5.2. Control Block Description	
	5.2.1. SPI Interface	46
	5.2.2. FIFO	47
	5.2.3. Sync Word Recognition	48
	5.2.4. Packet Handler	49
	5.2.5. Control	
	5.3. Digital IO Pins Mapping	49
	5.3.1. DIO Pins Mapping in Continuous Mode	
	5.3.2. DIO Pins Mapping in Packet Mode	

#### www.semtech.com

## SX1231

DATASHEET

Page



## Table of contents

## Section

	5.4.	Continuous Mode	51
	5.4	1. General Description	51
	5.4	2. Tx Processing	51
	5.4	3. Rx Processing	52
	5.5.	Packet Mode	52
	5.5	1. General Description	52
	5.5	2. Packet Format	53
	5.5	3. Tx Processing (without AES)	55
	5.5	4. Rx Processing (without AES)	56
	5.5	5. AES	56
	5.5	6. Handling Large Packets	58
	5.5	7. Packet Filtering	58
	5.5	8. DC-Free Data Mechanisms	60
6.	Con	figuration and Status Registers	62
	6.1.	General Description	62
	6.2.	Common Configuration Registers	.65
	6.3.	Transmitter Registers	.68
	6.4.	Receiver Registers	.69
	6.5.	IRQ and Pin Mapping Registers	.71
	6.6.	Packet Engine Registers	.73
	6.7.	Temperature Sensor Registers	76
	6.8.	Test Registers	76
7.	Appl	ication Information	. 77
	7.1.	Crystal Resonator Specification	77
	7.2.	Reset of the Chip	
		1. POR	
		2. Manual Reset	
		Reference Design	
8.		kaging Information	
		QFN 24 Encapsulation	
	8.2.	TSSOP 28 Encapsulation	
	8.3.	Thermal Impedance	
_	8.4.	Tape & Reel Specification	
9.		Revisions	
	9.1.	RC Oscillator Calibration	
	9.2.	Listen Mode	
		1. Resolutions	
		2. Exiting Listen Mode	
	9.3.	OOK Floor Threshold Default Setting	85

DATASHEET

## \_

Page



## Table of contents

## Section

g	9.4.	OCP Block	86
ç	9.5.	AFC Control	86
	9.5	5.1. AfcAutoClearOn	86
	9.5	5.2. AfcLowBetaOn and LowBetaAfcOffset	86
ç	9.6.	ContinuousDagc	86
10.	Rev	vision History	87

Page

SX1231



## FIGURES

Figure 1.	Block Diagram	10
Figure 2.	Pin Diagram (not to scale)	11
Figure 3.	Marking Diagram	11
Figure 4.	TCXO Connection	18
Figure 5.	Transmitter Block Diagram	21
Figure 6.	Output Power Curves	24
Figure 7.	Receiver Block Diagram	25
Figure 8.	AGC Thresholds Settings	26
Figure 9.	RSSI Dynamic Curve	30
Figure 10.	Cordic Extraction	30
Figure 11.	OOK Peak Demodulator Description	31
Figure 12.	Floor Threshold Optimization	32
Figure 13.	Bit Synchronizer Description	33
Figure 14.	FEI Process	34
Figure 15.	Optimized AFC (AfcLowBetaOn=1)	35
Figure 16.	Temperature Sensor Response	36
Figure 17.	Tx Startup, FSK and OOK	38
Figure 18.	Rx Startup - No AGC, no AFC	39
Figure 19.	Rx Startup - AGC, no AFC	39
Figure 20.	Rx Startup - AGC and AFC	39
Figure 21.	Listen Mode Sequence (no wanted signal is received)	41
Figure 22.	Listen Mode Sequence (wanted signal is received)	43
Figure 23.	Auto Modes of Packet Handler	44
Figure 24.	SX1231 Data Processing Conceptual View	45
Figure 25.	SPI Timing Diagram (single access)	46
Figure 26.	FIFO and Shift Register (SR)	47
Figure 27.	FifoLevel IRQ Source Behavior	48
Figure 28.	Sync Word Recognition	49
Figure 29.	Continuous Mode Conceptual View	51
Figure 30.	Tx Processing in Continuous Mode	51
Figure 31.	Rx Processing in Continuous Mode	52
Figure 32.	Packet Mode Conceptual View	53
Figure 33.	Fixed Length Packet Format	54
Figure 34.	Variable Length Packet Format	54
Figure 35.	Unlimited Length Packet Format	55
Figure 36.	CRC Implementation	60
Figure 37.	Manchester Encoding/Decoding	60
Figure 38.	Data Whitening	61
-	POR Timing Diagram	
Figure 40.	Manual Reset Timing Diagram	
Figure 41.	+13dBm Schematic	78



# SX1231

DATASHEET

## WIRELESS & SENSING PRODUCTS

Figure 42.	+17dBm Schematic	79
Figure 43.	QFN 24 Package Outline Drawing and Land Pattern	81
Figure 44.	TSSOP 28 Package Outline Drawing and Land Pattern	82
Figure 45.	Tape & Reel Specification, QFN Package	83
Figure 46.	Tape & Reel Specification, TSSOP Package	83
Figure 47.	Listen Mode Resolutions, V2a	85
Figure 48.	Listen Mode Resolution, V2b	85
Figure 49.	Exiting Listen Mode in SX1231 V2a	85
Figure 50.	RegTestOok Description	85



## TABLES

Table 1. SX1231 Pinouts	
Table 2. Absolute Maximum Ratings	
Table 3. Operating Range	
Table 4. Power Consumption Specification	
Table 5. Frequency Synthesizer Specification	
Table 6. Receiver Specification	15
Table 7. Transmitter Specification	
Table 8. Digital Specification	
Table 9. Bit Rate Examples	
Table 10. Power Amplifier Mode Selection Truth Table	
Table 11. LNA Gain Settings	
Table 12. Receiver Performance Summary	
Table 13. Available RxBw Settings	
Table 14. Available DCC Cutoff Frequencies	
Table 15. Basic Transceiver Modes	
Table 16. Range of Durations in Listen Mode	41
Table 17. Signal Acceptance Criteria in Listen Mode	
Table 18. End of Listen Cycle Actions	
Table 19. Status of FIFO when Switching Between Different Modes of the Chip	
Table 20. DIO Mapping, Continuous Mode	50
Table 21. DIO Mapping, Packet Mode	50
Table 22. Registers Summary	
Table 23. Common Configuration Registers	
Table 24. Transmitter Registers	
Table 25. Receiver Registers	
Table 26. IRQ and Pin Mapping Registers	71
Table 27. Packet Engine Registers	
Table 28. Temperature Sensor Registers	
Table 29. Test Registers	
Table 30. Crystal Specification	
Table 31. +13dBm BOM	
Table 32. +17dBm BOM	80
Table 33. Chip Identification	
Table 34. Revision History	



## Acronyms

BOM	Bill Of Materials
BR	Bit Rate
BW	Bandwidth
CCITT	Comité Consultatif International Téléphonique et Télégraphique - ITU
CRC	Cyclic Redundancy Check
DAC	Digital to Analog Converter
ETSI	European Telecommunications Standards Institute
FCC	Federal Communications Commission
Fdev	Frequency Deviation
FIFO	First In First Out
FIR	Finite Impulse Response
FS	Frequency Synthesizer
FSK	Frequency Shift Keying
GUI	Graphical User Interface
IC	Integrated Circuit
ID	IDentificator
IF	Intermediate Frequency
IRQ	Interrupt ReQuest
ITU	International Telecommunication Union
LFSR	Linear Feedback Shift Register
LNA	Low Noise Amplifier
LO	Local Oscillator

LSBLeast Significant BitMSBMost Significant BitNRZNon Return to ZeroOOKOn Off KeyingPAPower AmplifierPCBPrinted Circuit BoardPLLPhase-Locked LoopPORPower On ResetRBWResolution BandWidthRFRadio FrequencyRSSIReceived Signal Strength IndicaRxReceiverSAWSurface Acoustic WaveSPISerial Peripheral InterfaceSRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOcrystal OscillatorXOReXclusive OR	
PCBPrinted Circuit BoardPLLPhase-Locked LoopPORPower On ResetRBWResolution BandWidthRFRadio FrequencyRSSIReceived Signal Strength IndicaRxReceiverSAWSurface Acoustic WaveSPISerial Peripheral InterfaceSRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
PLLPhase-Locked LoopPORPower On ResetRBWResolution BandWidthRFRadio FrequencyRSSIReceived Signal Strength IndicaRxReceiverSAWSurface Acoustic WaveSPISerial Peripheral InterfaceSRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
PORPower On ResetRBWResolution BandWidthRFRadio FrequencyRSSIReceived Signal Strength IndicaRxReceiverSAWSurface Acoustic WaveSPISerial Peripheral InterfaceSRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
RBWResolution BandWidthRFRadio FrequencyRSSIReceived Signal Strength IndicaRxReceiverSAWSurface Acoustic WaveSPISerial Peripheral InterfaceSRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
RFRadio FrequencyRSSIReceived Signal Strength IndicaRxReceiverSAWSurface Acoustic WaveSPISerial Peripheral InterfaceSRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
RSSIReceived Signal Strength IndicaRxReceiverSAWSurface Acoustic WaveSPISerial Peripheral InterfaceSRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
RxReceiverSAWSurface Acoustic WaveSPISerial Peripheral InterfaceSRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
SAWSurface Acoustic WaveSPISerial Peripheral InterfaceSRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	ator
SPISerial Peripheral InterfaceSRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
SRShift RegisterStbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
StbyStandbyTxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
TxTransmitteruCMicrocontrollerVCOVoltage Controlled OscillatorXOCrystal Oscillator	
uC Microcontroller VCO Voltage Controlled Oscillator XO Crystal Oscillator	
VCOVoltage Controlled OscillatorXOCrystal Oscillator	
XO Crystal Oscillator	
XOR eXclusive OR	

## DATASHEET

SX1231



This product datasheet contains a detailed description of the SX1231 performance and functionality. Please consult the Semtech website for the latest updates or errata.


Refer to section 9 of this document to identify chip revisions.

## 1. General Description

The SX1231 is a single-chip integrated circuit ideally suited for today's high performance ISM band RF applications. The SX1231's advanced features set, including state of the art packet engine greatly simplifies system design whilst the high level of integration reduces the external BOM to a handful of passive decoupling and matching components. It is intended for use as high-performance, low-cost FSK and OOK RF transceiver for robust frequency agile, half-duplex bi-directional RF links, and where stable and constant RF performance is required over the full operating range of the device down to 1.8V.

The SX1231 is intended for applications over a wide frequency range, including the 433 MHz and 868 MHz European and the 902-928 MHz North American ISM bands. Coupled with a link budget in excess of 135 dB, the advanced system features of the SX1231 include a 66 byte TX/RX FIFO, configurable automatic packet handler, listen mode, temperature sensor and configurable DIOs which greatly enhance system flexibility whilst at the same time significantly reducing MCU requirements.

The SX1231 complies with both ETSI and FCC regulatory requirements and is available in a 5x 5 mm QFN 24 lead package, or a 9.7 x 4.4 mm TSSOP 28 package.



#### 1.1. Simplified Block Diagram

Figure 1. Block Diagram

DATASHEET

### 1.2. Pin and Marking Diagram

EMTECH

**WIRELESS & SENSING PRODUCTS** 

The following diagram shows the pin arrangement of the QFN and TSSOP packages, top view.




Figure 2. Pin Diagram (not to scale)

O SX1231 yyww xxxxxx xxxxxx




Figure 3. Marking Diagram

Notes yyww refers to the date code xxxxxx refers to the lot number

## 1.3. Pin Description

Table 1 SX1231 Pinouts

Pin Number		Nome	Turne	Description	
QFN TSSOP		Name	Туре	Description	
0	-	GROUND	-	Exposed ground pad	
1	12	VBAT1	-	Supply voltage	
2	13	VR_ANA	-	Regulated supply voltage for analogue circuitry	
3	14	VR_DIG	-	Regulated supply voltage for digital blocks	
4	15	XTA	I/O	XTAL connection	
5	16	ХТВ	I/O	XTAL connection	
6	17	RESET	I/O	Reset trigger input	
-	18	GND	-	Ground	
7	19	DIO0	I/O	Digital I/O, software configured	
8	20	DIO1/DCLK	I/O	Digital I/O, software configured	
9	21	DIO2/DATA	I/O	Digital I/O, software configured	
10	22	DIO3	I/O	Digital I/O, software configured	
11	23	DIO4	I/O	Digital I/O, software configured	
12	24	DIO5	I/O	Digital I/O, software configured	
-	25	GND	-	Ground	
13	26	VBAT2	-	Supply voltage	
14	27	GND	I	Ground	
15	28	SCK	Ι	SPI Clock input	
16	1	MISO	0	SPI Data output	
17	2	MOSI	Ι	SPI Data input	
18	3	NSS	Ι	SPI Chip select input	
19	4	RXTX	0	Rx/Tx switch control: high in Tx	
20	5	GND	-	Ground	
21	6	RFIO	I/O	RF input / output	
22	7	GND	-	Ground	
23	8	PA_BOOST	0	Optional high-power PA output	
-	9	GND	-	Ground	
24	10	VR_PA	-	Regulated supply for the PA	
-	11	GND	-	Ground	

Note PA\_BOOST can be left floating if unused

EMTECH

## 2. Electrical Characteristics

## 2.1. ESD Notice

The SX1231 is a high performance radio frequency device. It satisfies:

- Class 2 of the JEDEC standard JESD22-A114-B (Human Body Model) on all pins.
- Class B of the JEDEC standard JESD22-A115-A (Machine Model) on all pins.
- Class IV of the JEDEC standard JESD22-C101C (Charged Device Model) on pins VR\_ANA, VR\_DIG, RFIO, PA\_BOOST, VR\_PA, Class III on all other pins.

It should thus be handled with all the necessary ESD precautions to avoid any permanent damage.

## 2.2. Absolute Maximum Ratings

Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### Table 2 Absolute Maximum Ratings

Symbol	Description	Min	Мах	Unit
VDDmr	Supply Voltage	-0.5	3.9	V
Tmr	Temperature	-55	+115	°C
Тј	Junction temperature	-	+125	°C
Pmr	RF Input Level	-	+6	dBm

## 2.3. Operating Range

Table 3Operating Range

Symbol	Description	Min	Мах	Unit
VDDop	Supply voltage	1.8	3.6	V
Тор	Operational temperature range	-40	+85	°C
Clop	Load capacitance on digital ports	-	25	pF
ML	RF Input Level	-	0	dBm







#### 2.4. Chip Specification

The tables below give the electrical specifications of the transceiver under the following conditions: Supply voltage VBAT1= VBAT2=VDD=3.3 V, temperature = 25 °C, *FXOSC* = 32 MHz,  $F_{RF}$  = 915 MHz, Pout = +13dBm, 2-level FSK modulation without pre-filtering, FDA = 5 kHz, Bit Rate = 4.8 kb/s and terminated in a matched 50 Ohm impedance, unless otherwise specified.

Note Unless otherwise specified, the performances in the other frequency bands are similar or better.

#### 2.4.1. Power Consumption

Table 4Power Consumption Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
IDDSL	Supply current in Sleep mode		-	0.1	1	uA
IDDIDLE	Supply current in Idle mode	RC oscillator enabled	-	1.2	-	uA
IDDST	Supply current in Standby mode	Crystal oscillator enabled	-	1.25	1.5	mA
IDDFS	Supply current in Synthesizer mode		-	9	-	mA
IDDR	Supply current in Receive mode		-	16	-	mA
IDDT	Supply current in Transmit mode with appropriate matching, stable across VDD range	RFOP = +17 dBm, on PA_BOOST RFOP = +13 dBm, on RFIO pin RFOP = +10 dBm, on RFIO pin RFOP = 0 dBm, on RFIO pin RFOP = -1 dBm, on RFIO pin	- - - -	95 45 33 20 16	- - - -	mA mA mA mA mA

#### 2.4.2. Frequency Synthesis

Table 5Frequency Synthesizer Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
FR	Synthesizer Frequency Range	Programmable	290 424 862	- - -	340 510 1020	MHz MHz MHz
FXOSC	Crystal oscillator frequency	See section 7.1	-	32	-	MHz
TS_OSC	Crystal oscillator wake-up time		-	250	500	us
TS_FS	Frequency synthesizer wake-up time to PIILock signal	From Standby mode	-	80	150	us
TS HOP	Frequency synthesizer hop time	200 kHz step	-	20	-	us
_	at most 10 kHz away from the	1 MHz step	-	20	-	us
	target	5 MHz step	-	50	-	us
		7 MHz step	-	50	-	us
		12 MHz step	-	80	-	us
		20 MHz step	-	80	-	us
		25 MHz step	-	80	-	us
FSTEP	Frequency synthesizer step	FSTEP = FXOSC/2 <sup>19</sup>	-	61.0	-	Hz



EΤ

SX1231

DA	<b>FAS</b>	SHE	

FRC	RC Oscillator frequency	After calibration	-	62.5	-	kHz
BRF	Bit rate, FSK	Programmable	1.2	-	300	kbps
BRO	Bit rate, OOK	Programmable	1.2	-	32.768	kbps
FDA	Frequency deviation, FSK	Programmable FDA + BRF/2 =< 500 kHz	0.6	-	300	kHz

#### 2.4.3. Receiver

All receiver tests are performed with RxBw = 10 kHz (Single Side Bandwidth) as programmed in RegRxBw, receiving a PN15 sequence with a BER of 0.1% (Bit Synchronizer is enabled), unless otherwise specified. The LNA impedance is set to 200 Ohms, by setting bit *LnaZin* in *RegLna* to 1. Blocking tests are performed with an unmodulated interferer. The wanted signal power for the Blocking Immunity, ACR, IIP2, IIP3 and AMR tests is set 3 dB above the nominal sensitivity level.

#### Table 6 Receiver Specification

Symbol	Description	Conditions	Min	Тур	Мах	Unit
RFS_F	FSK sensitivity, highest LNA gain	FDA = 5 kHz, BR = 1.2 kb/s FDA = 5 kHz, BR = 4.8 kb/s FDA = 40 kHz, BR = 38.4 kb/s	- - -	-118 -114 -105	- - -	dBm dBm dBm
		FDA = 5 kHz, BR = 1.2 kb/s *	-	-120	-	dBm
RFS_O	OOK sensitivity, highest LNA gain	BR = 4.8 kb/s	-	-112	-109	dBm
CCR	Co-Channel Rejection		-13	-10	-	dB
ACR	Adjacent Channel Rejection	Offset = +/- 25 kHz Offset = +/- 50 kHz	- 37	42 42	-	dB dB
BI	Blocking Immunity	Offset = +/- 1 MHz Offset = +/- 2 MHz Offset = +/- 10 MHz	- - -	66 71 79	- - -	dB dB dB
	Blocking Immunity Wanted signal at sensitivity +16dB	Offset = +/- 1 MHz Offset = +/- 2 MHz Offset = +/- 10 MHz	- - -	62 65 73	- - -	dB dB dB
AMR	AM Rejection, AM modulated interferer with 100% modulation depth, fm = 1 kHz, square	Offset = +/- 1 MHz Offset = +/- 2 MHz Offset = +/- 10 MHz		66 71 79	- - -	dB dB dB
IIP2	2nd order Input Intercept Point Unwanted tones are 20 MHz above the LO	Lowest LNA gain Highest LNA gain	-	+75 +35	-	dBm dBm
IIP3	3rd order Input Intercept point Unwanted tones are 1MHz and 1.995 MHz above the LO	Lowest LNA gain Highest LNA gain	- -23	+20 -18	-	dBm dBm
BW_SSB	Single Side channel filter BW	Programmable	2.6	-	500	kHz



# SX1231

DATASHEET

IMR_OOKImage rejection in OOK modeWanted signal level = -106 dBm2730dBTS_REReceiver wake-up time, from PLL locked state to RxReadyRxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s1.7 9696ns usTS_RE_AGCReceiver wake-up time, from PLL locked state, AGC enabledRxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s3.0 1631.6ms usTS_RE_AGCReceiver wake-up time, from PLL lock state, AGC and AFC enabledRxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s4.8 2651.6ms usTS_RE_AGCReceiver wake-up time, from PLL lock state, AGC and AFC enabledRxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s4.8 2651.6ms usTS_RE_AGCReceiver wake-up time, from PLL lock state, AGC and AFC enabledRxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s4.8 2651.6ms usTS_FEIFEI sampling timeReceiver is ready4.7 bitTS_AFCAFC Response TimeReceiver is ready4.7 bitTS_RSSIRSSI Response TimeAGC enabledMin Max115 0dBm dBm							
Image: Constraint of the state to RxReadyRxBw = 200 kHz, BR = 100 kb/s-96-usTS_RE_AGCReceiver wake-up time, from PLL locked state, AGC enabledRxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s-3.0 163163ms usTS_RE_AGC & Receiver wake-up time, from PLL lock state, AGC and AFC enabledRxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s4.8 265ms usTS_REIFEI sampling timeReceiver is ready-4.TbitTS_AFCAFC Response TimeReceiver is ready-4.TbitTS_RSSIRSSI Response TimeReceiver is ready-2.TbitDR_RSSIRSSI Dynamic RangeAGC enabledMin115-dBm	IMR_OOK	Image rejection in OOK mode	Wanted signal level = -106 dBm	27	30	-	dB
Image: Decked state, AGC enabledRxBw = 200 kHz, BR = 100 kb/s163usTS_RE_AGC &AFCReceiver wake-up time, from PLL lock state, AGC and AFC enabledRxBw = 10 kHz, BR = 4.8 kb/s RxBw = 200 kHz, BR = 100 kb/s4.8 265ms usTS_FEIFEI sampling timeReceiver is ready-4.T <sub>bit</sub> -TS_AFCAFC Response TimeReceiver is ready-4.T <sub>bit</sub> -TS_RSSIRSSI Response TimeReceiver is ready-2.T <sub>bit</sub> -DR_RSSIRSSI Dynamic RangeAGC enabledMin115-	TS_RE	•	-	-		-	
&AFClock state, AGC and AFC enabledNot in the instruction in the instructi	TS_RE_AGC	•	-				-
TS_AFCAFC Response TimeReceiver is ready-4.T <sub>bit</sub> -TS_RSSIRSSI Response TimeReceiver is ready-2.T <sub>bit</sub> -DR_RSSIRSSI Dynamic RangeAGC enabledMin115-		•	-				
TS_RSSI     RSSI Response Time     Receiver is ready     -     2.T <sub>bit</sub> -       DR_RSSI     RSSI Dynamic Range     AGC enabled     Min     -     -115     -     dBm	TS_FEI	FEI sampling time	Receiver is ready	-	4.T <sub>bit</sub>	-	-
DR_RSSI   RSSI Dynamic Range   AGC enabled   Min   -   -115   -   dBm	TS_AFC	AFC Response Time	Receiver is ready	-	4.T <sub>bit</sub>	-	-
	TS_RSSI	RSSI Response Time	Receiver is ready	-	2.T <sub>bit</sub>	-	-
	DR_RSSI	RSSI Dynamic Range			-	-	<b>.</b>

\* Set SensitivityBoost in RegTestLna to 0x2D to reduce the noise floor in the receiver

#### 2.4.4. Transmitter

Table 7Transmitter Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
RF_OP	RF output power in 50 ohms On RFIO pin	Programmable with 1dB steps Max Min	- -	+13 -18	-	dBm dBm
RF_OPH	Max RF output power, on PA BOOST pin	With external match to 50 ohms		+17	-	dBm
$\Delta RF_OP$	RF output power stability	From VDD=1.8V to 3.6V	-	+/-0.3	-	dB
PHN	Transmitter Phase Noise	50 kHz Offset from carrier 868 / 915 MHz bands 434 / 315 MHz bands	-	-95 -99	- -	dBc/ Hz
ACP	Transmitter adjacent channel power (measured at 25 kHz off- set)	BT=0.5 . Measurement conditions as defined by EN 300 220-1 V2.1.1	-	-	-37	dBm
TS_TR	Transmitter wake up time, to the first rising edge of DCLK	Frequency Synthesizer enabled, <i>PaR-amp</i> = 10 us, BR = 4.8 kb/s.	-	120	-	us



## DATASHEET

#### 2.4.5. Digital Specification

Conditions: Temp = 25°C, VDD = 3.3V, FXOSC = 32 MHz, unless otherwise specified.

#### Table 8Digital Specification

Symbol	Description	Conditions	Min	Тур	Мах	Unit
V <sub>IH</sub>	Digital input level high		0.8	-	-	VDD
V <sub>IL</sub>	Digital input level low		-	-	0.2	VDD
V <sub>OH</sub>	Digital output level high	Imax = 1 mA	0.9	-	-	VDD
V <sub>OL</sub>	Digital output level low	Imax = -1 mA	-	-	0.1	VDD
F <sub>SCK</sub>	SCK frequency		-	-	10	MHz
t <sub>ch</sub>	SCK high time		50	-	-	ns
t <sub>cl</sub>	SCK low time		50	-	-	ns
t <sub>rise</sub>	SCK rise time		-	5	-	ns
t <sub>fall</sub>	SCK fall time		-	5	-	ns
t <sub>setup</sub>	MOSI setup time	from MOSI change to SCK rising edge	30	-	-	ns
t <sub>hold</sub>	MOSI hold time	from SCK rising edge to MOSI change	60	-	-	ns
t <sub>nsetup</sub>	NSS setup time	from NSS falling edge to SCK rising edge	30	-	-	ns
t <sub>nhold</sub>	NSS hold time	from SCK falling edge to NSS rising edge, normal mode	100	-	-	ns
t <sub>nhigh</sub>	NSS high time between SPI accesses		20	-	-	ns
T_DATA	DATA hold and setup time		250	-	-	ns



## DATASHEET

SX1231

## 3. Chip Description

This section describes in depth the architecture of the SX1231 low-power, highly integrated transceiver.

#### 3.1. Power Supply Strategy

The SX1231 employs an advanced power supply scheme, which provides stable operating characteristics over the full temperature and voltage range of operation. This includes the full output power of +17dBm which is maintained from 1.8 to 3.6 V.

The SX1231 can be powered from any low-noise voltage source via pins VBAT1 and VBAT2. Decoupling capacitors should be connected, as suggested in the reference design, on VR\_PA, VR\_DIG and VR\_ANA pins to ensure a correct operation of the built-in voltage regulators.

#### 3.2. Low Battery Detector

A low battery detector is also included allowing the generation of an interrupt signal in response to passing a programmable threshold adjustable through the register *RegLowBat*. The interrupt signal can be mapped to any of the DIO pins, through the programmation of *RegDioMapping*.

#### **3.3. Frequency Synthesis**

The LO generation on the SX1231 is based on a state-of-the-art fractional-N PLL. The PLL is fully integrated with automatic calibration.

#### 3.3.1. Reference Oscillator

The crystal oscillator is the main timing reference of the SX1231. It is used as a reference for the frequency synthesizer and as a clock for the digital processing.

The XO startup time, TS\_OSC, depends on the actual XTAL being connected on pins XTA and XTB. When using the builtin sequencer, the SX1231 optimizes the startup time and automatically triggers the PLL when the XO signal is stable. To manually control the startup time, the user should either wait for TS\_OSC max, or monitor the signal CLKOUT which will only be made available on the output buffer when a stable XO oscillation is achieved.

An external clock can be used to replace the crystal oscillator, for instance a tight tolerance TCXO. To do so, bit 4 at address 0x59 should be set to 1, and the external clock has to be provided on XTA (pin 4). XTB (pin 5) should be left open. The peak-peak amplitude of the input signal must never exceed 1.8 V. Please consult your TCXO supplier for an appropriate value of decoupling capacitor,  $C_D$ .




Figure 4. TCXO Connection



#### 3.3.2. CLKOUT Output

The reference frequency, or a fraction of it, can be provided on DIO5 (pin 12) by modifying bits *ClkOut* in *RegDioMapping2*. Two typical applications of the CLKOUT output include:

- To provide a clock output for a companion processor, thus saving the cost of an additional oscillator. CLKOUT can be made available in any operation mode except Sleep mode and is automatically enabled at power on reset.
- To provide an oscillator reference output. Measurement of the CLKOUT signal enables simple software trimming of the initial crystal tolerance.

Note to minimize the current consumption of the SX1231, please ensure that the CLKOUT signal is disabled when not required.

#### 3.3.3. PLL Architecture

The frequency synthesizer generating the LO frequency for both the receiver and the transmitter is a fractional-N sigmadelta PLL. The PLL incorporates a third order loop capable of fast auto-calibration, and it has a fast switching-time. The VCO and the loop filter are both fully integrated, removing the need for an external tight-tolerance, high-Q inductor in the VCO tank circuit.

#### 3.3.3.1. VCO

The VCO runs at 2, 4 or 6 times the RF frequency (respectively in the 915, 434 and 315 MHz bands) to reduce any LO leakage in receiver mode, to improve the quadrature precision of the receiver, and to reduce the pulling effects on the VCO during transmission.

The VCO calibration is fully automated. A coarse adjustment is carried out at power on reset, and a fine tuning is performed each time the SX1231 PLL is activated. Automatic calibration times are fully transparent to the end-user, as their processing time is included in the *TS\_TE* and *TS\_RE* specifications.

#### 3.3.3.2. PLL Bandwidth

The bandwidth of the SX1231 Fractional-N PLL is wide enough to allow for:

- High speed FSK modulation, up to 300 kb/s, inside the PLL bandwidth
- Very fast PLL lock times, enabling both short startup and fast hop times required for frequency agile applications

#### 3.3.3.3. Carrier Frequency and Resolution

The SX1231 PLL embeds a 19-bit sigma-delta modulator and its frequency resolution, constant over the whole frequency range, and is given by:

$$F_{STEP} = \frac{F_{XOSC}}{2^{19}}$$

The carrier frequency is programmed through *RegFrf*, split across addresses 0x07 to 0x09:

$$F_{RF} = F_{STEP} \times Frf(23,0)$$

Note The Frf setting is split across 3 bytes. A change in the center frequency will only be taken into account when the least significant byte FrfLsb in RegFrfLsb is written. This allows for more complex modulation schemes such as mary FSK, where frequency modulation is achieved by changing the programmed RF frequency. EMTECH

### 3.3.4. Lock Time

PLL lock time  $TS\_FS$  is a function of a number of technical factors, such as synthesized frequency, frequency step, etc. When using the built-in sequencer, the SX1231 optimizes the startup time and automatically starts the receiver or the transmitter when the PLL has locked. To manually control the startup time, the user should either wait for  $TS\_FS$  max given in the specification, or monitor the signal PLL lock detect indicator, which is set when the PLL has is within its locking range.

When performing an AFC, which usually corrects very small frequency errors, the PLL response time is approximately:

$$T_{PLLAFC} = \frac{5}{PLLBW}$$

In a frequency hopping scheme, the timings *TS\_HOP* given in the table of specifications give an order of magnitude for the expected lock times.

#### 3.3.5. Lock Detect Indicator

A lock indication signal can be made available on some of the DIO pins, and is toggled high when the PLL reaches its locking range. Please refer to Table 20 and Table 21 to map this interrupt to the desired pins.

Note The lock detect block may indicate an unlock condition (signal toggling low) when the transmitter is FSK modulated with large frequency deviation settings.





#### 3.4. Transmitter Description

The transmitter of SX1231 comprises the frequency synthesizer, modulator and power amplifier blocks.

#### **3.4.1. Architecture Description**




Figure 5. Transmitter Block Diagram

#### 3.4.2. Bit Rate Setting

When using the SX1231 in Continuous mode, the data stream to be transmitted can be input directly to the modulator via pin 9 (DIO2/DATA) in an asynchronous manner, unless Gaussian filtering is used, in which case the DCLK signal on pin 10 (DIO1/DCLK) is used to synchronize the data stream. See section 3.4.5 for details on the Gaussian filter.

In Packet mode or in Continuous mode with Gaussian filtering enabled (refer to section 5.5 for details), the Bit Rate (BR) is controlled by bits *BitRate* in *RegBitrate*:

$$BR = \frac{F_{XOSC}}{BitRate}$$

Amongst others, the following Bit Rates are accessible:

Bit Rate Examples

Table 9

## WIRELESS & SENSING PRODUCTS

Note

#### 3.4.3. FSK Modulation

FSK modulation is performed inside the PLL bandwidth, by changing the fractional divider ratio in the feedback loop of the PLL. The large resolution of the sigma-delta modulator, allows for very narrow frequency deviation. The frequency deviation FDEV is given by:

$$F_{DEV} = F_{STEP} \times Fdev(13,0)$$

To ensure a proper modulation, the following limit applies:

$F_{DEV} + \frac{BR}{2} \le 500 kHz$
--------------------------------------

Page 22

OOK

	Туре	BitRate (15:8)	BitRate (7:0)	(G)FSK (G)MSK
	Classical modem baud rates (multiples of 1.2 kbps)	0x68	0x2B	1.2 kbps
(r		0x34	0x15	2.4 kbps

туре	(15:8)	(7:0)	(G)MSK	OOK	(b/s)
Classical modem baud rates	0x68	0x2B	1.2 kbps	1.2 kbps	1200.015
(multiples of 1.2 kbps)	0x34	0x15	2.4 kbps	2.4 kbps	2400.060
	0x1A	0x0B	4.8 kbps	4.8 kbps	4799.760
	0x0D	0x05	9.6 kbps	9.6 kbps	9600.960
	0x06	0x83	19.2 kbps	19.2 kbps	19196.16
	0x03	0x41	38.4 kbps		38415.36
	0x01	0xA1	76.8 kbps		76738.60
	0x00	0xD0	153.6 kbps		153846.1
Classical modem baud rates	0x02	0x2C	57.6 kbps		57553.95
(multiples of 0.9 kbps)	0x01	0x16	115.2 kbps		115107.9
Round bit rates (multiples of 12.5, 25 and 50 kbps)	0x0A	0x00	12.5 kbps	12.5 kbps	12500.00
	0x05	0x00	25 kbps	25 kbps	25000.00
	0x02	0x80	50 kbps		50000.00
	0x01	0x40	100 kbps		100000.0
	0x00	0xD5	150 kbps		150234.7
	0x00	0xA0	200 kbps		200000.0
	0x00	0x80	250 kbps		250000.0
	0x00	0x6B	300 kbps		299065.4
Watch Xtal frequency	0x03	0xD1	32.768 kbps	32.768 kbps	32753.32

## DATASHEET

Actual BR

SX1231



## SX1231

#### DATASHEET

#### 3.4.4. OOK Modulation

OOK modulation is applied by switching on and off the Power Amplifier. Digital control and smoothing are available to improve the transient power response of the OOK transmitter.

#### 3.4.5. Modulation Shaping

Modulation shaping can be applied in both OOK and FSK modulation modes, to improve the narrowband response of the transmitter. Both shaping features are controlled with *PaRamp* bits in *RegPaRamp*.

- In FSK mode, a Gaussian filter with BT = 0.3, 0.5 or 1 is used to filter the modulation stream, at the input of the sigmadelta modulator. If the Gaussian filter is enabled when the SX1231 is in Continuous mode, DCLK signal on pin 10 (DIO1/DCLK) will trigger an interrupt on the uC each time a new bit has to be transmitted. Please refer to section 5.4.2 for details.
- When OOK modulation is used, the PA bias voltages are ramped up and down smoothly when the PA is turned on and off, to reduce spectral splatter.
- Note the transmitter must be restarted if the ModulationShaping setting is changed, in order to recalibrate the built-in filter.

#### 3.4.6. Power Amplifiers

Three power amplifier blocks are embedded in the SX1231. The first one, herein referred to as PA0, can generate up to +13 dBm into a 50 Ohm load. PA0 shares a common front-end pin RFIO (pin 21) with the receiver LNA.

PA1 and PA2 are both connected to pin PA\_BOOST (pin 23), allowing for two distinct power ranges:

- A low power mode, where -18 dBm < Pout < 13 dBm, with PA1 enabled
- A higher power mode, when PA1 and PA2 are combined, providing up to +17 dBm to a matched load.

When PA1 and PA2 are combined to deliver +17 dBm to the antenna, a specific impedance matching / harmonic filtering design is required to ensure impedance transformation and regulatory compliance.

All PA settings are controlled by RegPaLevel, and the truth table of settings is given in Table 10.

Table 10 Power Amplifier Mode Selection Truth Table

Pa0On	Pa1On	Pa2On	Mode	Power Range	Pout Formula	<i>OutputPower</i> Range
1	0	0			-18 dBm + <i>OutputPower</i>	0 to 21
0	1	0			-18 dBm + <i>OutputPower</i>	0 to 31
0	1	1	PA1 and PA2 combined on pin PA_BOOST	+2 to +17 dBm	-14 dBm + <i>OutputPower</i>	16 to 31
	Other combinations Reserved					

DATASHEET

## WIRELESS & SENSING PRODUCTS

EMTECH

- Notes To ensure correct operation at the highest power levels, please make sure to adjust the Over Current Protection Limit accordingly in RegOcp.
  - If PA\_BOOST pin is not used (+13dBm applications and less), the pin can be left floating.
  - With PA1 and PA2 enabled, 16dB of output power dynamic are available.




Figure 6. Output Power Curves

#### 3.4.7. Over Current Protection

An over current protection block is built-in the chip. It helps preventing surge currents required when the transmitter is used at its highest power levels, thus protecting the battery that may power the application. The current clamping value is controlled by *OcpTrim* bits in *RegOcp*, and is calculated with the following formula:

$$Imax = 45 + 5 \times OcpTrim(mA)$$

Note Imax sets the maximum current drawn by the final PA stage, and does not account for the PA drivers and frequency synthesizer. Global current drain on Vbat will be higher.





### DATASHEET

#### 3.5. Receiver Description

The SX1231 features a digital receiver with the analog to digital conversion process being performed directly following the LNA-Mixers block. The zero-IF receiver is able to handle (G)FSK and (G)MSK modulation. ASK and OOK modulation is, however, demodulated by a low-IF architecture. All the filtering, demodulation, gain control, synchronization and packet handling is performed digitally, which allows a very wide range of bit rates and frequency deviations to be selected. The receiver is also capable of automatic gain calibration in order to improve precision on RSSI measurements.

#### 3.5.1. Block Diagram





The following sections give a brief description of each of the receiver blocks.

#### 3.5.2. LNA - Single to Differential Buffer

The LNA uses a common-gate topology, which allows for a flat characteristic over the whole frequency range. It is designed to have an input impedance of 50 Ohms or 200 Ohms (as selected with bit *LnaZin* in *RegLna*), and the parasitic capacitance at the LNA input port is cancelled with the external RF choke. A single to differential buffer is implemented to improve the second order linearity of the receiver.

The LNA gain, including the single-to-differential buffer, is programmable over a 48 dB dynamic range, and control is either manual or automatic with the embedded AGC function.

Note In the specific case where the LNA gain is manually set by the user, the receiver will not be able to properly handle FSK signals with a modulation index smaller than 2 at an input power greater than the 1dB compression point, tabulated in section 3.5.3.

Table 11 LNA Gain Settings

LnaGainSelect	LNA Gain	Gain Setting
000	Any of the below, set by the AGC loop	-
001	Max gain	G1
010	Max gain - 6 dB	G2
011	Max gain - 12 dB	G3
100	Max gain - 24 dB	G4
101	Max gain - 36 dB	G5
110	Max gain - 48 dB	G6
111	Reserved	-



EMTECH


#### 3.5.3. Automatic Gain Control

By default (*LnaGainSelect = 000*), the LNA gain is controlled by a digital AGC loop in order to obtain the optimal sensitivity/ linearity trade-off.

Regardless of the data transfer mode (Packet or Continuous), the following series of events takes place when the receiver is enabled:

- The receiver stays in WAIT mode, until RssiValue exceeds RssiThreshold for two consecutive samples. Its power consumption is the receiver power consumption.
- When this condition is satisfied, the receiver automatically selects the most suitable LNA gain, optimizing the sensitivity/ linearity trade-off.
- The programmed LNA gain, read-accessible with LnaCurrentGain in RegLna, is carried on for the whole duration of the packet, until one of the following conditions is fulfilled:
- Packet mode: if AutoRxRestartOn = 0, the LNA gain will remain the same for the reception of the following packet. If AutoRxRestartOn = 1, after the controller has emptied the FIFO the receiver will re-enter the WAIT mode described above, after a delay of InterPacketRxDelay, allowing for the distant transmitter to ramp down, hence avoiding a false RSSI detection. In both cases (AutoRxRestartOn=0 or AutoRxRestartOn=1), the receiver can also re-enter the WAIT mode by setting RestartRx bit to 1. The user can decide to do so, to manually launch a new AGC procedure.
- <u>Continuous mode</u>: upon reception of valid data, the user can decide to either leave the receiver enabled with the same LNA gain, or to restart the procedure, by setting *RestartRx* bit to 1, resuming the WAIT mode of the receiver, described above.
- Notes the AGC procedure must be performed while receiving preamble in FSK mode
  - in OOK mode, the AGC will give better results if performed while receiving a constant "1" sequence

The following figure illustrates the AGC behavior:



#### Figure 8. AGC Thresholds Settings

The following table summarizes the performance (typical figures) of the complete receiver:

SX1231

#### Table 12 Receiver Performance Summary

Input Power	Gain	Receiver Performance (typ)			
Input Power Pin	Setting	P <sub>-1dB</sub> [dBm]	NF [dB]	IIP3 [dBm]	IIP2 [dBm]
Pin < AgcThresh1	G1	-37	7	-18	+35
AgcThresh1 < Pin < AgcThresh2	G2	-31	13	-15	+40
AgcThresh2 < Pin < AgcThresh3	G3	-26	18	-8	+48
AgcThresh3 < Pin < AgcThresh4	G4	-14	27	-1	+62
AgcThresh4 < Pin < AgcThresh5	G5	>-6	36	+13	+68
AgcThresh5 < Pin	G6	>0	44	+20	+75

#### 3.5.3.1. RssiThreshold Setting

For correct operation of the AGC, *RssiThreshold* in *RegRssiThresh* must be set to the sensitivity of the receiver. The receiver will remain in WAIT mode until *RssiThreshold* is exceeded.

Note When AFC is enabled and performed automatically at the receiver startup, the channel filter used by the receiver during the AFC and the AGC is RxBwAfc instead of the standard RxBw setting. This may impact the sensitivity of the receiver, and the setting of RssiThreshold accordingly

#### 3.5.3.2. AGC Reference

The AGC reference level is automatically computed in the SX1231, according to:

#### AGC Reference [dBm] = -174 + NF + DemodSnr +10.log(2\*RxBw) + FadingMargin [dBm]

With:

- NF = 7dB : LNA's Noise Figure at maximum gain
- DemodSnr = 8 dB : SNR needed by the demodulator
- *RxBw* : Single sideband channel filter bandwidth
- FadingMargin = 5 dB : Fading margin

#### 3.5.4. Continuous-Time DAGC

In addition to the automatic gain control described in section 3.5.3, the SX1231 is capable of continuously adjusting its gain in the digital domain, after the analog to digital conversion has occured. This feature, named DAGC, is fully transparent to the end user. The digital gain adjustment is repeated every 2 bits, and has the following benefits:

- Fully transparent to the end user
- Improves the fading margin of the receiver during the reception of a packet, even if the gain of the LNA is frozen
- Improves the receiver robustness in fast fading signal conditions, by quickly adjusting the receiver gain (every 2 bits)
- Works in Continuous, Packet, and unlimited length Packet modes

The DAGC is enabled by setting *RegTestDagc* to 0x20 for low modulation index systems (i.e. when *AfcLowBetaOn*=1, refer to section 3.5.16), and 0x30 for other systems. See section 9.6 for details. It is recommended to always enable the DAGC.



### DATASHEET

#### 3.5.5. Quadrature Mixer - ADCs - Decimators

The mixer is inserted between output of the RF buffer stage and the input of the analog to digital converter (ADC) of the receiver section. This block is designed to translate the spectrum of the input RF signal to base-band, and offer both high IIP2 and IIP3 responses.

In the lower bands of operation (290 to 510 MHz), the multi-phase mixing architecture with weighted phases improves the rejection of the LO harmonics in receiver mode, hence increasing the receiver immunity to out-of-band interferers.

The I and Q digitalization is made by two 5<sup>th</sup> order continuous-time Sigma-Delta Analog to Digital Converters (ADC). Their gain is not constant over temperature, but the whole receiver is calibrated before reception, so that this inaccuracy has no impact on the RSSI precision. The ADC output is one bit per channel. It needs to be decimated and filtered afterwards. This ADC can also be used for temperature measurement, please refer to section 3.5.17 for more details.

The decimators decrease the sample rate of the incoming signal in order to optimize the area and power consumption of the following receiver blocks.

#### 3.5.6. Channel Filter

The role of the channel filter is to filter out the noise and interferers outside of the channel. Channel filtering on the SX1231 is implemented with a 16-tap Finite Impulse Response (FIR) filter, providing an outstanding Adjacent Channel Rejection performance, even for narrowband applications.

Note to respect oversampling rules in the decimation chain of the receiver, the Bit Rate cannot be set at a higher value than 2 times the single-side receiver bandwidth (BitRate < 2 x RxBw)

The single-side channel filter bandwidth *RxBw* is controlled by the parameters *RxBwMant* and *RxBwExp* in *RegRxBw*:

• When FSK modulation is enabled:

$$RxBw = \frac{FXOSC}{RxBwMant \times 2^{RxBwExp+2}}$$

When OOK modulation is enabled:

$$RxBw = \frac{FXOSC}{RxBwMant \times 2^{RxBwExp+3}}$$

The following channel filter bandwidths are accessible (oscillator is mandated at 32 MHz): *Table 13 Available RxBw Settings* 

RxBwMant	RxBwExp	RxBw	r (kHz)
(binary/value)	(decimal)	FSK ModulationType=00	OOK ModulationType=01
10b / 24	7	2.6	1.3
01b / 20	7	3.1	1.6
00b / 16	7	3.9	2.0
10b / 24	6	5.2	2.6
01b / 20	6	6.3	3.1
00b / 16	6	7.8	3.9
10b / 24	5	10.4	5.2
01b / 20	5	12.5	6.3
00b / 16	5	15.6	7.8
10b / 24	4	20.8	10.4

01b / 20	4	25.0	12.5
00b / 16	4	31.3	15.6
10b / 24	3	41.7	20.8
01b / 20	3	50.0	25.0
00b / 16	3	62.5	31.3
10b / 24	2	83.3	41.7
01b / 20	2	100.0	50.0
00b / 16	2	125.0	62.5
10b / 24	1	166.7	83.3
01b / 20	1	200.0	100.0
00b / 16	1	250.0	125.0
10b / 24	0	333.3	166.7
01b / 20	0	400.0	200.0
00b / 16	0	500.0	250.0

#### 3.5.7. DC Cancellation

DC cancellation is required in zero-IF architecture transceivers to remove any DC offset generated through self-reception. It is built-in the SX1231 and its adjustable cutoff frequency fc is controlled in RegRxBw:

Table 14 Available DCC Cutoff Frequencies

DccFreq in RegRxBw	fc in % of RxBw
000	16
001	8
010 (default)	4
011	2
100	1
101	0.5
110	0.25
111	0.125

The default value of *DccFreq* cutoff frequency is typically 4% of the RxBw (channel filter BW). The cutoff frequency of the DCC can however be increased to slightly improve the sensitivity, under wider modulation conditions. It is advised to adjust the DCC setting while monitoring the receiver sensitivity.

#### 3.5.8. Complex Filter - OOK

In OOK mode the SX1231 is modified to a low-IF architecture. The IF frequency is automatically set to half the single side bandwidth of the channel filter (F<sub>IF</sub> = 0.5 x RxBw). The Local Oscillator is automatically offset by the IF in the OOK receiver. A complex filter is implemented on the chip to attenuate the resulting image frequency by typically 30 dB.

this filter is automatically bypassed when receiving FSK signals (ModulationType = 00 in RegDataModul). Note

#### 3.5.9. RSSI

The RSSI block evaluates the amount of energy available within the receiver channel bandwidth. Its resolution is 0.5 dB, and it has a wide dynamic range to accommodate both small and large signal levels that may be present. Its acquisition



time is very short, taking only 2 bit periods. The RSSI sampling must occur during the reception of preamble in FSK, and constant "1" reception in OOK.

#### Notes - RssiValue can only be read when it exceeds RssiThreshold

- RssiStart command and RssiDone flags are not usable when DAGC is turned on, see section 3.5.4.

- The receiver is capable of automatic gain calibration, in order to improve the precision of its RSSI measurements. This function injects a known RF signal at the LNA input, and calibrates the receiver gain accordingly. This calibration is automatically performed during the PLL start-up, making it a transparent process to the end-user

- RSSI accuracy depends on all components located between the antenna port and pin RFIO, and is therefore limited to a few dB. Board-level calibration is advised to further improve accuracy




Figure 9. RSSI Dynamic Curve

#### 3.5.10. Cordic

The Cordic task is to extract the phase and the amplitude of the modulation vector (I+j.Q). This information, still in the digital domain is used:

- Phase output: used by the FSK demodulator and the AFC blocks.
- Amplitude output: used by the RSSI block, for FSK demodulation, AGC and automatic gain calibration purposes.




Figure 10. Cordic Extraction

SX1231



#### 3.5.11. FSK Demodulator

The FSK demodulator of the SX1231 is designed to demodulate FSK, GFSK, MSK and GMSK modulated signals. It is most efficient when the modulation index of the signal is greater than 0.5 and below 10:

$$0.5 \le \beta = \frac{2 \times F_{DEV}}{BR} \le 10$$

The output of the FSK demodulator can be fed to the Bit Synchronizer (described in section 3.5.13), to provide the companion processor with a synchronous data stream in Continuous mode.

#### 3.5.12. OOK Demodulator

The OOK demodulator performs a comparison of the RSSI output and a threshold value. Three different threshold modes are available, configured through bits *OokThreshType* in *RegOokPeak*.

The recommended mode of operation is the "Peak" threshold mode, illustrated in Figure 11:




Figure 11. OOK Peak Demodulator Description

In peak threshold mode the comparison threshold level is the peak value of the RSSI, reduced by 6dB. In the absence of an input signal, or during the reception of a logical "0", the acquired peak value is decremented by one *OokPeakThreshStep* every *OokPeakThreshDec* period.

When the RSSI output is null for a long time (for instance after a long string of "0" received, or if no transmitter is present), the peak threshold level will continue falling until it reaches the "Floor Threshold", programmed in *OokFixedThresh*.

The default settings of the OOK demodulator lead to the performance stated in the electrical specification. However, in applications in which sudden signal drops are awaited during a reception, the three parameters should be optimized accordingly.

#### 3.5.12.1. Optimizing the Floor Threshold

*OokFixedThresh* determines the sensitivity of the OOK receiver, as it sets the comparison threshold for weak input signals (i.e. those close to the noise floor). Significant sensitivity improvements can be generated if configured correctly. Note that the noise floor of the receiver at the demodulator input depends on:

- The noise figure of the receiver.
- The gain of the receive chain from antenna to base band.
- The matching including SAW filter if any.
- The bandwidth of the channel filters.

It is therefore important to note that the setting of *OokFixedThresh* will be application dependant. The following procedure is recommended to optimize *OokFixedThresh*.

#### Figure 12. Floor Threshold Optimization

Optimization complete

The new floor threshold value found during this test should be used for OOK reception with those receiver settings.


#### 3.5.12.2. Optimizing OOK Demodulator for Fast Fading Signals

A sudden drop in signal strength can cause the bit error rate to increase. For applications where the expected signal drop can be estimated, the following OOK demodulator parameters *OokPeakThreshStep* and *OokPeakThreshDec* can be optimized as described below for a given number of threshold decrements per bit. Refer to *RegOokPeak* to access those settings.

#### 3.5.12.3. Alternative OOK Demodulator Threshold Modes

In addition to the Peak OOK threshold mode, the user can alternatively select two other types of threshold detectors:

- Fixed Threshold: The value is selected through *OokFixedThresh*
- Average Threshold: Data supplied by the RSSI block is averaged, and this operation mode should only be used with DC-free encoded data.



SX1231



#### 3.5.13. Bit Synchronizer

The Bit Synchronizer is a block that provides a clean and synchronized digital output, free of glitches. Its output is made available on pin DIO1/DCLK in Continuous mode and can be disabled through register settings. However, for optimum receiver performance its use when running Continuous mode is strongly advised.

The Bit Synchronizer is automatically activated in Packet mode. Its bit rate is controlled by *BitRateMsb* and *BitRateLsb* in *RegBitrate.* 




Figure 13. Bit Synchronizer Description

To ensure correct operation of the Bit Synchronizer, the following conditions have to be satisfied:

- A preamble (0x55 or 0xAA) of at least 12 bits is required for synchronization, the longer the synchronization the better the packet success rate
- The subsequent payload bit stream must have at least one transition form '0' to '1' or '1' to '0 every 16 bits during data transmission
- The bit rate matching between the transmitter and the receiver must be better than 6.5%.

#### 3.5.14. Frequency Error Indicator

This function provides information about the frequency error of the local oscillator (LO) compared with the carrier frequency of a modulated signal at the input of the receiver. When the FEI block is launched, the frequency error is measured and the signed result is loaded in *FeiValue* in *RegFei*, in 2's complement format. The time required for an FEI evaluation is 4 times the bit period.

To ensure a proper behavior of the FEI:

- The operation must be done during the reception of preamble
- The sum of the frequency offset and the 20 dB signal bandwidth must be lower than the base band filter bandwidth



The 20 dB bandwidth of the signal can be evaluated as follows (double-side bandwidth):

$$BW_{20dB} = 2 \times \left(F_{DEV} + \frac{BR}{2}\right)$$

The frequency error, in Hz, can be calculated with the following formula:

 $FEI = F_{STEP} \times FeiValue$ 




Figure 14. FEI Process

#### 3.5.15. Automatic Frequency Correction

The AFC is based on the FEI block, and therefore the same input signal and receiver setting conditions apply. When the AFC procedure is done, *AfcValue* is directly subtracted to the register that defines the frequency of operation of the chip,  $F_{RF}$ . The AFC can be launched:

- Each time the receiver is enabled, if AfcAutoOn = 1
- Upon user request, by setting bit AfcStart in RegAfcFei, if AfcAutoOn = 0



When the AFC is automatically triggered (*AfcAutoOn* = 1), the user has the option to:

- Clear the former AFC correction value, if AfcAutoClearOn = 1
- Start the AFC evaluation from the previously corrected frequency. This may be useful in systems in which the LO keeps on drifting in the "same direction". Ageing compensation is a good example.


The SX1231 offers an alternate receiver bandwidth setting during the AFC phase, to accommodate large LO drifts. If the user considers that the received signal may be out of the receiver bandwidth, a higher channel filter bandwidth can be programmed in *RegAfcBw*, at the expense of the receiver noise floor, which will impact upon sensitivity.

#### 3.5.16. Optimized Setup for Low Modulation Index Systems

- For wide band systems, where AFC is usually not required (XTAL inaccuracies do not typically impact the sensitivity), it is recommended to offset the LO frequency of the receiver to avoid desensitization. This can be simply done by modifying *Frf* in *RegFrfLsb*. A good rule of thumb is to offset the receiver's LO by 10% of the expected transmitter frequency deviation.
- For narrow band systems, it is recommended to perform AFC. The SX1231 has a dedicated AFC, enabled when *AfcLowBetaOn* in *RegAfcCtrl* is set to 1. A frequency offset, programmable through *LowBetaAfcOffset* in *RegTestAfc*, is added and is calculated as follows:

#### Offset = LowBetaAfcOffset x 488 Hz

The user should ensure that the programmed offset exceeds the DC canceller's cutoff frequency, set through *DccFreqAfc* in *RegAfcBw*.



*Figure 15. Optimized AFC (AfcLowBetaOn=1)* 

As shown on Figure 15, a standard AFC sequence uses the result of the FEI to correct the LO frequency and align both local oscillators. When the optimized AFC is enabled (*AfcLowBetaOn=1*), the receiver's LO is corrected by "*FeiValue* + *LowBetaAfcOffset*".

When the optimized AFC routine is enabled, the receiver startup time can be computed as follows (refer to section 4.2.3):

#### TS\_RE\_AGC&AFC (optimized AFC) = Tana + 4.Tcf + 4.Tdcc + 3.Trssi + 2.Tafc + 2.Tpllafc



# SX1231

## DATASHEET

#### 3.5.17. Temperature Sensor

When temperature is measured, the receiver ADC is used to digitize the sensor response. Most receiver blocks are disabled, and temperature measurement can only be triggered in Standby or Frequency Synthesizer modes.

The response of the temperature sensor is -1°C / Lsb. A CMOS temperature sensor is not accurate by nature, therefore it should be calibrated at ambient temperature for precise temperature readings.




Figure 16. Temperature Sensor Response

It takes less than 100 microseconds for the SX1231 to evaluate the temperature (from setting *TempMeasStart* to 1 to *TempMeasRunning* reset).

#### 3.5.18. Timeout Function

The SX1231 includes a Timeout function, which allows it to automatically shut-down the receiver after a receive sequence and therefore save energy.

- Timeout interrupt is generated *TimeoutRxStart x 16 x Tbit* after switching to RX mode if *RssiThreshold* flag does not raise within this time frame
- Timeout interrupt is generated *TimeoutRssiThresh x 16 x Tbit* after *RssiThreshold* flag has been raised.

This timeout interrupt can be used to warn the companion processor to shut down the receiver and return to a lower power mode.



# 4.1. Basic Modes

The circuit can be set in 5 different basic modes which are described in Table 15.

By default, when switching from a mode to another one, the sub-blocks are woken up according to a pre-defined and optimized sequence. Alternatively, these operating modes can be selected directly by disabling the automatic sequencer (SequencerOff in RegOpMode = 1).

Table 15 Basic Transceiver Modes

ListenOn in RegOpMode	Mode in RegOpMode	Selected mode	Enabled blocks
0	000	Sleep Mode	None
0	001	Stand-by Mode	Top regulator and crystal oscillator
0	010	FS Mode	Frequency synthesizer
0	011	Transmit Mode	Frequency synthesizer and transmitter
0	100	Receive Mode	Frequency synthesizer and receiver
1	х	Listen Mode	See Listen Mode, section 4.3

### 4.2. Automatic Sequencer and Wake-Up Times

By default, when switching from one operating mode to another, the circuit takes care of the sequence of events in such a way that the transition timing is optimized. For example, when switching from Sleep mode to Transmit mode, the SX1231 goes first to Standby mode (XO started), then to frequency synthesizer mode, and finally, when the PLL has locked, to transmit mode. Entering transmit mode is also made according to a predefined sequence starting with the wake-up of the PA regulator before applying a ramp-up on the PA and generating the DCLK clock.

- The crystal oscillator wake-up time, TS\_OSC, is directly related to the time for the crystal oscillator to reach its steady state. It depends notably on the crystal characteristics.
- The frequency synthesizer wake-up time, TS\_FS, is directly related to the time needed by the PLL to reach its steady state. The signal PLL\_LOCK, provided on an external pin, gives an indication of the lock status. It goes high when the PLL reaches its locking range.

Four specific cases can be highlighted:

٠	Transmitter Wake Up time from Sleep mode	= TS_OSC + TS_FS + TS_TR
٠	Receiver Wake Up time from Sleep mode	= TS_OSC + TS_FS + TS_RE
٠	Receiver Wake Up time from Sleep mode, AGC enabled	= TS_OSC + TS_FS + TS_RE_AGC
٠	Receiver Wake Up time from Sleep mode, AGC and AFC enabled	= TS_OSC + TS_FS + TS_RE_AGC&AFC

These timings are detailed in sections 4.2.1 and 4.2.3.

In applications where the target average power consumption, or the target startup time, do not require setting the SX1231 in the lowest power modes (Sleep or Standby), the respective timings *TS\_OSC* and *TS\_FS* in the former equations can be omitted.



### 4.2.1. Transmitter Startup Time

The transmitter wake-up time, TS\_TR, is given by the sequence controlled by the digital part. It is a pure digital delay which depends on the bit rate and the ramp-up time. In FSK mode, this time can be derived from the following equation:

$$TS\_TR = 5\mu s + 1.25 \times PaRamp + \frac{1}{2} \times Tbit$$

where *PaRamp* is the ramp-up time programmed in *RegPaRamp* and *Tbit* is the bit time.

In OOK mode, this equation can be simplified to the following:

$$TS \_ TR = 5\mu s + \frac{1}{2} \times Tbit$$




Figure 17. Tx Startup, FSK and OOK

### 4.2.2. Tx Start Procedure

As described in the former section, *ModeReady* and *TxReady* interrupts warn the uC that the transmitter is ready to transmit data

- In Continuous mode, the preamble bits preceding the payload can be applied on the DIO2/DATA pin immediately after any of these interrupts have fired. The DCLK signal, activated on pin DIO1/DCLK can also be used to start toggling the DATA pin, as described on Figure 30.
- In Packet mode, the SX1231 will automatically modulate the RF signal with preamble bytes as soon as *TxReady* or *ModeReady* happen. The actual packet transmission (starting with the number of preambles specified in *PreambleSize*) will start when the *TxStartCondition* is fulfilled.


### 4.2.3. Receiver Startup Time


It is highly recommended to use the built-in sequencer of the SX1231, to optimize the delays when setting the chip in receive mode. It guarantees the shortest startup times, hence the lowest possible energy usage, for battery operated systems.

The startup times of the receiver can be calculated from the following:



### DATASHEET








Figure 19. Rx Startup - AGC, no AFC




Figure 20. Rx Startup - AGC and AFC

 $Tdcc = max(8, 2^{(round(log2(8.RxBw.Tbit)+1))} / (4.RxBw)$ 

(also denoted TS AFC in the general specification)

The different timings shown above are as follows:

- Group delay of the analog front end: Tana = 20 us
- Channel filter's group delay in FSK mode: Tcf = 21 / (4.RxBw)
- Channel filter's group delay in OOK mode: Tcf = 34 / (4.RxBw)
- DC Cutoff's group delay:
- PLL lock time after AFC adjustment: Tpllafc = 5 / PLLBW (PLLBW = 300 kHz)
  - AFC sample time:
  - RSSI sample time: Trssi = 2 x int(4.RxBw.Tbit)/(4.RxBw) (see TS\_RSSI in section 2)

 $Tafc = 4 \times Tbit$ 

*Note* The above timings represent maximum settling times



### 4.2.4. Rx Start Procedure

As described in the former sections, the *RxReady* interrupt warns the uC that the receiver is ready.

- In Continuous mode with Bit Synchronizer, the receiver will start locking its Bit Synchronizer on a minimum or 12 bits of received preamble (see section 3.5.13 for details), before the reception of correct Data, or Sync Word (if enabled) can occur.
- In Continuous mode without Bit Synchronizer, valid data will be available on DIO2/DATA right after the RxReady interrupt.
- In Packet mode, the receiver will start locking its Bit Synchronizer on a minimum or 12 bits of received preamble (see section 3.5.13 for details), before the reception of correct Data, or Sync Word (if enabled) can occur.

### 4.2.5. Optimized Frequency Hopping Sequences

In a frequency hopping-like application, it is required to turn off the transmitter when hopping from one channel to another, to avoid spectral splatter and obtain the best spectral purity.

- <u>Transmitter hop from Ch A to Ch B:</u> it is advised to step through the Rx mode:
- (0) SX1231 is in Tx mode in Ch A
- (1) Program the SX1231 in Rx mode
- (2) Change the carrier frequency in the *RegFrf* registers
- (3) Turn the transceiver back to Tx mode
- (4) Respect the Tx start procedure, described in section 4.2.2
- <u>Receiver hop from Ch A to Ch B:</u>
- (0) SX1231 is in Rx mode in Ch A
- (1) Change the carrier frequency in the *RegFrf* registers
- (2) Program the SX1231 in FS mode
- (3) Turn the transceiver back to Rx mode
- (4) Respect the Rx start procedure, described in section 4.2.4

Note all sequences described above are assuming that the sequencer is turned on (SequencerOff=0 in RegOpMode).

EMTECH

### DATASHEET

### 4.3. Listen Mode

The circuit can be set to Listen mode, by setting *ListenOn* in *RegOpMode* to 1 while in Standby mode. In this mode, SX1231 spends most of the time in Idle mode, during which only the RC oscillator runs. Periodically the receiver is woken up and listens for an RF signal. If a wanted signal is detected, the receiver is kept on and the data is demodulated.

Otherwise, if a wanted signal hasn't been detected after a pre-defined period of time, the receiver is disabled until the next time period.

This periodical Rx wake-up requirement is very common in low power applications. On SX1231 it is handled locally by the Listen mode block without using uC resources or energy.

The simplified timing diagram of this procedure is illustrated in Figure 21.




Figure 21. Listen Mode Sequence (no wanted signal is received)

### 4.3.1. Timings

The duration of the Idle phase is given by  $t_{ListenIdle}$ . The time during which the receiver is on and waits for a signal is given by  $t_{ListenRx}$ .  $t_{ListenRx}$  includes the wake-up time of the receiver, described in section 4.2.3. This duration can be programmed in the configuration registers via the serial interface.

Both time periods  $t_{ListenRx}$  and  $t_{ListenIdle}$  (denoted  $t_{ListenX}$  in the following text) are fixed by two parameters from the configuration register and are calculated as follows:

$$t_{ListenX} = ListenCoefX \cdot Listen \operatorname{Re} solX$$

where *ListenResolX* is the Rx or Idle resolution and is independently programmable on three values (64us, 4.1ms or 262ms), whereas *ListenCoefX* is an integer between 1 and 255. All parameters are located in *RegListen* registers.

The timing ranges are tabulated in Table 16 below.

Table 16 Range of Durations in Listen Mode

ListenResolX	Min duration ( <i>ListenCoef</i> = 1 )	Max duration ( <i>ListenCoef</i> = 255)				
01	64 us	16 ms				
10	4.1 ms	1.04 s				
11	0.26 s	67 s				

Notes - the accuracy of the typical timings given in Table 16 will depend in the RC oscillator calibration

- RC oscillator calibration is required, and must be performed at power up. See section 4.3.5 for details

### 4.3.2. Criteria

The criteria taken for detecting a wanted signal and hence deciding to maintain the receiver on is defined by ListenCriteria in RegListen1.

Table 17 Signal Acceptance Criteria in Listen Mode

ListenCriteria	Input Signal Power >= <i>RssiThr</i> eshold	SyncAddressMatch
0	Required	Not Required
1	Required	Required

### 4.3.3. End of Cycle Actions

The action taken after detection of a packet, is defined by *ListenEnd* in *RegListen3*, as described in the table below.


ListenEnd	Description
00	Chip stays in Rx mode. Listen mode stops and must be disabled.
01	Chip stays in Rx mode until <i>PayloadReady</i> or <i>Timeout</i> interrupt occurs. It then goes to the mode defined by <i>Mode</i> . Listen mode stops and must be disabled.
10	Chip stays in Rx mode until <i>PayloadReady</i> or <i>Timeout</i> interrupt occurs. Listen mode then resumes in Idle state. FIFO content is lost at next Rx wakeup.

Page 42





### DATASHEET






Figure 22. Listen Mode Sequence (wanted signal is received)

### 4.3.4. Stopping Listen Mode

To abort Listen mode operation, the following procedure must be respected:

- Program RegOpMode with ListenOn=0, ListenAbort=1, and the desired setting for the Mode bits (Sleep, Stdby, FS, Rx or Tx mode) in a single SPI access
- Program RegOpMode with ListenOn=0, ListenAbort=0, and the desired setting for the Mode bits (Sleep, Stdby, FS, Rx or Tx mode) in a second SPI access

### 4.3.5. RC Timer Accuracy

All timings of the Listen Mode rely on the accuracy of the internal low-power RC oscillator. This oscillator is automatically calibrated at the device power-up, and it is a user-transparent process.

For applications enduring large temperature variations, and for which the power supply is never removed, RC calibration can be performed upon user request. *RcCalStart* in *RegOsc1* can be used to trigger this calibration, and the flag *RcCalDone* will be set automatically when the calibration is over.

EMTECH


### 4.4. AutoModes


Automatic modes of packet handler can be enabled by configuring the related parameters in *RegAutoModes*.

The intermediate mode of the chip is called *IntermediateMode* and the enter and exit conditions to/from this intermediate mode can be configured through the parameters *EnterCondition* & *ExitCondition*.

The enter and exit conditions cannot be used independently of each other i.e. both should be enabled at the same time.

The initial and the final state is the one configured in *Mode* in *RegOpMode*. The initial & final states can be different by configuring the modes register while the chip is in intermediate mode. The pictorial description of the auto modes is shown below.





Some typical examples of AutoModes usage are described below:

- Automatic transmission (AutoTx) : Mode = Sleep, IntermediateMode = Tx, EnterCondition = FifoLevel, ExitCondition = PacketSent
- Automatic reception (AutoRx): Mode = Rx, IntermediateMode = Sleep, EnterCondition = CrcOk, ExitCondition = falling edge of FifoNotEmpty
- Automatic reception of acknowledge (AutoRxAck): Mode = Tx, IntermediateMode = Rx, EnterCondition = PacketSent, ExitCondition = CrcOk
- **•** ...


# 5. Data Processing

### 5.1. Overview

### 5.1.1. Block Diagram

Figure below illustrates the SX1231 data processing circuit. Its role is to interface the data to/from the modulator/ demodulator and the uC access points (SPI and DIO pins). It also controls all the configuration registers.

The circuit contains several control blocks which are described in the following paragraphs.



Potential datapaths (data operation mode dependant)



The SX1231 implements several data operation modes, each with their own data path through the data processing section. Depending on the data operation mode selected, some control blocks are active whilst others remain disabled.

### 5.1.2. Data Operation Modes

The SX1231 has two different data operation modes selectable by the user:

- <u>Continuous mode</u>: each bit transmitted or received is accessed in real time at the DIO2/DATA pin. This mode may be used if adequate external signal processing is available.
- <u>Packet mode (recommended)</u>: user only provides/retrieves payload bytes to/from the FIFO. The packet is automatically built with preamble, Sync word, and optional AES, CRC, and DC-free encoding schemes The reverse operation is performed in reception. The uC processing overhead is hence significantly reduced compared to Continuous mode. Depending on the optional features activated (CRC, AES, etc) the maximum payload length is limited to FIFO size, 255 bytes or unlimited.

Each of these data operation modes is described fully in the following sections.

### www.semtech.com



### 5.2. Control Block Description

### 5.2.1. SPI Interface

The SPI interface gives access to the configuration register via a synchronous full-duplex protocol corresponding to CPOL = 0 and CPHA = 0 in Motorola/Freescale nomenclature. Only the slave side is implemented.

Three access modes to the registers are provided:

- SINGLE access: an address byte followed by a data byte is sent for a write access whereas an address byte is sent and a read byte is received for the read access. The NSS pin goes low at the begin of the frame and goes high after the data byte.
- BURST access: the address byte is followed by several data bytes. The address is automatically incremented internally between each data byte. This mode is available for both read and write accesses. The NSS pin goes low at the beginning of the frame and stay low between each byte. It goes high only after the last byte transfer.
- FIFO access: if the address byte corresponds to the address of the FIFO, then succeeding data byte will address the FIFO. The address is not automatically incremented but is memorized and does not need to be sent between each data byte. The NSS pin goes low at the beginning of the frame and stay low between each byte. It goes high only after the last byte transfer.

Figure below shows a typical SPI single access to a register.




Figure 25. SPI Timing Diagram (single access)

MOSI is generated by the master on the falling edge of SCK and is sampled by the slave (i.e. this SPI interface) on the rising edge of SCK. MISO is generated by the slave on the falling edge of SCK.

A transfer always starts by the NSS pin going low. MISO is high impedance when NSS is high.

The first byte is the address byte. It is made of:

- wnr bit, which is 1 for write access and 0 for read access
- 7 bits of address, MSB first

The second byte is a data byte, either sent on MOSI by the master in case of a write access, or received by the master on MISO in case of read access. The data byte is transmitted MSB first.

Proceeding bytes may be sent on MOSI (for write access) or received on MISO (for read access) without rising NSS and re-sending the address. In FIFO mode, if the address was the FIFO address then the bytes will be written / read at the FIFO address. In Burst mode, if the address was not the FIFO address, then it is automatically incremented at each new byte received.



SX1231

The frame ends when NSS goes high. The next frame must start with an address byte. The SINGLE access mode is actually a special case of FIFO / BURST mode with only 1 data byte transferred.

During the write access, the byte transferred from the slave to the master on the MISO line is the value of the written register before the write operation.

### 5.2.2. FIFO

### 5.2.2.1. Overview and Shift Register (SR)

In packet mode of operation, both data to be transmitted and that has been received are stored in a configurable FIFO (First In First Out) device. It is accessed via the SPI interface and provides several interrupts for transfer management.

The FIFO is 1 byte wide hence it only performs byte (parallel) operations, whereas the demodulator functions serially. A shift register is therefore employed to interface the two devices. In transmit mode it takes bytes from the FIFO and outputs them serially (MSB first) at the programmed bit rate to the modulator. Similarly, in Rx the shift register gets bit by bit data from the demodulator and writes them byte by byte to the FIFO. This is illustrated in figure below.




Figure 26. FIFO and Shift Register (SR)

Note When switching to Sleep mode, the FIFO can only be used once the ModeReady flag is set (quasi immediate from all modes except from Tx)

### 5.2.2.2. Size

The FIFO size is fixed to 66 bytes.

### 5.2.2.3. Interrupt Sources and Flags

- FifoNotEmpty: FifoNotEmpty interrupt source is low when byte 0, i.e. whole FIFO, is empty. Otherwise it is high. Note that when retrieving data from the FIFO, FifoNotEmpty is updated on NSS falling edge, i.e. when FifoNotEmpty is updated to low state the currently started read operation must be completed. In other words, FifoNotEmpty state must be checked after each read operation for a decision on the next one (FifoNotEmpty = 1: more byte(s) to read; FifoNotEmpty = 0: no more byte to read).
- *FifoFull: FifoFull* interrupt source is high when the last FIFO byte, i.e. the whole FIFO, is full. Otherwise it is low.
- FifoOverrunFlag: FifoOverrunFlag is set when a new byte is written by the user (in Tx or Standby modes) or the SR (in Rx mode) while the FIFO is already full. Data is lost and the flag should be cleared by writing a 1, note that the FIFO will also be cleared.
- PacketSent: PacketSent interrupt source goes high when the SR's last bit has been sent.
- *FifoLevel*: Threshold can be programmed by *FifoThreshold* in *RegFifoThresh*. Its behavior is illustrated in figure below.

# SX1231



WIRELESS & SENSING PRODUCTS

DATASHEET




Figure 27. FifoLevel IRQ Source Behavior

- Notes FifoLevel interrupt is updated only after a read or write operation on the FIFO. Thus the interrupt cannot be dynamically updated by only changing the FifoThreshold parameter
  - FifoLevel interrupt is valid as long as FifoFull does not occur. An empty FIFO will restore its normal operation

### 5.2.2.4. FIFO Clearing

Table below summarizes the status of the FIFO when switching between different modes

Table 19	Status of FIFO when	Switching Between	Different Modes of the Chip
----------	---------------------	-------------------	-----------------------------

From	То	FIFO status	Comments
Stdby	Sleep	Not cleared	
Sleep	Stdby	Not cleared	
Stdby/Sleep	Тx	Not cleared	To allow the user to write the FIFO in Stdby/Sleep before Tx
Stdby/Sleep	Rx	Cleared	
Rx	Тx	Cleared	
Rx	Stdby/Sleep	Not cleared	To allow the user to read FIFO in Stdby/Sleep mode after Rx
Тх	Any	Cleared	

### 5.2.3. Sync Word Recognition

### 5.2.3.1. Overview

Sync word recognition (also called Pattern recognition) is activated by setting SyncOn in RegSyncConfig. The bit synchronizer must also be activated in continuous mode (automatically done in Packet mode).

The block behaves like a shift register; it continuously compares the incoming data with its internally programmed Sync word and sets *SyncAddressMatch* when a match is detected. This is illustrated in Figure 28 below.



### DATASHEET




Figure 28. Sync Word Recognition

During the comparison of the demodulated data, the first bit received is compared with bit 7 (MSB) of *RegSyncValue1* and the last bit received is compared with bit 0 (LSB) of the last byte whose address is determined by the length of the Sync word.

When the programmed Sync word is detected the user can assume that this incoming packet is for the node and can be processed accordingly.

*SyncAddressMatch* is cleared when leaving Rx or FIFO is emptied.

### 5.2.3.2. Configuration

- Size: Sync word size can be set from 1 to 8 bytes (i.e. 8 to 64 bits) via SyncSize in RegSyncConfig. In Packet mode this field is also used for Sync word generation in Tx mode.
- Error tolerance: The number of errors tolerated in the Sync word recognition can be set from 0 to 7 bits to via SyncTol.
- Value: The Sync word value is configured in SyncValue(63:0). In Packet mode this field is also used for Sync word generation in Tx mode.

*Note* SyncValue choices containing 0x00 bytes are not allowed

### 5.2.4. Packet Handler

The packet handler is the block used in Packet mode. Its functionality is fully described in section 5.5.

### 5.2.5. Control

The control block configures and controls the full chip's behavior according to the settings programmed in the configuration registers.

### 5.3. Digital IO Pins Mapping

Six general purpose IO pins are available on the SX1231, and their configuration in Continuous or Packet mode is controlled through *RegDioMapping1* and *RegDioMapping2*.



# DATASHEET

### 5.3.1. DIO Pins Mapping in Continuous Mode

 Table 20 DIO Mapping, Continuous Mode

Mode	Diox	DIO5	DIO4	DIO3	DIO2	DIO1	DIO0
	Mapping						
Sleep	00	-	-	-	-	-	-
	01 -		-	-	-	-	-
	10	LowBat	LowBat	AutoMode	-	LowBat	LowBat
	11	ModeReady	-	-	-	-	ModeReady
Stdby	00	ClkOut	-	-	-	-	-
	01	-	-	-	-	-	-
	10	LowBat	LowBat	AutoMode	-	LowBat	LowBat
	11	ModeReady	-	-	-	-	ModeReady
FS	00	ClkOut	-	-	-	-	PIILock
	01	-	-	-	-	-	-
	10	LowBat	LowBat	AutoMode	-	LowBat	LowBat
	11	ModeReady	PIILock	-	-	PIILock	ModeReady
Rx	00	ClkOut	Timeout	Rssi	Data	Dclk	SyncAddress
	01	Rssi	RxReady	RxReady	Data	RxReady	Timeout
	10	LowBat	SyncAddress	AutoMode	Data	LowBat	Rssi
	11	ModeReady	PIILock	Timeout	Data	SyncAddress	ModeReady
Тx	00	ClkOut	TxReady	TxReady	Data	Dclk	PIILock
	01	ClkOut	TxReady	TxReady	Data	TxReady	TxReady
	10	LowBat	LowBat	AutoMode	Data	LowBat	LowBat
	11	ModeReady	PIILock	TxReady	Data	PIILock	ModeReady

### 5.3.2. DIO Pins Mapping in Packet Mode

Table 21 DIO Mapping, Packet Mode

Mode	Diox Mapping	DIO5	DIO4	DIO3	DIO2	DIO1	DIO0
Sleep	00	-	-	FifoFull	FifoNotEmpty	FifoLevel	-
	01 -		-	-	-	FifoFull	-
	10	LowBat	LowBat	LowBat	LowBat	FifoNotEmpty	LowBat
	11	ModeReady	-	-	AutoMode	-	-
Stdby	00	ClkOut	-	FifoFull	FifoNotEmpty	FifoLevel	-
	01	-	-	-	-	FifoFull	-
	10	LowBat	LowBat	LowBat	LowBat	FifoNotEmpty	LowBat
	11	ModeReady	-	-	AutoMode	-	-
FS	00	ClkOut	-	FifoFull	FifoNotEmpty	FifoLevel	-
	01	-	-	-	-	FifoFull	-
	10	LowBat	LowBat	LowBat	LowBat	FifoNotEmpty	LowBat
	11	ModeReady	PIILock	PIILock	AutoMode	PIILock	PIILock
Rx	00	ClkOut	Timeout	FifoFull	FifoNotEmpty	FifoLevel	CrcOk
	01	Data	Rssi	Rssi	Data	FifoFull	PayloadReady
	10	LowBat	RxReady	SyncAddress	LowBat	FifoNotEmpty	SyncAddress
	11	ModeReady	PIILock	PIILock	AutoMode	Timeout	Rssi
Тx	00	ClkOut	ModeReady	FifoFull	FifoNotEmpty	FifoLevel	PacketSent
	01	Data	TxReady	TxReady	Data	FifoFull	TxReady
	10	LowBat	LowBat	LowBat	LowBat	FifoNotEmpty	LowBat
	11	ModeReady	PIILock	PllLock	AutoMode	PIILock	PllLock

Note Received Data is only shown on the Data signal between RxReady and PayloadReady's rising edges



# DATASHEET

### 5.4. Continuous Mode

### 5.4.1. General Description

As illustrated in Figure 29, in Continuous mode the NRZ data to (from) the (de)modulator is directly accessed by the uC on the bidirectional DIO2/DATA pin. The FIFO and packet handler are thus inactive.





Figure 29. Continuous Mode Conceptual View

### 5.4.2. Tx Processing

In Tx mode, a synchronous data clock for an external uC is provided on DIO1/DCLK pin. Clock timing with respect to the data is illustrated in Figure 30. DATA is internally sampled on the rising edge of DCLK so the uC can change logic state anytime outside the grayed out setup/hold zone.





Note the use of DCLK is required when the modulation shaping is enabled (see section 3.4.5).



Note

# 5.5.1. General Description

In Packet mode the NRZ data to (from) the (de)modulator is not directly accessed by the uC but stored in the FIFO and accessed via the SPI interface.

In addition, the SX1231 packet handler performs several packet oriented tasks such as Preamble and Sync word generation, CRC calculation/check, whitening/dewhitening of data, Manchester encoding/decoding, address filtering, AES encryption/decryption, etc. This simplifies software and reduces uC overhead by performing these repetitive tasks within the RF chip itself.

Another important feature is ability to fill and empty the FIFO in Sleep/Stdby mode, ensuring optimum power consumption and adding more flexibility for the software.



SX1231

### 5.4.3. Rx Processing

If the bit synchronizer is disabled, the raw demodulator output is made directly available on DATA pin and no DCLK signal is provided.

Conversely, if the bit synchronizer is enabled, synchronous cleaned data and clock are made available respectively on DIO2/DATA and DIO1/DCLK pins. DATA is sampled on the rising edge of DCLK and updated on the falling edge as illustrated below.




Figure 31. Rx Processing in Continuous Mode


DCLK signal is not used by the uC (bit synchronizer is automatically enabled in Packet mode).

in Continuous mode it is always recommended to enable the bit synchronizer to clean the DATA signal even if the





DATASHEET





Note The Bit Synchronizer is automatically enabled in Packet mode.

### 5.5.2. Packet Format

### 5.5.2.1. Fixed Length Packet Format

Fixed length packet format is selected when bit *PacketFormat* is set to 0 and *PayloadLength* is set to any value greater than 0.

In applications where the packet length is fixed in advance, this mode of operation may be of interest to minimize RF overhead (no length byte field is required). All nodes, whether Tx only, Rx only, or Tx/Rx should be programmed with the same packet length value.


The length of the payload is limited to 255 bytes if AES is not enabled else the message is limited to 64 bytes (i.e. max 65 bytes payload if Address byte is enabled).

The length programmed in *PayloadLength* relates only to the payload which includes the message and the optional address byte. In this mode, the payload must contain at least one byte, i.e. address or message byte.

An illustration of a fixed length packet is shown below. It contains the following fields:

- Preamble (1010...)
- Sync word (Network ID)
- Optional Address byte (Node ID)
- Message data
- Optional 2-bytes CRC checksum





Message part of the payload

Figure 33. Fixed Length Packet Format

### 5.5.2.2. Variable Length Packet Format


Variable length packet format is selected when bit PacketFormat is set to 1.

This mode is useful in applications where the length of the packet is not known in advance and can vary over time. It is then necessary for the transmitter to send the length information together with each packet in order for the receiver to operate properly.

In this mode the length of the payload, indicated by the length byte, is given by the first byte of the FIFO and is limited to 255 bytes if AES is not enabled else the message is limited to 64 bytes i.e. max 66 bytes payload if Address byte is enabled. Note that the length byte itself is not included in its calculation. In this mode, the payload must contain at least 2 bytes, i.e. length + address or message byte.

An illustration of a variable length packet is shown below. It contains the following fields:

- Preamble (1010...)
- Sync word (Network ID)
- Length byte
- Optional Address byte (Node ID)
- Message data
- Optional 2-bytes CRC checksum



Message part of the payload

### Figure 34. Variable Length Packet Format

# SX1231



### 5.5.2.3. Unlimited Length Packet Format


Unlimited length packet format is selected when bit *PacketFormat* is set to 0 and *PayloadLength* is set to 0.

The user can then transmit and receive packet of arbitrary length and *PayloadLength* register is not used in Tx/Rx modes for counting the length of the bytes transmitted/received. This mode is a replacement for the legacy buffered mode in SX1211/SX1212 transceivers.

In Tx the data is transmitted depending on the *TxStartCondition* bit. On the Rx side the data processing features like Address filtering, Manchester encoding and data whitening are not available if the sync pattern length is set to zero (*SyncOn* = 0). The filling of the FIFO in this case can be controlled by the bit *FifoFillCondition*. The CRC detection in Rx is also not supported in this mode of the packet handler, however CRC generation in Tx is operational. The interrupts like *CrcOk* & *PayloadReady* are not available either.

An unlimited length packet shown in figure 35 is made up of the following fields:

- Preamble (1010...).
- Sync word (Network ID).
- Optional Address byte (Node ID).
- Message data
- Optional 2-bytes CRC checksum (Tx only)



- Fields added by the packet handler in Tx and processed and removed in Rx
- Message part of the payload
- Optional User provided fields which are part of the payload

Figure 35. Unlimited Length Packet Format

### 5.5.3. Tx Processing (without AES)

In Tx mode the packet handler dynamically builds the packet by performing the following operations on the payload available in the FIFO:

- Add a programmable number of preamble bytes
- Add a programmable Sync word
- Optionally calculating CRC over complete payload field (optional length byte + optional address byte + message) and appending the 2 bytes checksum.
- Optional DC-free encoding of the data (Manchester or whitening)

Only the payload (including optional address and length fields) is required to be provided by the user in the FIFO.



EMTECH

### DATASHEET

The transmission of packet data is initiated by the Packet Handler only if the chip is in Tx mode and the transmission condition defined by *TxStartCondition* is fulfilled. If transmission condition is not fulfilled then the packet handler transmits a preamble sequence until the condition is met. This happens only if the preamble length /= 0, otherwise it transmits a zero or one until the condition is met to transmit the packet data.

The transmission condition itself is defined as:

- if *TxStartCondition* = 1, the packet handler waits until the first byte is written into the FIFO, then it starts sending the preamble followed by the sync word and user payload
- If *TxStartCondition* = 0, the packet handler waits until the number of bytes written in the FIFO is equal to the number defined in *RegFifoThresh* + 1
- If the condition for transmission was already fulfilled i.e. the FIFO was filled in Sleep/Stdby then the transmission of packet starts immediately on enabling Tx

### 5.5.4. Rx Processing (without AES)

In Rx mode the packet handler extracts the user payload to the FIFO by performing the following operations:

- Receiving the preamble and stripping it off
- Detecting the Sync word and stripping it off
- Optional DC-free decoding of data
- Optionally checking the address byte
- Optionally checking CRC and reflecting the result on *CrcOk*.

Only the payload (including optional address and length fields) is made available in the FIFO.

When the Rx mode is enabled the demodulator receives the preamble followed by the detection of sync word. If fixed length packet format is enabled then the number of bytes received as the payload is given by the *PayloadLength* parameter.

In variable length mode the first byte received after the sync word is interpreted as the length of the received packet. The internal length counter is initialized to this received length. The *PayloadLength* register is set to a value which is greater than the maximum expected length of the received packet. If the received length is greater than the maximum length stored in *PayloadLength* register the packet is discarded otherwise the complete packet is received.

If the address check is enabled then the second byte received in case of variable length and first byte in case of fixed length is the address byte. If the address matches to the one in the *NodeAddress* field, reception of the data continues otherwise it's stopped. The CRC check is performed if *CrcOn* = 1 and the result is available in *CrcOk* indicating that the CRC was successful. An interrupt (*PayloadReady*) is also generated on DIO0 as soon as the payload is available in the FIFO. The payload available in the FIFO can also be read in Sleep/Standby mode.

If the CRC fails the *PayloadReady* interrupt is not generated and the FIFO is cleared. This function can be overridden by setting *CrcAutoClearOff* = 1, forcing the availability of *PayloadReady* interrupt and the payload in the FIFO even if the CRC fails.

### 5.5.5. AES

AES is the symmetric-key block cipher that provides the cryptographic capabilities to the transceiver. The system proposed can work with 128-bit long fixed keys. The fixed key is stored in a 16-byte write only user configuration register, which retains its value in Sleep mode.

EMTECH

As shown in Figure 33 and Figure 34 above the message part of the Packet can be encrypted and decrypted with the cipher 128- cipher key stored in the configuration registers.

### 5.5.5.1. Tx Processing

1. User enters the data to be transmitted in FIFO in Stdby/Sleep mode and gives the transmit command.

2. On Tx command the Packet handler state machine takes over the control and If encryption is enabled then the message inside the FIFO is read in blocks of 16 bytes (padded with 0s if needed), encrypted and stored back to FIFO. All this processing is done in Tx mode before enabling the packet handling state machine. Only the Message part of the packet is encrypted and preamble, sync word, length byte, address byte and CRC are not encrypted.

3. Once the encryption is done the Packet handling state machine is enabled to transmit the data.

### 5.5.5.2. Rx Processing

1. The data received is stored in the FIFO, The address, CRC interrupts are generated as usual because these parameters were not encrypted.

2. Once the complete packet has been received. The data is read from the FIFO, decrypted and written back to FIFO. The *PayloadReady* interrupt is issued once the decrypted data is ready in the FIFO for reading via the SPI interface.

The AES encryption/decryption cannot be used on the fly i.e. while transmitting and receiving data. Thus when AES encryption/decryption is enabled, the FIFO acts as a simple buffer. This buffer is filled before initiating any transmission. The data in the buffer is then encrypted before the transmission can begin. On the receive side the decryption is initiated only once the complete packet has been received in the buffer.

The encryption/decryption process takes approximately 7.0 us per 16-byte block. Thus for a maximum of 4 blocks (i.e. 64 bytes) it can take up to 28 us for completing the cryptographic operations.

The receive side sees the AES decryption time as a sequential delay before the *PayloadReady* interrupt is available.

The Tx side sees the AES encryption time as a sequential delay in the startup of the Tx chain, thus the startup time of the Tx will increase according to the length of data.

In Fixed length mode the Message part of the payload that can be encrypted/decrypted can be 64 bytes long. If the address filtering is enabled, the length of the payload should be at max 65 bytes in this case.

In Variable length mode the Max message size that can be encrypted/decrypted is also 64 bytes when address filtering is disabled, else it is 48 bytes. Thus, including length byte, the length of the payload is max 65 or 50 bytes (the latter when address filtering is enabled).

If the address filtering is expected then *AddressFiltering* must be enabled on the transmitter side as well to prevent address byte to be encrypted.

Crc check being performed on encrypted data, CrcOk interrupt will occur "decryption time" before PayloadReady interrupt.

Page 57

# 

# WIRELESS & SENSING PRODUCTS

## Rev. 7 - June 2013

# 5.5.6. Handling Large Packets

When Payload length exceeds FIFO size (66 bytes) whether in fixed, variable or unlimited length packet format, in addition to *PacketSent* in Tx and *PayloadReady* or *CrcOk* in Rx, the FIFO interrupts/flags can be used as described below:

• For Tx:

FIFO can be prefilled in Sleep/Standby but must be refilled "on-the-fly" during Tx with the rest of the payload.

- 1) Prefill FIFO (in Sleep/Standby first or directly in Tx mode) until FifoThreshold or FifoFull is set
- 2) In Tx, wait for *FifoThreshold* or *FifoNotEmpty* to be cleared (i.e. FIFO is nearly empty)

3) Write bytes into the FIFO until FifoThreshold or FifoFull is set.

4) Continue to step 2 until the entire message has been written to the FIFO (*PacketSent* will fire when the last bit of the packet has been sent).

• For Rx:

FIFO must be unfilled "on-the-fly" during Rx to prevent FIFO overrun.

- 1) Start reading bytes from the FIFO when *FifoNotEmpty* or *FifoThreshold* becomes set.
- 2) Suspend reading from the FIFO if *FifoNotEmpty* clears before all bytes of the message have been read
- 3) Continue to step 1 until PayloadReady
- 4) Read all remaining bytes from the FIFO either in Rx or Sleep/Standby mode
- Note AES encryption is not feasible on large packets, since all Payload bytes need to be in the FIFO at the same time to perform encryption

### 5.5.7. Packet Filtering

SX1231's packet handler offers several mechanisms for packet filtering, ensuring that only useful packets are made available to the uC, reducing significantly system power consumption and software complexity.

### 5.5.7.1. Sync Word Based

Sync word filtering/recognition is used for identifying the start of the payload and also for network identification. As previously described, the Sync word recognition block is configured (size, error tolerance, value) in *RegSyncValue* registers. This information is used, both for appending Sync word in Tx, and filtering packets in Rx.

Every received packet which does not start with this locally configured Sync word is automatically discarded and no interrupt is generated.

When the Sync word is detected, payload reception automatically starts and *SyncAddressMatch* is asserted.

Note Sync Word values containing 0x00 byte(s) are forbidden



### 5.5.7.2. Address Based

Address filtering can be enabled via the *AddressFiltering* bits. It adds another level of filtering, above Sync word (i.e. Sync must match first), typically useful in a multi-node networks where a network ID is shared between all nodes (Sync word) and each node has its own ID (address).

Two address based filtering options are available:

- AddressFiltering = 01: Received address field is compared with internal register NodeAddress. If they match then the
  packet is accepted and processed, otherwise it is discarded.
- AddressFiltering = 10: Received address field is compared with internal registers NodeAddress and BroadcastAddress. If either is a match, the received packet is accepted and processed, otherwise it is discarded. This additional check with a constant is useful for implementing broadcast in a multi-node networks

Please note that the received address byte, as part of the payload, is not stripped off the packet and is made available in the FIFO. In addition, *NodeAddress* and *AddressFiltering* only apply to Rx. On Tx side, if address filtering is expected, the address byte should simply be put into the FIFO like any other byte of the payload.

As address filtering requires a Sync word match, both features share the same interrupt flag SyncAddressMatch.

#### 5.5.7.3. Length Based

In variable length Packet mode, *PayloadLength* must be programmed with the maximum payload length permitted. If received length byte is smaller than this maximum then the packet is accepted and processed, otherwise it is discarded.

Please note that the received length byte, as part of the payload, is not stripped off the packet and is made available in the FIFO.

To disable this function the user should set the value of the *PayloadLength* to 255.

### 5.5.7.4. CRC Based

The CRC check is enabled by setting bit CrcOn in RegPacketConfig1. It is used for checking the integrity of the message.

- On Tx side a two byte CRC checksum is calculated on the payload part of the packet and appended to the end of the message
- On Rx side the checksum is calculated on the received payload and compared with the two checksum bytes received. The result of the comparison is stored in bit *CrcOk*.

By default, if the CRC check fails then the FIFO is automatically cleared and no interrupt is generated. This filtering function can be disabled via *CrcAutoClearOff* bit and in this case, even if CRC fails, the FIFO is not cleared and only *PayloadReady* interrupt goes high. Please note that in both cases, the two CRC checksum bytes are stripped off by the packet handler and only the payload is made available in the FIFO.

The CRC is based on the CCITT polynomial as shown below. This implementation also detects errors due to leading and trailing zeros.



DATASHEET




Figure 36. CRC Implementation

### 5.5.8. DC-Free Data Mechanisms

The payload to be transmitted may contain long sequences of 1's and 0's, which introduces a DC bias in the transmitted signal. The radio signal thus produced has a non uniform power distribution over the occupied channel bandwidth. It also introduces data dependencies in the normal operation of the demodulator. Thus it is useful if the transmitted data is random and DC free.

For such purposes, two techniques are made available in the packet handler: Manchester encoding and data whitening.

Note Only one of the two methods should be enabled at a time.

### 5.5.8.1. Manchester Encoding

Manchester encoding/decoding is enabled if *DcFree* = 01 and can only be used in Packet mode.

The NRZ data is converted to Manchester code by coding '1' as "10" and '0' as "01".

In this case, the maximum chip rate is the maximum bit rate given in the specifications section and the actual bit rate is half the chip rate.

Manchester encoding and decoding is only applied to the payload and CRC checksum while preamble and Sync word are kept NRZ. However, the chip rate from preamble to CRC is the same and defined by *BitRate* in *RegBitRate* (Chip Rate = Bit Rate NRZ = 2 x Bit Rate Manchester).

Manchester encoding/decoding is thus made transparent for the user, who still provides/retrieves NRZ data to/from the FIFO.

	1∕ <sup>B</sup> RSync									1/BR		Pa	yload	d				
RF chips @ BR	 1	1	1	0	1	0	0	1	0	<u>`0</u>	1	0	1	1	0	1	0	
User/NRZ bits Manchester OFF	 1	1	1	0	1	0	0	1	0	0	1	0	1	1	0	1	0	
User/NRZ bits Manchester ON	 1	1	1	0	1	0	0		1	(	0	(	0		1		1	

Figure 37.	Manchester Encoding/Decoding
------------	------------------------------

# Page 61

#### www.semtech.com

Figure 38. Data Whitening


### 5.5.8.2. Data Whitening

Another technique called whitening or scrambling is widely used for randomizing the user data before radio transmission. The data is whitened using a random sequence on the Tx side and de-whitened on the Rx side using the same sequence. Comparing to Manchester technique it has the advantage of keeping NRZ data rate i.e. actual bit rate is not halved.

The whitening/de-whitening process is enabled if *DcFree* = 10. A 9-bit LFSR is used to generate a random sequence. The payload and 2-byte CRC checksum is then XORed with this random sequence as shown below. The data is de-whitened on the receiver side by XORing with the same random sequence.

Payload whitening/de-whitening is thus made transparent for the user, who still provides/retrieves NRZ data to/from the FIFO.

LFSR Polynomial =  $X^9 + X^5 + 1$ 





SX1231



# 6. Configuration and Status Registers

# 6.1. General Description

Table 22 Registers Summary

Address	Register Name	Reset (built-in)	Default (recom mended)	Description		
0x00	RegFifo	0x	00	FIFO read/write access		
0x01	RegOpMode	0x	04	Operating modes of the transceiver		
0x02	RegDataModul	0x	00	Data operation mode and Modulation settings		
0x03	RegBitrateMsb	0x	1A	Bit Rate setting, Most Significant Bits		
0x04	RegBitrateLsb	0x	0B	Bit Rate setting, Least Significant Bits		
0x05	RegFdevMsb	0x	00	Frequency Deviation setting, Most Significant Bits		
0x06	RegFdevLsb	0x	52	Frequency Deviation setting, Least Significant Bits		
0x07	RegFrfMsb	0x	E4	RF Carrier Frequency, Most Significant Bits		
0x08	RegFrfMid	0x	C0	RF Carrier Frequency, Intermediate Bits		
0x09	RegFrfLsb	0x	00	RF Carrier Frequency, Least Significant Bits		
0x0A	RegOsc1	0x	41	RC Oscillators Settings		
0x0B	RegAfcCtrl	0x	00	AFC control in low modulation index situations		
0x0C	RegLowBat	0x	02	Low Battery Indicator Settings		
0x0D	RegListen1	0x	92	Listen Mode settings		
0x0E	RegListen2	0x	F5	Listen Mode Idle duration		
0x0F	RegListen3	0x	20	Listen Mode Rx duration		
0x10	RegVersion	0x	23	Semtech ID relating the silicon revision		
0x11	RegPaLevel	0x	9F	PA selection and Output Power control		
0x12	RegPaRamp	0x	09	Control of the PA ramp time in FSK mode		
0x13	RegOcp	0x	1A	Over Current Protection control		
0x14	Reserved14	0x	40	-		
0x15	Reserved15	0xB0		-		
0x16	Reserved16	0x	7B	-		
0x17	Reserved17	0x	9B	-		
0x18	RegLna	0x08	0x88	LNA settings		
0x19	RegRxBw	0x86	0x55	Channel Filter BW Control		



Address	Register Name	Reset (built-in)	Default (recom mended)	Description		
0x1A	RegAfcBw	0x8A	0x8B	Channel Filter BW control during the AFC routine		
0x1B	RegOokPeak	0x	40	OOK demodulator selection and control in peak mode		
0x1C	RegOokAvg	0x	80	Average threshold control of the OOK demodulator		
0x1D	RegOokFix	0x	06	Fixed threshold control of the OOK demodulator		
0x1E	RegAfcFei	0x	10	AFC and FEI control and status		
0x1F	RegAfcMsb	0x	00	MSB of the frequency correction of the AFC		
0x20	RegAfcLsb	0x	00	LSB of the frequency correction of the AFC		
0x21	RegFeiMsb	0x	00	MSB of the calculated frequency error		
0x22	RegFeiLsb	0x	00	LSB of the calculated frequency error		
0x23	RegRssiConfig	0x	02	RSSI-related settings		
0x24	RegRssiValue	0x	FF	RSSI value in dBm		
0x25	RegDioMapping1	0x	00	Mapping of pins DIO0 to DIO3		
0x26	RegDioMapping2	0x05	0x07	Mapping of pins DIO4 and DIO5, ClkOut frequency		
0x27	RegIrqFlags1	0x	80	Status register: PLL Lock state, Timeout, RSSI > Threshold		
0x28	RegIrqFlags2	0x	00	Status register: FIFO handling flags, Low Battery detection		
0x29	RegRssiThresh	0xFF	0xE4	RSSI Threshold control		
0x2A	RegRxTimeout1	0x	00	Timeout duration between Rx request and RSSI detection		
0x2B	RegRxTimeout2	0x	00	Timeout duration between RSSI detection and PayloadReady		
0x2C	RegPreambleMsb	0x	00	Preamble length, MSB		
0x2D	RegPreambleLsb	0x	03	Preamble length, LSB		
0x2E	RegSyncConfig	0x	98	Sync Word Recognition control		
0x2F-0x36	RegSyncValue1-8	0x00	0x01	Sync Word bytes, 1 through 8		
0x37	RegPacketConfig1	0x	10	Packet mode settings		
0x38	RegPayloadLength	0x40		Payload length setting		
0x39	RegNodeAdrs	0x00		Node address		
0x3A	RegBroadcastAdrs	0x00		Broadcast address		
0x3B	RegAutoModes	0x00		Auto modes settings		
0x3C	RegFifoThresh	0x0F	0x8F	Fifo threshold, Tx start condition		
0x3D	RegPacketConfig2	0x02		Packet mode settings		



Address	Register Name	Reset Default (built-in) mended)		Description
0x3E-0x4D	RegAesKey1-16	0x	.00	16 bytes of the cypher key
0x4E	RegTemp1	0x	01	Temperature Sensor control
0x4F	RegTemp2	0x00		Temperature readout
0x58	RegTestLna	0x1B		Sensitivity boost
0x59	RegTestTcxo	0x	09	XTAL or TCXO input selection
0x5F	RegTestllBw	0x	.08	PLL Bandwidth setting
0x6F	RegTestDagc	0x00	0x30	Fading Margin Improvement
0x71	RegTestAfc	0x00		AFC offset for low modulation index AFC
0x50 +	RegTest	-		Internal test registers

Notes - Reset values are automatically refreshed in the chip at Power On Reset

- Default values are the Semtech recommended register values, optimizing the device operation
- Registers for which the Default value differs from the Reset value are denoted by a \* in the tables of section 6



# DATASHEET

# 6.2. Common Configuration Registers

### Table 23Common Configuration Registers

Name (Address)	Bits	Variable Name	Mode	Default Value	Description
RegFifo (0x00)	7-0	Fifo	rw	0x00	FIFO data input/output
RegOpMode (0x01)	7	SequencerOff	rw	0	Controls the automatic Sequencer (see section 4.2 ): $0 \rightarrow$ Operating mode as selected with Mode bits in RegOpMode is automatically reached with the Sequencer $1 \rightarrow$ Mode is forced by the user
	6	ListenOn	rw	0	Enables Listen mode, should be enabled whilst in Standby mode: 0 → Off (see section 4.3) 1 → On
	5	ListenAbort	w	0	Aborts Listen mode when set together with ListenOn=0 See section 4.3.4 for details Always reads 0.
	4-2	Mode	rw	001	Transceiver's operating modes: $000 \rightarrow$ Sleep mode (SLEEP) $001 \rightarrow$ Standby mode (STDBY) $010 \rightarrow$ Frequency Synthesizer mode (FS) $011 \rightarrow$ Transmitter mode (TX) $100 \rightarrow$ Receiver mode (RX) others $\rightarrow$ reserved Reads the value corresponding to the current chip mode
	1-0	-	r	00	unused
RegDataModul	7	-	r	0	unused
(0x02)	6-5	DataMode	rw	00	<ul> <li>Data processing mode:</li> <li>00 → Packet mode</li> <li>01 → reserved</li> <li>10 → Continuous mode with bit synchronizer</li> <li>11 → Continuous mode without bit synchronizer</li> </ul>
	4-3	ModulationType	rw	00	Modulation scheme: $00 \rightarrow FSK$ $01 \rightarrow OOK$ $10 - 11 \rightarrow reserved$
	2	-	r	0	unused
	1-0	ModulationShaping	rw	00	Data shaping: in FSK: $00 \rightarrow no shaping$ $01 \rightarrow Gaussian filter, BT = 1.0$ $10 \rightarrow Gaussian filter, BT = 0.5$ $11 \rightarrow Gaussian filter, BT = 0.3$ in OOK: $00 \rightarrow no shaping$ $01 \rightarrow filtering with fcutoff = BR$ $10 \rightarrow filtering with fcutoff = 2*BR$ $11 \rightarrow reserved$
RegBitrateMsb (0x03)	7-0	BitRate(15:8)	rw	0x1a	MSB of Bit Rate (Chip Rate when Manchester encoding is enabled)



RegBitrateLsb (0x04)	7-0	BitRate(7:0)	rw	0x0b	LSB of Bit Rate (Chip Rate if Manchester encoding is enabled)
(0.00.)					$BitRate = \frac{FXOSC}{BitRate(15,0)}$
					Default value: 4.8 kb/s
RegFdevMsb	7-6	-	r	00	unused
(0x05)	5-0	Fdev(13:8)	rw	000000	MSB of the frequency deviation
RegFdevLsb	7-0	Fdev(7:0)	rw	0x52	LSB of the frequency deviation
(0x06)					$Fdev = Fstep \times Fdev(15,0)$
					Default value: 5 kHz
RegFrfMsb (0x07)	7-0	Frf(23:16)	rw	0xe4	MSB of the RF carrier frequency
RegFrfMid (0x08)	7-0	Frf(15:8)	rw	0xc0	Middle byte of the RF carrier frequency
RegFrfLsb	7-0	Frf(7:0)	rw	0x00	LSB of the RF carrier frequency
(0x09)					$Frf = Fstep \times Frf(23;0)$
					Default value: Frf = 915 MHz (32 MHz XO)
RegOsc1 (0x0A)	7	RcCalStart	w	0	Triggers the calibration of the RC oscillator when set. Always reads 0. RC calibration must be triggered in Standby mode.
	6	RcCalDone	r	1	$0 \rightarrow RC$ calibration in progress 1 $\rightarrow RC$ calibration is over
	5-0	-	r	000001	unused
RegAfcCtrl	7-6	-	r	00	unused
(0x0B)	5	AfcLowBetaOn	rw	0	Improved AFC routine for signals with modulation index lower than 2. Refer to section 3.5.16 for details $0 \rightarrow$ Standard AFC routine $1 \rightarrow$ Improved AFC routine
	4-0	-	r	00000	unused
RegLowBat	7-5	-	r	000	unused
(0x0C)	4	LowBatMonitor	rw	-	Real-time (not latched) output of the Low Battery detector, when enabled.
	3	LowBatOn	rw	0	Low Battery detector enable signal
					0 → LowBat off 1 → LowBat on
	2-0	LowBatTrim	rw	010	Trimming of the LowBat threshold: $000 \rightarrow 1.695 \vee$ $001 \rightarrow 1.764 \vee$ $010 \rightarrow 1.835 \vee$ $011 \rightarrow 1.905 \vee$ $100 \rightarrow 1.976 \vee$ $101 \rightarrow 2.045 \vee$

Page 66

110 → 2.116 V 111 → 2.185 V

# DATASHEET



# WIRELESS & SENSING PRODUCTS

RegListen1 (0x0D)	7-6	ListenResolldle	rw	10	Resolution of Listen mode Idle time (calibrated RC osc): $00 \rightarrow \text{reserved}$ $01 \rightarrow 64 \text{ us}$ $10 \rightarrow 4.1 \text{ ms}$ $11 \rightarrow 262 \text{ ms}$
	5-4	ListenResolRx	rw	01	Resolution of Listen mode Rx time (calibrated RC osc): 00 → reserved 01 → 64 us 10 → 4.1 ms 11 → 262 ms
	3	ListenCriteria	rw	0	Criteria for packet acceptance in Listen mode: 0 → signal strength is above <i>RssiThreshold</i> 1 → signal strength is above <i>RssiThreshold</i> and <i>SyncAddress</i> matched
	2-1	ListenEnd	rw	01	Action taken after acceptance of a packet in Listen mode: $00 \rightarrow chip$ stays in Rx mode. Listen mode stops and must be disabled (see section 4.3). $01 \rightarrow chip$ stays in Rx mode until <i>PayloadReady</i> or <i>Timeout</i> interrupt occurs. It then goes to the mode defined by <i>Mode</i> . Listen mode stops and must be disabled (see section 4.3). $10 \rightarrow chip$ stays in Rx mode until <i>PayloadReady</i> or <i>Timeout</i> interrupt occurs. Listen mode then resumes in Idle state. FIFO content is lost at next Rx wakeup. $11 \rightarrow Reserved$
	0	-	r	0	unused
RegListen2 (0x0E)	7-0	ListenCoefIdle	rw	0xf5	Duration of the Idle phase in Listen mode. $t_{ListenIdle} = ListenCoefIdle \cdot ListenResolIdle$
RegListen3 (0x0F)	7-0	ListenCoefRx	rw	0x20	Duration of the Rx phase in Listen mode (startup time included, see section 4.2.3) $t_{ListenRx} = ListenCoefRx \cdot ListenResolRx$
RegVersion (0x10)	7-0	Version	r	0x23	Version code of the chip. Bits 7-4 give the full revision number; bits 3-0 give the metal mask revision number.

# DATASHEET



# 6.3. Transmitter Registers

### Table 24Transmitter Registers

Name (Address)	Bits	Variable Name	Mode	Default Value	Description
RegPaLevel	7	Pa0On *	rw	1	Enables PA0, connected to RFIO and LNA
(0x11)	6	Pa1On *	rw	0	Enables PA1, on PA_BOOST pin
	5	Pa2On *	rw	0	Enables PA2, on PA_BOOST pin
	4-0	OutputPower	rw	11111	Output power setting, with 1 dB steps Pout = -18 + <i>OutputPower</i> [dBm], with PA0 or PA1 Pout = -14 + <i>OutputPower</i> [dBm], with PA1 and PA2 (limited to the 16 upper values of <i>OutputPower</i> )
RegPaRamp	7-4	-	r	0000	unused
(0x12)	3-0	PaRamp	rw	1001	Rise/Fall time of ramp up/down in FSK $0000 \rightarrow 3.4 \text{ ms}$ $0001 \rightarrow 2 \text{ ms}$ $0010 \rightarrow 1 \text{ ms}$ $0011 \rightarrow 500 \text{ us}$ $0100 \rightarrow 250 \text{ us}$ $0101 \rightarrow 125 \text{ us}$ $0111 \rightarrow 62 \text{ us}$ $1000 \rightarrow 50 \text{ us}$ $1001 \rightarrow 40 \text{ us}$ $1011 \rightarrow 25 \text{ us}$ $1011 \rightarrow 25 \text{ us}$ $1101 \rightarrow 20 \text{ us}$ $1101 \rightarrow 15 \text{ us}$ $1110 \rightarrow 12 \text{ us}$ $1111 \rightarrow 10 \text{ us}$
RegOcp	7-5	-	r	000	unused
(0x13)	4	OcpOn	rw	1	Enables overload current protection (OCP) for the PA: 0 → OCP disabled 1 → OCP enabled
	3-0	OcpTrim	rw	1010	Trimming of OCP current: $Imax = 45 + 5 \times OcpTrim(mA)$ 95 mA OCP by default

Note	*Power	Amplifier	truth	table	is availa	able in	Table	10.
------	--------	-----------	-------	-------	-----------	---------	-------	-----



Bits

7-0

7-0

7-0

7-0

7

6

5-3

2-0

LnaZin

LnaCurrentGain

LnaGainSelect

6.4. Receiver Registers Table 25 Receiver Registers

Name

(Address)

Reserved14 (0x14)

Reserved15 (0x15)

Reserved16 (0x16)

Reserved17 (0x17)

RegLna

(0x18)

# **WIRELESS & SENSING PRODUCTS**

Variable Name

Rev. 7 - June 2013

	2-0			000	$000 \rightarrow$ gain set by the internal AGC loop $001 \rightarrow G1$ = highest gain $010 \rightarrow G2$ = highest gain – 6 dB $011 \rightarrow G3$ = highest gain – 12 dB $100 \rightarrow G4$ = highest gain – 24 dB $101 \rightarrow G5$ = highest gain – 36 dB $110 \rightarrow G6$ = highest gain – 48 dB $111 \rightarrow$ reserved
RegRxBw (0x19)	7-5	DccFreq	rw	010 *	Cut-off frequency of the DC offset canceller (DCC): $fc = \frac{4 \times RxBw}{2\pi \times 2^{DccFreq+2}}$ ~4% of the RxBw by default
	4-3	RxBwMant	rw	10 *	Channel filter bandwidth control: $00 \rightarrow RxBwMant = 16$ $10 \rightarrow RxBwMant = 24$ $01 \rightarrow RxBwMant = 20$ $11 \rightarrow reserved$
	2-0	RxBwExp	rw	101 *	Channel filter bandwidth control: FSK Mode: $RxBw = \frac{FXOSC}{RxBwMant \times 2^{RxBwExp+2}}$
					OOK Mode: $RxBw = \frac{FXOSC}{RxBwMant \times 2^{RxBwExp+3}}$ See Table 13 for tabulated values
RegAfcBw	7-5	DccFreqAfc	rw	100	DccFreq parameter used during the AFC
(0x1A)	4-3	RxBwMantAfc	rw	01	RxBwMant parameter used during the AFC
	2-0	RxBwExpAfc	rw	011 *	RxBwExp parameter used during the AFC

Default

Value

0x40

0xB0

0x7B

0x9B

1 \*

0

001

000

Description

unused

unused

unused

unused

unused

 $0 \rightarrow 50 \text{ ohms}$ 

 $1 \rightarrow 200 \text{ ohms}$ 

LNA gain setting:

LNA's input impedance

Current LNA gain, set either manually, or by the AGC

Mode

r

r

r

r

rw

r

r

rw



RegOokPeak	7-6	OokThreshType	rw	01	Selects type of threshold in the OOK data slicer:
(0x1B)					$00 \rightarrow \text{fixed}$ $10 \rightarrow \text{average}$ $01 \rightarrow \text{peak}$ $11 \rightarrow \text{reserved}$
	5-3	OokPeakTheshStep	rw	000	Size of each decrement of the RSSI threshold in the OOK
					demodulator:
					000 → 0.5 dB 001 → 1.0 dB
					$010 \rightarrow 1.5 \text{ dB}$ $011 \rightarrow 2.0 \text{ dB}$
					$100 \rightarrow 3.0 \text{ dB}$ $101 \rightarrow 4.0 \text{ dB}$
					$110 \rightarrow 5.0 \text{ dB}$ $111 \rightarrow 6.0 \text{ dB}$
	2-0	OokPeakThreshDec	rw	000	Period of decrement of the RSSI threshold in the OOK
					demodulator: $000 \rightarrow$ once per chip $001 \rightarrow$ once every 2 chips
					$010 \rightarrow \text{once every 4 chips}$ $011 \rightarrow \text{once every 8 chips}$
					$100 \rightarrow \text{twice in each chip}$ $101 \rightarrow 4 \text{ times in each chip}$
					$110 \rightarrow 8$ times in each chip $111 \rightarrow 16$ times in each chip
RegOokAvg	7-6	OokAverageThreshFilt	rw	10	Filter coefficients in average mode of the OOK
(0x1C)					demodulator:
<b>、</b> ,					$00 \rightarrow f_{C} \approx \text{chip rate } / 32.\pi$ $01 \rightarrow f_{C} \approx \text{chip rate } / 8.\pi$
					$10 \rightarrow f_C \approx \text{chip rate } / 4.\pi$ $11 \rightarrow f_C \approx \text{chip rate } / 2.\pi$
	5-0	-	r	000000	unused
RegOokFix	7-0	OokFixedThresh	rw	0110	Fixed threshold value (in dB) in the OOK demodulator.
(0x1D)				(6dB)	Used when OokThresType = 00
RegAfcFei	7	-	r	0	unused
(0x1E)	6	FeiDone	r	0	$0 \rightarrow FEI$ is on-going
					$1 \rightarrow FEI$ finished
	5	FeiStart	w	0	Triggers a FEI measurement when set. Always reads 0.
	4	AfcDone	r	1	$0 \rightarrow AFC$ is on-going
				_	$1 \rightarrow AFC$ has finished
	3	AfcAutoclearOn	rw	0	Only valid if <i>AfcAutoOn</i> is set
					$0 \rightarrow$ AFC register is not cleared before a new AFC phase $1 \rightarrow$ AFC register is cleared before a new AFC phase
	2	AfaAutaOn		0	
	2	AfcAutoOn	rw	0	$0 \rightarrow AFC$ is performed each time <i>AfcStart</i> is set 1 $\rightarrow$ AFC is performed each time Rx mode is entered
	1	AfcClear	w	0	Clears the AfcValue if set in Rx mode. Always reads 0
	0	AfcStart	w	0	Triggers an AFC when set. Always reads 0.
Destate	7-0	AfcValue(15:8)	r	0x00	MSB of the AfcValue, 2's complement format
RegAfcMsb (0x1F)	10			0,00	Nob of the Alevalde, 2.5 complement format
	7-0	AfcValue(7:0)	r	0x00	LSB of the AfcValue, 2's complement format
RegAfcLsb (0x20)	7-0		1	0,00	Frequency correction = AfcValue x Fstep
. ,	7-0	FeiValue(15:8)	r	-	MSB of the measured frequency offset, 2's complement
RegFeiMsb (0x21)	7-0	reivalue(15.6)	1	-	mob of the measured frequency offset, 2's complement
. ,	7-0	FeiValue(7:0)	r		LSB of the measured frequency offset, 2's complement
RegFeiLsb	7-0		r	-	Frequency error = FeiValue x Fstep
(0x22)	7-2		r	000000	unused
RegRssiConfig (0x23)	1	RssiDone		1	0 → RSSI is on-going
(0,23)			r		$1 \rightarrow \text{RSSI sampling is finished, result available}$
	0	RssiStart	w	0	Trigger a RSSI measurement when set. Always reads 0.
RegRssiValue	7-0	RssiValue	r	0xFF	Absolute value of the RSSI in dBm, 0.5dB steps.
(0x24)					RSSI = -RssiValue/2 [dBm]





SEMTECH

# 6.5. IRQ and Pin Mapping Registers

5

 Table 26 IRQ and Pin Mapping Registers

Name (Address)	Bits	Variable Name	Mode	Default Value	Description
RegDioMapping1	7-6	Dio0Mapping	rw	00	
(0x25)	5-4	Dio1Mapping	rw	00	Mapping of pins DIO0 to DIO5
	3-2	Dio2Mapping	rw	00	See Table 20 for mapping in Continuous mode
	1-0	Dio3Mapping	rw	00	See Table 21 for mapping in Packet mode
RegDioMapping2	7-6	Dio4Mapping	rw	00	
(0x26)	5-4	Dio5Mapping	rw	00	
	3	-	r	0	unused
	2-0	ClkOut	rw	111 *	Selects CLKOUT frequency: $000 \rightarrow FXOSC$ $001 \rightarrow FXOSC / 2$ $010 \rightarrow FXOSC / 4$ $011 \rightarrow FXOSC / 8$ $100 \rightarrow FXOSC / 16$ $101 \rightarrow FXOSC / 32$ $110 \rightarrow RC$ (automatically enabled) $111 \rightarrow OFF$
RegIrqFlags1 (0x27)	7	ModeReady	r	1	Set when the operation mode requested in <i>Mode</i> , is ready - Sleep: Entering Sleep mode - Standby: XO is running - FS: PLL is locked - Rx: RSSI sampling starts - Tx: PA ramp-up completed Cleared when changing operating mode.
	6	RxReady	r	0	Set in Rx mode, after RSSI, AGC and AFC. Cleared when leaving Rx.
	5	TxReady	r	0	Set in Tx mode, after PA ramp-up. Cleared when leaving Tx.
	4	PIILock	r	0	Set (in FS, Rx or Tx) when the PLL is locked. Cleared when it is not.
	3	Rssi	rwc	0	Set in Rx when the <i>RssiValue</i> exceeds <i>RssiThreshold</i> . Cleared when leaving Rx.
	2	Timeout	r	0	Set when a timeout occurs (see <i>TimeoutRxStart</i> and <i>TimeoutRssiThresh</i> ) Cleared when leaving Rx or FIFO is emptied.
	1	AutoMode	r	0	Set when entering Intermediate mode. Cleared when exiting Intermediate mode. Please note that in Sleep mode a small delay can be observed between <i>AutoMode</i> interrupt and the corresponding enter/exit condition.
	0	SyncAddressMatch	r/rwc	0	Set when Sync and Address (if enabled) are detected. Cleared when leaving Rx or FIFO is emptied. This bit is read only in Packet mode, rwc in Continuous mode



RegIrqFlags2 (0x28)	7	FifoFull	r	0	Set when FIFO is full (i.e. contains 66 bytes), else cleared.
	6	FifoNotEmpty	r	0	Set when FIFO contains at least one byte, else cleared
	5	FifoLevel	r	0	Set when the number of bytes in the FIFO strictly exceeds <i>FifoThreshold</i> , else cleared.
	4	FifoOverrun	rwc	0	Set when FIFO overrun occurs. (except in Sleep mode) Flag(s) and FIFO are cleared when this bit is set. The FIFO then becomes immediately available for the next transmission / reception.
	3	PacketSent	r	0	Set in Tx when the complete packet has been sent. Cleared when exiting Tx.
	2	PayloadReady	r	0	Set in Rx when the payload is ready (i.e. last byte received and CRC, if enabled and <i>CrcAutoClearOff</i> is cleared, is Ok). Cleared when FIFO is empty.
	1	CrcOk	r	0	Set in Rx when the CRC of the payload is Ok. Cleared when FIFO is empty.
	0	LowBat	rwc	-	Set when the battery voltage drops below the Low Battery threshold. Cleared only when set by the user.
RegRssiThresh (0x29)	7-0	RssiThreshold	rw	0xE4 *	RSSI trigger level for <i>Rssi</i> interrupt : - <i>RssiThreshold</i> / 2 [dBm]
RegRxTimeout1 (0x2A)	7-0	TimeoutRxStart	rw	0x00	<i>Timeout</i> interrupt is generated <i>TimeoutRxStart</i> *16*T <sub>bit</sub> after switching to Rx mode if <i>Rssi</i> interrupt doesn't occur (i.e. <i>RssiValue</i> > <i>RssiThreshold</i> ) 0x00: <i>TimeoutRxStart</i> is disabled
RegRxTimeout2 (0x2B)	7-0	TimeoutRssiThresh	rw	0x00	<i>Timeout</i> interrupt is generated <i>TimeoutRssiThresh</i> *16*T <sub>bit</sub> after <i>Rssi</i> interrupt if <i>PayloadReady</i> interrupt doesn't occur. 0x00: <i>TimeoutRssiThresh</i> is disabled





## 6.6. Packet Engine Registers

#### Table 27Packet Engine Registers

Name (Address)	Bits	Variable Name	Mode	Default Value	Description
RegPreambleMsb (0x2c)	7-0	PreambleSize(15:8)	rw	0x00	Size of the preamble to be sent (from <i>TxStartCondition</i> fulfilled). (MSB byte)
RegPreambleLsb (0x2d)	7-0	PreambleSize(7:0)	rw	0x03	Size of the preamble to be sent (from <i>TxStartCondition</i> fulfilled). (LSB byte)
RegSyncConfig (0x2e)	7	SyncOn	rw	1	Enables the Sync word generation and detection: 0 → Off 1 → On
	6	FifoFillCondition	rw	0	FIFO filling condition: $0 \rightarrow$ if SyncAddress interrupt occurs $1 \rightarrow$ as long as FifoFillCondition is set
	5-3	SyncSize	rw	011	Size of the Sync word: (S <i>yncSize</i> + 1) bytes
	2-0	SyncTol	rw	000	Number of tolerated bit errors in Sync word
RegSyncValue1 (0x2f)	7-0	SyncValue(63:56)	rw	0x01 *	1 <sup>st</sup> byte of Sync word. (MSB byte) Used if <i>SyncOn</i> is set.
RegSyncValue2 (0x30)	7-0	SyncValue(55:48)	rw	0x01 *	2 <sup>nd</sup> byte of Sync word Used if <i>SyncOn</i> is set and <i>(SyncSize +1)</i> >= 2.
RegSyncValue3 (0x31)	7-0	SyncValue(47:40)	rw	0x01 *	3 <sup>rd</sup> byte of Sync word. Used if <i>SyncOn</i> is set and <i>(SyncSize +1)</i> >= 3.
RegSyncValue4 (0x32)	7-0	SyncValue(39:32)	rw	0x01 *	4 <sup>th</sup> byte of Sync word. Used if <i>SyncOn</i> is set and <i>(SyncSize +1)</i> >= 4.
RegSyncValue5 (0x33)	7-0	SyncValue(31:24)	rw	0x01 *	5 <sup>th</sup> byte of Sync word. Used if <i>SyncOn</i> is set and <i>(SyncSize</i> +1) >= 5.
RegSyncValue6 (0x34)	7-0	SyncValue(23:16)	rw	0x01 *	6 <sup>th</sup> byte of Sync word. Used if <i>SyncOn</i> is set and <i>(SyncSize</i> +1 <i>)</i> >= 6.
RegSyncValue7 (0x35)	7-0	SyncValue(15:8)	rw	0x01 *	7 <sup>th</sup> byte of Sync word. Used if <i>SyncOn</i> is set and <i>(SyncSize</i> +1) >= 7.
RegSyncValue8 (0x36)	7-0	SyncValue(7:0)	rw	0x01 *	8 <sup>th</sup> byte of Sync word. Used if <i>SyncOn</i> is set and <i>(SyncSize</i> +1) = 8.



Re (0

R(0) R(0) R(0) R(0) R(0)

## WIRELESS & SENSING PRODUCTS

RegPacketConfig1 0x37)	7	PacketFormat	rw	0	Defines the packet format used: 0 → Fixed length 1 → Variable length
	6-5	DcFree	rw	00	Defines DC-free encoding/decoding performed: 00 → None (Off) 01 → Manchester 10 → Whitening 11 → reserved
	4	CrcOn	rw	1	Enables CRC calculation/check (Tx/Rx): $0 \rightarrow Off$ $1 \rightarrow On$
	3	CrcAutoClearOff	rw	0	<ul> <li>Defines the behavior of the packet handler when CRC check fails:</li> <li>0 → Clear FIFO and restart new packet reception. No <i>PayloadReady</i> interrupt issued.</li> <li>1 → Do not clear FIFO. <i>PayloadReady</i> interrupt issued.</li> </ul>
	2-1	AddressFiltering	rw	00	Defines address based filtering in Rx: 00 → None (Off) 01 → Address field must match <i>NodeAddress</i> 10 → Address field must match <i>NodeAddress</i> or <i>BroadcastAddress</i> 11 → reserved
	0	-	rw	0	unused
RegPayloadLength 0x38)	7-0	PayloadLength	rw	0x40	If PacketFormat = 0 (fixed), payload length. If PacketFormat = 1 (variable), max length in Rx, not used in Tx.
RegNodeAdrs 0x39)	7-0	NodeAddress	rw	0x00	Node address used in address filtering.
RegBroadcastAdrs 0x3A)	7-0	BroadcastAddress	rw	0x00	Broadcast address used in address filtering.
RegAutoModes 0x3B)	7-5	EnterCondition	rw	000	Interrupt condition for entering the intermediate mode: $000 \rightarrow \text{None} (\text{AutoModes Off})$ $001 \rightarrow \text{Rising edge of FifoNotEmpty}$ $010 \rightarrow \text{Rising edge of FifoLevel}$ $011 \rightarrow \text{Rising edge of CrcOk}$ $100 \rightarrow \text{Rising edge of PayloadReady}$ $101 \rightarrow \text{Rising edge of SyncAddress}$ $110 \rightarrow \text{Rising edge of PacketSent}$ $111 \rightarrow \text{Falling edge of FifoNotEmpty}$ (i.e. FIFO empty)
	4-2	ExitCondition	rw	000	Interrupt condition for exiting the intermediate mode: 000 → None (AutoModes Off) 001 → Falling edge of <i>FifoNotEmpty</i> (i.e. FIFO empty) 010 → Rising edge of <i>FifoLevel</i> or <i>Timeout</i> 011 → Rising edge of <i>CrcOk</i> or <i>Timeout</i> 100 → Rising edge of <i>PayloadReady</i> or <i>Timeout</i> 101 → Rising edge of <i>SyncAddress</i> or <i>Timeout</i> 110 → Rising edge of <i>PacketSent</i> 111 → Rising edge of <i>Timeout</i>
	1-0	IntermediateMode	rw	00	Intermediate mode: $00 \rightarrow$ Sleep mode (SLEEP) $01 \rightarrow$ Standby mode (STDBY) $10 \rightarrow$ Receiver mode (RX) $11 \rightarrow$ Transmitter mode (TX)

11  $\rightarrow$  Transmitter mode (TX)



RegFifoThresh	7	TxStartCondition	rw	1	Defines the condition to start packet transmission :
(0x3C)				*	$0 \rightarrow FifoLevel$ (i.e. the number of bytes in the FIFO
					exceeds FifoThreshold)
	6-0	FifoThreshold		0001111	$1 \rightarrow FifoNotEmpty$ (i.e. at least one byte in the FIFO)
			rw		Used to trigger <i>FifoLevel</i> interrupt.
RegPacketConfig2 (0x3D)	7-4	InterPacketRxDelay	rw	0000	After <i>PayloadReady</i> occurred, defines the delay between FIFO empty and the start of a new RSSI phase for next packet. Must match the transmitter's PA ramp-down time. - Tdelay = 0 if <i>InterpacketRxDelay</i> >= 12 - Tdelay = (2 <sup>InterpacketRxDelay</sup> ) / <i>BitRate</i> otherwise
	3	-	rw	0	unused
	2	RestartRx	w	0	Forces the Receiver in WAIT mode, in Continuous Rx
					mode. Always reads 0.
	1	AutoRxRestartOn	rw	1	Enables automatic Rx restart (RSSI phase) after PayloadReady occurred and packet has been completely read from FIFO: $0 \rightarrow Off. RestartRx$ can be used. $1 \rightarrow On. Rx$ automatically restarted after InterPacketRxDelay.
	0	AesOn	rw	0	Enable the AES encryption/decryption: 0 → Off 1 → On (payload limited to 66 bytes maximum)
RegAesKey1 (0x3E)	7-0	AesKey(127:120)	w	0x00	1 <sup>st</sup> byte of cipher key (MSB byte)
RegAesKey2 (0x3F)	7-0	AesKey(119:112)	w	0x00	2 <sup>nd</sup> byte of cipher key
RegAesKey3 (0x40)	7-0	AesKey(111:104)	w	0x00	3 <sup>rd</sup> byte of cipher key
RegAesKey4 (0x41)	7-0	AesKey(103:96)	w	0x00	4 <sup>th</sup> byte of cipher key
RegAesKey5 (0x42)	7-0	AesKey(95:88)	W	0x00	5 <sup>th</sup> byte of cipher key
RegAesKey6 (0x43)	7-0	AesKey(87:80)	w	0x00	6 <sup>th</sup> byte of cipher key
RegAesKey7 (0x44)	7-0	AesKey(79:72)	w	0x00	7 <sup>th</sup> byte of cipher key
RegAesKey8 (0x45)	7-0	AesKey(71:64)	w	0x00	8 <sup>th</sup> byte of cipher key
RegAesKey9 (0x46)	7-0	AesKey(63:56)	w	0x00	9 <sup>th</sup> byte of cipher key
RegAesKey10 (0x47)	7-0	AesKey(55:48)	w	0x00	10 <sup>th</sup> byte of cipher key
RegAesKey11 (0x48)	7-0	AesKey(47:40)	w	0x00	11 <sup>th</sup> byte of cipher key
RegAesKey12 (0x49)	7-0	AesKey(39:32)	w	0x00	12 <sup>th</sup> byte of cipher key
RegAesKey13 (0x4A)	7-0	AesKey(31:24)	w	0x00	13 <sup>th</sup> byte of cipher key





SX1231

DATASHEET		
	NATAGL	
	DAIASE	

RegAesKey14 (0x4B)	7-0	AesKey(23:16)	W	0x00	14 <sup>th</sup> byte of cipher key
RegAesKey15 (0x4C)	7-0	AesKey(15:8)	w	0x00	15 <sup>th</sup> byte of cipher key
RegAesKey16 (0x4D)	7-0	AesKey(7:0)	W	0x00	16 <sup>th</sup> byte of cipher key (LSB byte)

#### 6.7. Temperature Sensor Registers

Table 28Temperature Sensor Registers

Name (Address)	Bits	Variable Name	Mode	Default Value	Description
RegTemp1	7-4	-	r	0000	unused
(0x4E)	3	TempMeasStart	w	0	Triggers the temperature measurement when set. Always reads 0.
	2	TempMeasRunning	r	0	Set to 1 while the temperature measurement is running. Toggles back to 0 when the measurement has completed. The receiver can not be used while measuring temperature
	1-0	-	r	01	unused
RegTemp2 (0x4F)	7-0	TempValue	r	-	Measured temperature -1°C per Lsb Needs calibration for accuracy

#### 6.8. Test Registers

Table 29 Test Registers

Name (Address)	Bits	Variable Name	Mode	Default Value	Description
RegTestLna (0x58)	7-0	SensitivityBoost	rw	0x1B	High sensitivity or normal sensitivity mode: 0x1B → Normal mode 0x2D → High sensitivity mode
RegTestTcxo	7-5	reserved	rw	0x00	reserved
(0x59)	4	TcxoInputOn	rw	0x00	Controls the crystal oscillator 0 → Crystal Oscillator with external Crystal 1 → External clipped sine TCXO ac coupled to XTA pin
	3-0	reserved	rw	0x09	reserved
RegTestPIIBW (0x5F)	3-2	PIIBW	rw	0x02	PLL 3dB BW setting 0x00 →75kHz 0x01 →150kHz 0x10 →300kHz 0x11 →600kHz
RegTestDagc (0x6F)	7-0	ContinuousDagc	rw	0x30 *	Fading Margin Improvement, refer to 3.5.4 0x00 → Normal mode 0x20 → Improved margin, use if <i>AfcLowBetaOn=1</i> 0x30 → Improved margin, use if <i>AfcLowBetaOn=0</i>
RegTestAfc (0x71)	7-0	LowBetaAfcOffset	rw	0x00	AFC offset set for low modulation index systems, used if <i>AfcLowBetaOn=1</i> . <i>Offset = LowBetaAfcOffset x 488 Hz</i>



## 7. Application Information

#### 7.1. Crystal Resonator Specification

Table 30 shows the crystal resonator specification for the crystal reference oscillator circuit of the SX1231. This specification covers the full range of operation of the SX1231 and is employed in the reference design.

#### Table 30 Crystal Specification

Symbol	Description	Conditions	Min	Тур	Мах	Unit
FXOSC	XTAL Frequency		26	-	32	MHz
RS	XTAL Serial Resistance		-	30	140	ohms
C0	XTAL Shunt Capacitance		-	2.8	7	pF
CLOAD	External Foot Capacitance	On each pin XTA and XTB	8	16	22	pF

Notes - the initial frequency tolerance, temperature stability and ageing performance should be chosen in accordance with the target operating temperature range and the receiver bandwidth selected.

- the loading capacitance should be applied externally, and adapted to the actual Cload specification of the XTAL.

- A minimum XTAL frequency of 28 MHz is required to cover the 863-870 MHz band, 29 MHz for the 902-928 MHz band

#### 7.2. Reset of the Chip

A power-on reset of the SX1231 is triggered at power up. Additionally, a manual reset can be issued by controlling pin 6.

#### 7.2.1. POR

If the application requires the disconnection of VDD from the SX1231, despite of the extremely low Sleep Mode current, the user should wait for 10 ms from of the end of the POR cycle before commencing communications over the SPI bus. Pin 6 (Reset) should be left floating during the POR sequence.




Figure 39. POR Timing Diagram

Please note that any CLKOUT activity can also be used to detect that the chip is ready.

7.3. Reference Design Please contact your Semtech representative for evaluation tools, reference designs and design assistance. Note that all schematics shown in this section are full schematics, listing ALL required components, including decoupling capacitors.

C L2 GND LI C3

#### 7.2.2. Manual Reset

Note

A manual reset of the SX1231 is possible even for applications in which VDD cannot be physically disconnected. Pin 6 should be pulled high for a hundred microseconds, and then released. The user should then wait for 5 ms before using the chip.

VDD Wait for Chip is ready from > 100 us 5 ms this point on Pin 6 High-Z High-Z (input)

Figure 40. Manual Reset Timing Diagram

whilst pin 6 is driven high, an over current consumption of up to ten milliamps can be seen on VDD.





Figure 41. +13dBm Schematic



#### Table 31 +13dBm BOM

Designator	315 MHz	433 MHz	868 MHz	915 MHz	Туре
C8, C9, C10, C13		100	) nF	-	X7R
C1		10	nF		X7R
C11, C12		15	pF		COG
L1	1.5 nH	10 nH	4.7 nH	3.9 nH	
L2	33 nH	33 nH	33 nH	33 nH	Wirewound air core
L3	22 nH	12 nH	6.8 nH	6.8 nH	
L4	18 nH	10 nH	6.8 nH	6.8 nH	or multilayer*
C2	15 pF	15 pF	5.6 pF	4.7 pF	
C3	33 pF	22 pF	47 pF	8.2 pF	
C4	-	2.7 pF	-	-	
C5	15 pF	15 pF	8.2 pF	6.8 pF	COG
C6	-	-	_	-	
C7	12 pF	8.2 pF	6.8 pF	5.6 pF	



*Figure 42.* +17dBm Schematic

#### Table 32 +17dBm BOM

Designator	315 MHz	433 MHz	868 MHz	915 MHz	Туре
C8, C9, C10, C13		100	) nF		X7R
C1		10	nF		X7R
C11, C12		15	pF		COG
L1	1.5 nH	1.5 nH	2.2 nH	2.7 nH	
L2	33 nH	22 nH	22 nH	22 nH	Wirewound air core
L3	22 nH	12 nH	5.6 nH	5.6 nH	
L4	33 nH	15 nH	5.6 nH	5.6 nH	or multilayer (1)
L5	39 nH	33 nH	120 nH	120 nH	
C2	22 pF	18 pF	8.2 pF	8.2 pF	
C3	68 pF	33 pF	22 pF	22 pF	
C4	-	2.7 pF	-	-	
C5	22 pF	15 pF	6.8 pF	6.8 pF	
C6	-	-	-	-	COG
C7	12 pF	8.2 pF	3.3 pF	3.3 pF	
C14	-	-	5.6 pF	5.6 pF	
C15	12 pF	12 pF	6.8 nH	5.6 nH	
			(2)	(2)	

Notes - Complete details on selected components are available in the reference design package, down-loadable from the Semtech website

- (1) Inductor values may change when using multilayer type components

- (2) An additional DC-cut capacitor (typ. 47pF) might be required with this matching topology and certain RF switches

SX1231

# 8. Packaging Information


EMTECH

**WIRELESS & SENSING PRODUCTS** 

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES). 2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

## 8.1. QFN 24 Encapsulation

The SX1231 is available in a 24-lead QFN package as show in Figure 43.




4. SQUARE PACKAGE-DIMENSIONS APPLY IN BOTH X AND Y DIRECTIONS.

#### Figure 43. QFN 24 Package Outline Drawing and Land Pattern




#### 8.2. TSSOP 28 Encapsulation

SX1231 is also delivered in a 28-pin TSSOP package as shown in Figure 44.



4. REFERENCE JEDEC STD MO-153, VARIATION AE.



Note TSSOP package leads are NiPdAu plated

#### 8.3. Thermal Impedance

The thermal impedance of this package, calculated from a package in still air, on a 4-layer FR4 PCB, as per the Jedec standard, is:

- Theta ja = 23.8° C/W typ. for the QFN package
- Theta ja = 70° C/W typ. for the TSSOP package




# SX1231

#### DATASHEET


User Direction of Feed


#### 8.4. Tape & Reel Specification



	Carr	ier Tape		Reel					
Tape Width (W)	Pocket Pitch (P)	Ao / Bo	Ко	Reel Size	Reel Width	Min. Trailer Length	Min. Leader Length	QTY per	Unit
12 +/-0.30	8 +/-0.10	5.25 +/-0.20	1.10 +/-0.10	330.2	12.4	400	400	3000	mm







Note Single Sprocket holes



## 9. Chip Revisions

Three distinct chip populations exist and can be identified as follows:

#### Table 33 Chip Identification

Chip Version	Register Value @ address 0x10	Lot Codes (see Figure 3)	Comment
V2a	0x21	W6A114.0B   W6A114.00   W0K976.00	Limited supply
V2b	0x22	W6A114.0A   W0N382.00   W0N386.00 W0P044.00   W0P051.00   W0P578.00 W0S264.00   W0S928.00   W0N382.00 W0S934.00   W0T726.00   W0T724.00 W0V381.00   W0V379.00	Limited supply
V2c	0x23	W0S934.01 and all others	Running production

This document describes the behavior and characteristics of the SX1231 V2c. Minor differences can be observed between the three versions, and they are listed in the following sub sections.

#### 9.1. RC Oscillator Calibration

On the SX1231 V2a, RC calibration at power-up needs to be performed according to the following routine:

This is not required in the version V2b any more, where the calibration is fully automatic.



#### DATASHEET

#### 9.2. Listen Mode

#### 9.2.1. Resolutions

On the SX1231 V2a, the Listen mode resolutions were identical for the Idle phase and the Rx phase. They are now independently configurable, adding flexibility in the setup of the Listen mode.

		riguie II.		mouo	
RegListen1 (0x0D)	7-6	ListenResolldle	rw		Resolution of Listen mode Idle time (calibrated RC osc): 00 → reserved 01 → 64 us 10 → 4.1 ms 11 → 262 ms
	5-4	ListenResolRx	rw		Resolution of Listen mode Rx time (calibrated RC osc): 00 → reserved 01 → 64 us 10 → 4.1 ms 11 → 262 ms

Figure 47. Listen Mode Resolutions, V2a

Figure 48. Listen Mode Resolution, V2b

#### 9.2.2. Exiting Listen Mode

In the SX1231 V2a, the following procedure was requested to exit Listen mode:

For all three *ListenEnd* settings (i.e. even for 00 and 01) disabling Listen mode can be done anytime by writing all together in a single SPI write command (same register):

- ListenOn to 0
- ListenAbort to 1

Mode to the wanted operation mode

Figure 49. Exiting Listen Mode in SX1231 V2a

Listen mode can simply be exited on the SX1231 V2b by resetting bit *ListenOn* to 0 in *RegListen*.

#### 9.3. OOK Floor Threshold Default Setting

The following default value modification was required on the V2a silicon:

Name (Address)	Bits	Variable Name	Mode	Default Value	Description
RegTestOok (0x6E)	7-0	OokDeltaThreshold	rw	0x0C *	Tweaks the OOK Peak Threshold

Figure 50. RegTestOok Description

It is not required to modify this register any more on the SX1231 V2b.



#### DATASHEET

#### 9.4. OCP Block

The Over Current Protection block is enabled at Reset state with 95mA of current limit on the V2b silicon. It is disabled at Reset state with 100mA of current limit on silicon V2a.

#### 9.5. AFC Control

The following differences are observed between silicon revisions V2a and V2b:

#### 9.5.1. AfcAutoClearOn

On the SX1231 V2a, it is required to manually clear *AfcValue* in *RegAfcFei*, when the device is in Rx mode. AfcAutoClear function is fully functional on the silicon version V2b.

#### 9.5.2. AfcLowBetaOn and LowBetaAfcOffset

Those two bits enable a functionality that was not available on the silicon version V2a.

#### 9.6. ContinuousDagc

This register enables a functionality that is only available in the silicon version V2c.



## 10. Revision History

#### Table 34 Revision History

Revision	Date	Comment		
1	Oct 2009	First FINAL datasheet version		
2	Nov 2009	Clarification and adjustment on the specification Corrections throughout the document Improve AGC setting description, Temp sensor description		
3	April 2010	Update DIOx mapping tables Simplify and clarify the description of the AGC Add temperature sensor's approximate measurement time Optimize suggested frequency hopping sequences, section 4.2.5 Modify Listen mode resolution description List in Section 9 the differences between chip versions V2a and V2b Describe handling method for Packets larger than the FIFO size Document AFC for low modulation index, timing diagrams, adjust Tana Correct OCP default configuration Document <i>RegTestAfc</i> at address 0x71 Add section describing setup for low modulation index systems Add application schematics		
4	Nov 2010	Adjust Thermal Impedance value Add description for the Continuous-time DAGC Update Section 9 to reflect improvements of the chip V2c		
5	Sept 2011	Insert TSSOP package information Improve PA dynamic Range description in section 3.4.6 Add RSSI linearity curve Correction of DAGC setting when AfcLowBetaOn=1 Improve startup times description on section 4.2.3 State all Blocking and AM Rejection figures in dB Provide table with Dcc cutoff frequencies Add note on the behavior of PLL Lock indicator for wideband modulations Add Bill Of Material information		
6	Sept 2012	Band extension down to 424 MHz Clarification of RssiStart and RssiDone status when DAGC enabled, section 3.5.9 Clarification of packet handling procedure in RX mode for large packets, section 5.5.6 Add <i>RegTestTcxo</i> register description at address 0x59 BOM modification, section 7.3		
7	March 2013	Improve and update section 3.5.13 Bit Synchronizer description PLL Bandwidth register description		



#### © Semtech 2013

All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. Semtech assumes no responsibility or liability whatsoever for any failure or unexpected operation resulting from misuse, neglect improper installation, repair or improper handling or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified range.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

#### Contact information

Semtech Corporation Wireless & Sensing Products Division 200 Flynn Road, Camarillo, CA 93012 Phone: (805) 498-2111 Fax: (805) 498-3804 E-mail: sales@semtech.com support\_rf@semtech.com Internet: http://www.semtech.com

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Semtech: <u>SX1231ITSTRT</u> <u>SX1231IMLTRT</u>