


I<sup>2</sup>C control with interrupt output

# Low-Power, High-Performance Audio DAC with Class H Headphone Drivers

<ul> <li>System Features</li> <li>Stereo headphone (HP) output with 114-dB dynamic range <ul> <li>Class H HP amplifier with four-level automatic or manual supply adjust</li> <li>-98-dB THD+N into 30 Ω with 10-mW output power</li> <li>2 x 35 mW output power into 30 Ω with 0.018% THD+N</li> </ul> </li> <li>Load detection <ul> <li>Headphone load detection of 15 or 30 Ω</li> <li>Line-level load (3 kΩ) with capacitance detection</li> </ul> </li> <li>Headphone insertion/removal detection with WAKE</li> <li>Audio serial port (ASP) <ul> <li>I<sup>2</sup>S (two channels) or TDM (up to four channels)</li> <li>Slave or Hybrid-Master Mode (bit-clock slave and LRCK/FSYNC derived from bit clock)</li> </ul> </li> </ul>	<ul> <li>Integrated fractional-N PLL         <ul> <li>Increases system-clock flexibility for audio processing</li> <li>Reference clock sourced from I<sup>2</sup>S/TDM bit clock</li> </ul> </li> <li>Bypassable SRCs for maximum flexibility</li> <li>Attenuation, mute, and volume controls for each output</li> <li>Integrated power management         <ul> <li>Digital core operates from either an external 1.2-V supply or LDO from a 1.8-V supply.</li> <li>Step-down charge pump improves HP efficiency</li> <li>Independent peripheral power-down controls</li> <li>Standby operation from VP with all other supplies powered off</li> <li>VP monitor to detect and report brownout conditions</li> <li>Low-impedance switching suppresses ground-noise</li> </ul> </li> </ul>
LRCK/FSÝNC derived from biť clock) — Supports up to 32-bit audio — Sample rate support for 8 to 192 kHz	<ul> <li>Ultrabooks, tablets, and smartphones</li> </ul>
	Digital headsets

· Digital headsets







## **General Description**

The CS43L36 is a low-power, high dynamic-range, stereo audio DAC with integrated I<sup>2</sup>S/I<sup>2</sup>C/TDM interfaces designed for portable applications. The CS43L36 features support for up to 32-bit audio inputs and includes bypassable SRCs.

The bypassable fractional-N PLL sourced from the ASP SCLK allows for maximum flexibility in any system.

There is independent attenuation on each input along with volume adjustment and mute control.

The CS43L36 is available in 49-ball WLCSP package and a 40-pin QFN package, both supporting an extended commercial operational temperature range of –40°C to +85°C.



## **Table of Contents**

1	Pin Assignments and Descriptions	. 4
	1.1 WLCSP Pin Out (Through-Package View)         1.2 QFN Pin Out (Through-Package View)         1.3 Dip Descriptions	. 4
	1.2 QFN Pin Out (Through-Package View)	. 5
	1.3 Pin Descriptions         1.4 Electrostatic Discharge (ESD) Protection Circuitry	. 5
_	1.4 Electrostatic Discharge (ESD) Protection Circuitry	. (
2	Typical Connections           2.1 Electromagnetic Compatibility (EMC) Circuitry	10
~	2.1 Electromagnetic Compatibility (EMC) Circuitry	11
3	Characteristics and Specifications	
	Table 3-1. Parameter Definitions           Table 3-2. Recommended Operating Conditions	.12
	Table 3-2. Recommended Operating Conditions	.12
	Table 3-3.         Absolute Maximum Ratings           Table 3-4.         Combined DAC Digital, On-Chip Analog, and HPOUTx	. 12
	Filter Characteristics	13
	Filter Characteristics	13
	Table 3-6. SDIN to HPOUTx with SRC-Enabled Datapath	. 10
	Characteristics	.13
	Table 3-7 Serial Data In-to-HPOUTx Characteristics	14
	Table 3-8. DC Characteristics         Table 3-9. Power-Supply Rejection Ratio (PSRR) Characteristics	.15
	Table 3-9. Power-Supply Rejection Ratio (PSRR) Characteristics	.15
	Table 3-10 Power Consumption	.16
	Table 3-11. Register Field Settings           Table 3-12. Digital Audio Interface Timing Characteristics	.16
	Table 3-12. Digital Audio Interface Timing Characteristics	.17
	Table 3-13.    I <sup>2</sup> C Slave Port Characteristics	.17
	Table 3-14. Digital Interface Specifications and Characteristics	.19
4	Functional Description	20
	4.1 Digital Volume Control         4.2 Analog Output	21
	4.3 Class H Amplifier	22
	4.3 Class A Ampliller	23
	4.4 Clocking Architecture         4.5 Audio Serial Port (ASP)	20
	4.6 Sample-Rate Converters (SRCs)	10
	4.7 Headset Interface	40 41
	4.7 Headset Interface         4.8 Plug Presence Detect	41
	4.9 Power-Supply Considerations	43
	4.10 Control-Port Operation	45
	4.11 Reset	47
	4.12 Interrupts	47
	4.13 FILT+ Operation	48
5	System Applications	49
	5.1 Power-Up Sequence	49
	5.2 Power-Down Sequence	51
	5.3 Page 0x30 Read Sequence	51
	5.4 PLĽ Clocking	52
~	5.5 VD_FILT/VL ESD Diode	52
6	Register Quick Reference	53
	6.1 Global Registers	53 E4
	6.2 Power-Down and neadset-Detect Registers	54 55
	6.3 Clocking Registers         6.4 Interrupt Registers	55
	6.5 Fractional-N PLL Registers	56
	6.6 HP Load Detect Registers	57
	6.7 Headset Interface Registers	57
	6.8 DAC Registers	58
	6.9 HP Control Registers	
	6.10 Class H Registers	58
	6.11 Mixer Volume Registers	58
	6.12 AudioPort Interface Registers	59
	6.13 SRC Registers	59
	6.14 Serial Port Receive Registers	59
_	6.15 ID Registers	60
7	Register Descriptions	60
	7.1 Global Registers         7.2 Power Down and Headset Detects	60
	7.2 Power Down and Headset Detects	03 65
	7.3 Clocking Registers	
	7.4 Interrupt Registers         7.5 Fractional-N PLL Registers	00 72
	7.6 HP Load-Detect Registers	1 Z 7 A
	7.7 Headset Interface Registers	74
	7.8 DAC Control Registers	76
	7.9 HP Control Register	77
	7.10 Class H Register	
	7.11 Volume Control	
	7.12 AudioPort Interface Registers	78
	7.13 SRC Registers	79

CS43L36
---------

7.14 Serial Port Receive Registers       79         7.15 ID Registers       81	
8 PCB Layout Considerations82	
8.1 Power Supply	
8.2 Grounding	
8.3 QFN Thermal Pad	
9 Plots	
9.1 Digital Filter Response	
10 Package Dimensions	
10.1 WLCSP Package Dimensions	
10.2 QFN Package Dimensions	
11 Thermal Characteristics	
12 Ordering Information	
13 References	
14 Revision History	



#### **Pin Assignments and Descriptions** 1

This section shows pin assignments and describes pin functions.

## 1.1 WLCSP Pin Out (Through-Package View)




Figure 1-1. WLCSP Pin Diagram (Through-Package View)



# 1.2 QFN Pin Out (Through-Package View)




Figure 1-2. QFN Pin Diagram

# 1.3 Pin Descriptions

Pin Name	CSP Pin #	QFN Pin #	Power Supply	I/O	Pin Description	Internal Connection <sup>1</sup>	Driver	Receiver	State at Reset
					Headphone 🍈				
HS3_REF	G4	17	VP	I	Headset Connection Reference. Input to pseudodifferential HP output reference	—	—	—	Input
HS3	G2	20	VP	I	Headset Connections. Input to headset and mic-button detection functions		_	_	Input
HPOUTA HPOUTB	E5 G5	14 15	±VCP_ FILT	0	Headphone Audio Output. Ground-centered audio output.	_	_	_	_
HPSENSA HPSENSB	D5 F5	_	±VCP_ FILT	Ι	Headphone Audio Sense Input. Audio sense input. WLCSP package only	_	_	_	Input
TIP_SENSE	E4	16	VP	Ι	<b>Tip Sense</b> . Output can be set to wake the system. Independently configurable to be debounced on plug and unplug events.	_	Hi-Z	_	_



AD0 AD1 ASP_LRCK/	C3 B2	27							
AD1	C3 B2				Digital I/O				
ASP   RCK/		26	VL	I	<b>I<sup>2</sup>C Address Input.</b> Address pins for I <sup>2</sup> C Instance ID [1:0] input.	_	_	Hysteresis on CMOS input	Input
FSYNC	B5	35	VL	I/O	ASP Left/Right Clock or Frame Sync. Left or right word select, or frame start sync for the ASP interface.	_	CMOS output	Hysteresis on CMOS input	Input
ASP_SCLK	B4	34	VL	I	<b>ASP/ Serial Data Clock.</b> Serial data-shift clock for the ASP interface in I <sup>2</sup> S/TDM Mode. Source clock used for internal master clock generation.	_	_	Hysteresis on CMOS input	Input
ASP_SDIN	A5	36	VL	I/O	ASP Serial Data Input. Serial data input and output in serial data input for the ASP interface in I <sup>2</sup> S/TDM mode.	_	CMOS output	Hysteresis on CMOS input	Input
DIGLDO_PDN	D4	4	VP	I	<b>Digital LDO Power Down.</b> Digital core logic LDO power down.	_	_	Hysteresis on CMOS input	Input
ĪNT	B7	2	VP	0	Interrupt output. Programmable, open-drain, active-low programmable interrupt output.	_	CMOS open-drain output	<u> </u>	Output
RESET	C5	1	VP	I	Reset. Hardware reset.	_		Hysteresis on CMOS input	Input
SCL	A2	29	VL	I	I <sup>2</sup> C Clock. Clock input for the I <sup>2</sup> C interface.	_		Hysteresis on CMOS input	Input
SDA	A1	28	VL	I/O	I <sup>2</sup> C Input/Output. I <sup>2</sup> C input and output.	_	CMOS open-drain output	Hysteresis on CMOS input	Input
VL_SEL	C4	40	VP	I	VL Supply Voltage Select. Select for VL power supply voltage level. Connect to VP for 1.8-V VL supply, connect to GNDD for 1.2-V VL supply	_	<u> </u>	Hysteresis on CMOS input	Input
WAKE	C6	3	VP	0	Wake up. Programmable, open-drain, active-low output. This outputs the state of the Mic S0 or HP wake detect.	_	Hi-Z, CMOS open-drain output		Output
					Charge Pump				
-VCP_FILT	G6	13	VCP/ VP <sup>2</sup>	0	<b>Inverting Charge Pump Filter Connection.</b> Power supply for the inverting charge pump that provides the negative rail for the HP amplifier.	_		_	_
+VCP_FILT	E6	10	VCP/ VP <sup>2</sup>	0	<b>Step Down Charge Pump Filter Connection.</b> Power supply for the step down charge pump that provides the positive rail for the HP amplifier.	_	_	_	_
FLYC	F7	9	VCP/ VP <sup>2</sup>	0	<b>Charge Pump Cap Common Node.</b> Common positive node for the HP amplifiers' step-down and inverting charge pumps' flying capacitors.	_	_	_	_
FLYN	G7	11	VCP/ VP <sup>2</sup>	0	<b>Charge Pump Cap Negative Node.</b> Negative node for the inverting charge pump's flying capacitor.		—	—	_
FLYP	E7	8	VCP/ VP <sup>2</sup>	0	<b>Charge Pump Cap Positive Node.</b> Positive node for HP amps' step-down charge pump's flying capacitor.	_	_		
					Power				
FILT+	C1	24	VA	I	Positive Voltage Reference. Positive reference voltage for internal sampling circuits.	_	_	_	
VA	B1	25	N/A	Ι	<b>Analog Power Supply.</b> Power supply for the internal analog section.				—
VCP	D6	7	N/A	I	<b>Charge Pump Power.</b> Power supply for the internal HP amplifiers charge pump.	_	_	—	_
VD_FILT	A7	39	N/A	I	<b>1.2-V Digital Core Power Supply.</b> Power supply for internal digital logic.	_	_		_
VL	A3	31	N/A	I	<b>I/O Power Supply.</b> Power supply for external interface and internal digital logic.	_	_	_	_

Table 1-1. Pin Descriptions (Cont.)

## DS1081F6



Pin Name	CSP Pin #	QFN Pin #	Power Supply	I/O	Pin Description	Internal Connection <sup>1</sup>	Driver	Receiver	State at Reset
VP	D7	6	N/A	Ι	<b>High Voltage Interface Supply.</b> Power supply for high voltage interface.	_	—	—	—
					Ground 🔘				
GNDA	C2	23	N/A	I	<b>Analog Ground.</b> Ground reference for the internal analog section.	—	—	—	—
GNDL	B3	30	N/A	I	<b>Digital Ground.</b> Ground reference for interface section.	_	—	_	—
GNDHS	G1	21	N/A	I	<b>Headset Ground.</b> Ground reference for the internal analog section.	_	—	_	—
GNDCP	F6	12	N/A	I	<b>Charge Pump Ground.</b> Ground reference for the internal HP amplifiers charge pump.	_	—	_	—
GNDD	B6	38	N/A	Ι	<b>Digital Ground.</b> Ground reference for the internal digital circuits.	_	_	_	_
					Test				
TSTI	C7	5	N/A	Ι	Test input. Connect to GNDD	—	_	_	_
TSTI	D3	32	VL		Test input. Connect to GNDD.	_	—	_	_
TSTI	D1, E1, E2, F1, F2, G3	—	VP	I	Test input. Connect to GNDA.	_	_	_	_
TSTI	D2		VA	I	Test input. Connect to GNDA.	_	—	_	—
TSTO	A4, A6	33,37	VL	0	Test output. No connection	_	—	_	—
TSTO	E3, F3, F4	18,19, 22	VP	0	Test output. No connection	_	—	_	—

Table 1-1. Pin Descriptions (Cont.)

1. There are no internal connections for the CS43L36.


2. The power supply is determined by ADPTPWR setting (see Section 7.10.1). VP is used if ADPTPWR = 001 (VP\_CP Mode) or when necessary for ADPTPWR = 111 (Adapt-to-Signal Mode).

# 1.4 Electrostatic Discharge (ESD) Protection Circuitry



ESD-sensitive device. The CS43L36 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.

Fig. 1-3 provides a composite view of the ESD domains showing the ESD protection paths between each pad and the substrate (GNDA) and the interrelations between some domains. Note that this figure represents the structure for the internal protection devices and that additional protections can be implemented as part of the integration into the board.









Table 1-2 shows the individual ESD domains and lists the pins associated with each domain.

Table	1-2.	ESD	Domains
-------	------	-----	---------

ESD	Signal Name	Тороlоду
Domain VL/	(See * in Topology Figures for Pad) AD0	
GNDA <sup>1</sup>	AD1 ASP_LRCK/FSYNC GNDL SCL SDA TSTO TSTO TSTI ASP_SCLK ASP_SDIN VD_FILT VL	Substrate (GNDA)
VD_FILT/ GNDA	VD_FILT GNDD TSTI	Substrate (GNDA)
VA/ GNDA	FILT+ GNDA TSTI VA	Substrate (GNDA)
VCP/ GNDA	VCP	Substrate (GNDA)




Table 1-2. ESD Domains (Cont.)



1.See Section 5.5 for additional information regarding VD\_FILT andVL.



# 2 Typical Connections



### Figure 2-1. Typical Connection Diagram

#### 1. $R_{P,I}$ and $R_{P,W}$ values can be determined by the INT and WAKE pin specifications in Table 3-14.

- 2. HPSENSA and HPSENSB are supported only on the WLCSP package.
- 3. R<sub>P I2C</sub> values can be determined by the I<sup>2</sup>C pull-up resistance specification in Table 3-13.
- 4. The headphone amplifier's output power and distortion ratings use the nominal capacitances shown. Larger capacitance reduces ripple on the internal amplifier's supplies and, in turn, reduces distortion at high-output power levels. Smaller capacitance may not reduce ripple enough to achieve output power and distortion ratings. Because actual values of typical X7R/X5R ceramic capacitors deviate from nominal values by a percentage specified in the manufacturer's data sheet, capacitors must be selected for minimum output power and maximum distortion required. Higher value capacitors than those shown may be used, however lower value capacitors must not (values can vary from the nominal by ±20%). See Section 2.1.2 for additional details.
- 5. Series resistance in the path of the power supplies must be avoided. Any voltage drop on VCP directly affects the negative charge-pump supply (-VCP\_FILT) and clips the audio output.
- 6. Lowering capacitance below the value shown affects PSRR, THD+N performance, and interchannel isolation and intermodulation.

Notes:



# 2.1 Electromagnetic Compatibility (EMC) Circuitry

The circuit in Fig. 2-2 may be applied to signals not local to the CS43L36 (i.e., that traverse significant distances) for EMC.




Figure 2-2. Optional EMC Circuit

## 2.1.1 Low-Profile Charge-Pump Capacitors

In the typical connection for analog mics (Fig. 2-1), the recommended capacitor values for the charge-pump circuitry are 2.2  $\mu$ F, rated as X7R/X5R or better. The following low-profile versions of these capacitors are suitable for the application:

- Description: 2.2 µF ±20%, 6.3 V, X5R, 0201
- Manufacturer, Part Number: Murata, GRM033R60J225ME47, nominal height = 0.3 mm
- Manufacturer, Part Number: AVX, 02016D225MAT2A, nominal height = 0.33 mm
- **Note:** Although the 0201 capacitors described are suitable, larger capacitors such as 0402 or larger may provide acceptable performance.

## 2.1.2 Ceramic Capacitor Derating

Note 4 in Fig. 2-1 highlights that ceramic capacitor derating factors can significantly affect in-circuit capacitance values and, in turn, CS43L36 performance. Under typical conditions, numerous types and brands of large-value ceramic capacitors in small packages exhibit effective capacitances well below their ±20% tolerance, with some being derated by as much as –50%. These same capacitors, when tested by a multimeter, read much closer to their rated value. A similar derating effect has not been observed with tantalum capacitors.

The derating observed varied with manufacturer and physical size: Larger capacitors performed better, as did ones from Kemet Electronics Corp. and TDK Corp. of any size. This derating effect is described in data sheets and in applications notes from capacitor manufacturers. For instance, as DC and AC voltages are varied from the standard test points (applied DC and AC voltages for standard test points versus PSRR test are 0 and 1  $V_{RMS}$  @ 1 kHz versus 0.9 V and ~1 mV<sub>RMS</sub> @ 20 Hz–20 kHz), it is documented that the capacitances vary significantly.



# 3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

### Table 3-1. Parameter Definitions

Parameter	Definition
	The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. A signal-to-noise ratio measurement over the specified bandwidth made with a –60 dB signal; 60 dB is added to resulting measurement to refer the measurement to full scale. This technique ensures that distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17–1991, and the Electronic Industries Association of Japan, EIAJ CP–307. Dynamic range is expressed in decibel units.
Idle channel noise	The rms value of the signal with no input applied (properly back-terminated analog input, digital zero, or zero modulation input). Measured over the specified bandwidth.
Interchannel isolation	A measure of cross talk between the left and right channel pairs. Interchannel isolation is measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Interchannel isolation is expressed in decibel units.
Load resistance and capacitance	The recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. The load capacitance effectively moves the band-limiting pole of the amp in the output stage. Increasing load capacitance beyond the recommended value can cause the internal op-amp to become unstable.
Offset error	The deviation of the midscale transition (111111 to 000000) from the ideal.
Output offset voltage	The DC offset voltage present at the amplifier's output when its input signal is in a mute state. The offset exists due to CMOS process limitations and is proportional to analog volume settings. When measuring the offset out the headphone amplifier, the headphone amplifier is ON.
Total harmonic distortion + noise (THD+N)	The ratio of the rms sum of distortion and noise spectral components across the specified bandwidth (typically 20 Hz–20 kHz) relative to the rms value of the signal. THD+N is measured at –1 and –20 dBFS for the analog input and at 0 and –20 dB for the analog output, as suggested in AES17–1991 Annex A. THD+N is expressed in decibel units.

### **Table 3-2. Recommended Operating Conditions**

Test conditions: GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground.

	Parameters	Symbol	Minimum	Maximum	Unit
DC power	Charge pump	VCP	1.66	1.94	V
supply	LDO regulator for digital $1$ DIGLDO_PDN = 0 and VL_SEL = 0	VD_FILT	1.10	1.30	V
	Serial interface control port DIGLDO_PDN = 0 and VL_SEL = 0 VL_SEL = 1		1.10 1.66	1.30 1.94	V V
	Analog	VA	1.66	1.94	V
	Battery supply	VP	2.50 <sup>2</sup>	5.25	V
External voltage applied to pin <sup>3,4</sup>	TIP_SENSE pin ±VCP_FILT domain pins <sup>5</sup> VL domain pins VA domain pins VP domain pins	V <sub>VCPF</sub> V <sub>VL</sub> V <sub>VA</sub>	-VCP_FILT -VCP_FILT 0 0 0	VP +VCP_FILT VL VA VP	> > > >
Ambient tempera	ature	T <sub>A</sub>	-40	+85	°C

**Note:** The device is fully functional and meets all parametric specifications in this section if operated within the specified conditions. Functionality and parametric performance is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

1.If DIGLDO\_PDN is deasserted, no external voltage must be applied to VD\_FILT.

2.Although device operation is guaranteed down to 2.5 V, device performance is guaranteed only down to 3.0 V. The following are affected when VP < 3.0 V: charge pump LDO, TIP\_SENSE threshold.

3. The maximum over/undervoltage is limited by the input current.

4. Table 1-1 lists the power supply domain in which each CS43L36 pin resides.

5.±VCP\_FILT is specified in Table 3-8.

#### Table 3-3. Absolute Maximum Ratings

Test conditions: GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground.

	Parameters	Symbol	Minimum	Maximum	Unit
DC power supply	Charge pump, LDO, serial/control, analog (see Section 4.9)	VL, VA, VCP	-0.3	2.33	V
	Digital core	VD_FILT	-0.3	1.55	V
	Battery	VΡ	-0.3	6.3	V
Input current <sup>1</sup>		l <sub>in</sub>	_	±10	mA
Ambient operating tempera	ature (power applied)	T <sub>A</sub>	-50	+115	°C
Storage temperature		T <sub>stg</sub>	-65	+150	°C

**Caution:** Stresses beyond "Absolute Maximum Ratings" levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 3-2, "Recommended Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



1. Any pin except supply pins. Transient currents of up to ±100 mA on analog input pins do not cause SCR latch-up.

#### Table 3-4. Combined DAC Digital, On-Chip Analog, and HPOUTx Filter Characteristics

Test conditions (unless specified otherwise):  $T_A = +25^{\circ}$ C; MCLK = 12 MHz, MCLK\_SRC\_SEL = 0, Fs<sub>INT</sub> = 48 kHz; path is internal routing engine to HPOUTx, analog and digital gains are all set to 0 dB; HPF disabled.

Parameter <sup>1</sup>	Minimum	Typical	Maximum	Unit
Passband –0.05-dB corner		0.48		Fs <sub>INT</sub>
–3.0-dB corner	—	0.50	—	Fs <sub>INT</sub>
Passband ripple (0.417x10 <sup>-3</sup> Fs <sub>INT</sub> to 0.417 Fs <sub>INT</sub> ; normalized to 0.417x10 <sup>-3</sup> Fs <sub>INT</sub> )	-0.04	—	0.063	dB
Stopband attenuation (0.545 Fs <sub>INT</sub> to Fs <sub>INT</sub> )	60	—	—	dB
Total group delay <sup>2</sup>	—	5.35/Fs <sub>INT</sub>	—	S

1. Response scales with FsINT (based on internal MCLK). Specifications are normalized to FsINT and denormalized by multiplying by FsINT.

2. Informational only; group delay cannot be measured for this block by itself. An additional 5.5/Fs<sub>int</sub> group delay may be present through the serial ports and internal audio bus.

#### Table 3-5. DAC High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise) Analog and digital gains are all set to 0 dB; T<sub>A</sub> = +25°C.

Parameter 1	Minimum	Typical	Maximum	Unit
Passband –0.05-dB corner	_	0.180x10 <sup>-3</sup>	_	Fs <sub>INT</sub>
–3.0-dB corner	—	19.5x10 <sup>-6</sup>	—	Fs <sub>INT</sub>
Passband ripple (0.417x10 <sup>-3</sup> Fs <sub>INT</sub> to 0.417 Fs <sub>INT</sub> ; normalized to 0.417 Fs <sub>INT</sub> )	_	—	0.01	dB
Phase deviation @ 0.453x10 <sup>-3</sup> Fs <sub>INT</sub>	_	2.45	_	0
Filter settling time <sup>2</sup>		24.5x10 <sup>3</sup> /Fs <sub>INT</sub>		S

1. Response scales with Fs<sub>INT</sub> (internal sample rate, based on MCLK). Specifications are normalized to Fs<sub>INT</sub> and are denormalized by multiplying by Fs<sub>INT</sub>. 2. Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

#### Table 3-6. SDIN to HPOUTx with SRC-Enabled Datapath Characteristics

Test conditions (unless specified otherwise): LRCK =  $F_{S_{INT}} = F_{S_{EXT}} = 48$  kHz; MCLK = 12 MHz; HPF disabled; passband/stopband levels normalized to 0.417x10<sup>-3</sup>  $F_{S_{EXT}}$ ; entire path characteristics including serial port + SRC + DAC + HPOUT.

Parameters <sup>1</sup>	Minimum	Typical	Maximum	Unit
Passband –0.2-dB corner	—	0.463	—	Fs <sub>EXT</sub>
–3.0-dB corner	—	0.466	—	Fs <sub>EXT</sub>
Passband ripple (0.417x10 <sup>-3</sup> $Fs_{EXT}$ to 0.417 $Fs_{EXT}$ , normalized to 0.417x10 <sup>-3</sup> $Fs_{EXT}$ )	-0.16	—	0.02	dB
Response at 0.5 Fs <sub>EXT</sub>	_	—	-54.9	dB
Stopband rejection from 0.480 Fs <sub>EXT</sub> to 0.524 Fs <sub>EXT</sub>	55	—	—	dB
Stopband rejection from 0.524 Fs <sub>EXT</sub> to 0.545 Fs <sub>EXT</sub>	39	—	—	dB
Stopband rejection from 0.545 Fs <sub>EXT</sub> to 3 Fs <sub>EXT</sub>	60		—	dB
Square wave overshoot	_	—	3.1	dB
Group delay, bark-weighted average	_		34/Fs <sub>EXT</sub>	S
Group delay $Fs_{EXT} \le 48 \text{ kHz}$		(15.8 ± 1.5)/Fs <sub>EXT</sub> + 10.3/Fs <sub>INT</sub>	—	S
Fs <sub>EXT</sub> ≥ 88.2 kHz)	—	$(20.1 \pm 1)/Fs_{EXT} + (11.6 \pm 0.5)/Fs_{INT}$	—	S
SRC disabled group delay <sup>2</sup>	_	(15±1)/Fs	—	S

1.Fs<sub>EXT</sub> is the external sample rate (LRCK/FSYNC frequency). Response scales with Fs<sub>EXT</sub>.

2. This value varies by up to 1 Fs. If SRC is disabled, Fs = Fs<sub>OUT</sub> = Fs<sub>IN</sub>.



#### Table 3-7. Serial Data In-to-HPOUTx Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43L36 connections; input test signal is a 24-bit full-scale 997-Hz sine wave with 1 LSB of triangular PDF dither applied; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V; VL = 1.8 V, VP = 3.6 V; VCP Mode;  $T_A = +25^{\circ}C$ ; measurement bandwidth is 20 Hz–20 kHz; ASP\_LRCK = Fs<sub>INT</sub> = 48-kHz mode; MCLK = 12 MHz, MCLK\_SRC\_SEL = 0; volume = 0 dB; FULL\_SCALE\_VOL = 0 (0dB); HP load: R<sub>L</sub> = 30  $\Omega$ , C<sub>L</sub> = 1 nF (HPOUT LOAD = 0) and R<sub>L</sub> = 3 k $\Omega$ , C<sub>L</sub> = 10 nF (HPOUT LOAD = 1)SRC bypassed.

	Parameter <sup>1</sup>			Minimum	Typical	Maximum	Unit
$R_L = 3 k\Omega$		18–24 bit	A-weighted	108	114	—	dB
VP_CP Mode	(defined in Table 3-1)		unweighted	105	111	—	dB
	THD+N <sup>2</sup> (defined in Table 3-1)       1	18–24 bit	0 dB	_	-90	-84	dB
			–20 dB	—	-83		dB
							dB
		IO DI				-82	dB dB
			-20 dB -60 dB	_	-	-27	dB
	Idle channel noise (A-weighted)			_	2.0	—	μV
	Full-scale output voltage <sup>3</sup>			1.50•VA	1.58•VA	1.66•VA	V <sub>PP</sub>
R <sub>L</sub> = 30 Ω	Dynamic range (defined in Table 3-1) 1	18–24 bit	A-weighted	108	114	—	dB
VP_CP Mode				105	111	—	dB
	THD+N <sup>2</sup> (defined in Table 3-1)			—	-98	—	dB
			Pout = 35 mW				dB
	Full-scale output voltage <sup>3</sup>			1.50•VA		1.66•VA	V <sub>PP</sub>
	Output power <sup>2</sup>				35.0	—	mW
$R_L = 15 \Omega$	Dynamic range (defined in Table 3-1) 1	18–24 bit		102	108	—	dB
VCP Mode			•	99		—	dB
(FULL_SCALE_ VOL = 1 [–6 dB])	THD+N <sup>2</sup> (defined in Table 3-1)		Pout = 17.3 mW	—	-		dB
	Full-scale output voltage <sup>3</sup>			0.71•VA		0.86•VA	V <sub>PP</sub>
	Output power <sup>2</sup>			_	-	—	mW
R <sub>L</sub> = 15 Ω	Dynamic range 1	18–24 bit	A-weighted	102		—	dB
VP_CP Mode				99		—	dB
Other	Interchannel isolation <sup>3</sup> (3 k $\Omega$ )			—		—	dB
characteristics				—		—	dB dB
(Table 3-1 gives parameter	Interchannel isolation 3 (20 O)					_	dB
definitions.)	interchannel isolation 5 (50 22)					_	dВ
,			20 kHz	_	70	_	dB
	Output offset voltage: mute 3,4 (ANA_MUTE	_x = 1, see p. 77	) HPOUTx	_	±0.5	±1.0	mV
	Output offset voltage 3,4		HPOUTx	—	±0.5	±2.5	mV
	Load resistance (R <sub>L</sub> )		Normal operation <sup>3</sup>	15	—	—	Ω
	Load capacitance (C <sub>L</sub> ) <sup>3,5</sup>	noise (A-weighted)         -         2.0         -           put voltage <sup>3</sup> 1.50·VA         1.58·VA         1.66·VA           ge (defined in Table 3-1)         18–24 bit         A-weighted         108         114         -           fined in Table 3-1)         Pout = 10 mW         -         -98         -           Pout = 35 mW         -         -75         -69           put voltage 3         1.50·VA         1.58·VA         1.66·VA           *2         -         35.0         -           ge (defined in Table 3-1)         18–24 bit         A-weighted         102         108         -           ge (defined in Table 3-1)         18–24 bit         A-weighted         102         108         -           ge (defined in Table 3-1)         18–24 bit         A-weighted         102         108         -           ge (defined in Table 3-1)         Pout = 17.3 mW         -         -75         -69           put voltage 3         0.71·VA         0.79·VA         0.86·VA           *2         -         17.3         -           ge (affined in Table 3.1)         Pout = 17.3 mW         -         -         70           isolation <sup>3</sup> (3 kΩ)         217 Hz	nF				
					—		nF
	Turn-on time <sup>6</sup>	SLOV	$I_SIART_EN = 000$	—	—	25	ms

1. One LSB of triangular PDF dither is added to data.

2. Because VCP settings lower than VA reduce the HP amplifier headroom, the specified THD+N performance at full-scale output voltage and power may not be achieved.

3.HP output test configuration. Symbolized component values are specified in the test conditions above.

[	HPOUTx			Test Loa	ad		Measurement
			. =		RL		<ul> <li>Device</li> </ul>
	HSx/HSx_REF	÷		•		-	-

4.Assumes no external impedance on HSx/HSx\_REF. External impedance on HSx/HSx\_REF affects the offset and step deviation. See Section 4.2.1. 5.Amplifier is guaranteed to be stable with either headphone load setting.

6. Turn-on time is measured from when the HP\_PDN = 0 ACK signal is received to when the signal appears on the HP output. In most cases, enabling the SRC increases the turn-on time and may exceed the maximum specified value.



### Table 3-8. DC Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43L36 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VCP = VA = 1.8 V, VP = 3.6 V;  $T_A = +25^{\circ}C$ .

	Parameters		Minimum	Typical	Maximum	Unit
VCP_FILT (No load	VP_CP Mode (ADPTPWR = 001)	+VCP_FILT		2.6		V
connected to HPOUTx.)		-VCP_FILT		-2.6		V
	VCP Mode (ADPTPWR = 010)	+VCP_FILT	_	VCP		V
		-VCP_FILT	—	-VCP		V
	VCP/2 Mode (ADPTPWR = 011)	+VCP_FILT		VCP/2		V
		-VCP_FILT		-VCP/2		V
	VCP/3 Mode (ADPTPWR = 100)	+VCP_FILT		VCP/3		V
		-VCP_FILT		-VCP/3		V
HS3 ground switch resista	-VC VCP/2 Mode (ADPTPWR = 011) +VC -VC VCP/3 Mode (ADPTPWR = 100) +VC -VC 3 ground switch resistance (Typical values have ±25% tolerance.)				_	Ω
Other DC filter	FILT+ voltage		_	VA	_	V
	HP output current limiter on threshold. See Section 4.3.4. 1		80	115	160	mA
	VD_FILT and VL power-on reset threshold (V <sub>POR</sub> )	Up	_	0.777		V
		Down	_	0.628		V
HPOUT pull-down	HPOUT_PULLDOWN = 000			0.9		kΩ
resistance <sup>2,3</sup>	HPOUT_PULL			9.3		kΩ
	HPOUT_PULL	DOWN = 1010	—	5.8	—	kΩ

1. The HP output current limiter threshold spec is valid only while the Class H rails are in VCP Mode.

2. Typical values have ±20% tolerance.


3. Clamp is disabled (HPOUT CLAMP = 1) and channel is powered down (HPOUT PDN = 1).

#### Table 3-9. Power-Supply Rejection Ratio (PSRR) Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43L36 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VA = 1.8 V, VP = 3.6 V;  $T_A = +25^{\circ}C$ .

Parameters <sup>1</sup>		Minimum	Typical	Maximum	Unit
HPOUTx (–6-dB analog gain)	217 Hz	_	75	—	dB
PSRR with 100-mVpp signal AC coupled to VA supply <sup>2</sup>	1 kHz	—	75	—	dB
	20 kHz	—	70	—	dB
HPOUTx (–6-dB analog gain)	217 Hz	_	85	—	dB
PSRR with 100-mVpp signal AC-coupled to VCP supply <sup>2</sup>	1 kHz	—	85	—	dB
	20 kHz	—	65	—	dB
HPOUTx (0-dB analog gain)	217 Hz	_	80	—	dB
PSRR with 100-mVpp signal AC coupled to VP supply	1 kHz	—	80	—	dB
	20 kHz	—	60	—	dB

1.PSRR test configuration: Typical PSRR can vary by approximately 6 dB below the indicated values.



2.No load connected to any analog outputs.



#### Table 3-10. Power Consumption

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43L36 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; performance data taken with VA = VCP = VL = 1.8 V; DIGLDO\_PDN is deasserted; VP = 3.6 V;  $T_A = +25^{\circ}C$ ; ASP\_LRCK = 48-kHz Mode;  $F_{S|NT} = 48$  kHz; SCLK = 12 MHz, MCLK\_SRC\_SEL = 0; volume= 0 dB; FULL\_SCALE\_VOL = 1 (-6 dB) for HPOUTx, TIP\_SENSE\_CTRL = 11, all other fields are set to defaults; no signal on any input; control port inactive; input clock/data are held low when not required; test load is  $R_L = 30 \Omega$  and  $C_L = 1$  nF for HPOUTx; measured values include currents consumed by the DAC and do not include current delivered to external loads unless specified otherwise (e.g., HPOUTx); see Fig. 3-1.

			se Cases	ClassH	Тур	bical Cu	urrent (p	JA)	<b>Total Power</b>
		6	36 04363	Mode	İVA	<b>i<sub>VCP</sub></b>	i <sub>VL</sub>	İVP	(µW)
1	А	Off 1		—	0	0	0	3.1	11.16
2	А	Standby <sup>2,3</sup>		—	0	0	0	20	72.0
3	А	Standby (RCO Mode) 4,5		—	0	0	343	31	729
4	А	Playback	Stereo HPOUT (no signal, HPOUT_LOAD = 0)	VCP/3	1413	1204	858	58	6464
	В		Stereo HPOUT (0.1 mW, HPOUT_LOAD = 0)	VCP/3	1441	2336	965	58	8744


1.Off configuration: Clock/data lines held low; RESET = LOW; VA = VL = VCP = 0 V; VP = 3.6 V.

2. Standby configuration: Clock/data lines held low; VA = VL = VCP = 0 V; VP = 3.6 V; M HP WAKE = 0 (unmasked).

3.SCLK\_PRESENT = 1.

4.SCLK\_PRESENT = 0 (RCO clocking).

5. Standby configuration (RCO clocking): Clock/data lines held low; VA = 0 V; VL = 1.8 V, VCP = 0 V, VP = 3.6 V; M\_HP\_WAKE = 0 (unmasked).



**Note:** The current draw on the VA, VCP, and VL power supply pins is derived from the measured voltage drop across a 10- $\Omega$  series resistor between the associated supply source and each voltage supply pin. Given the larger currents that are possible on the VP supply, an ammeter is used for the measurement.

Figure 3-1. Power Consumption Test Configuration

#### Table 3-11. Register Field Settings

				· J · · · · · · · · · · J ·	
				Register Fields and Se	ettings
	lse ises	PDN_ALL	ASP_DAI_PDN	NQd <sup>-</sup> dH	Class H Mode p. 23
1	А				-
2	А	1		_	—
3	А	1	_		—
4	А	0	0	0	VCP/3
	В	0	0	0	VCP/3




### Table 3-12. Digital Audio Interface Timing Characteristics

Test conditions (unless specified otherwise): GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; values are for both VL = 1.2 and 1.8 V; inputs: Logic 0 = GNDL = 0 V, Logic 1 = VL; T<sub>A</sub> = +25°C; C<sub>LOAD</sub> = 30 pF (for VL = 1.2 V) and 60 pF (for VL = 1.8 V); input timings are measured at V<sub>IL</sub> and V<sub>IH</sub> thresholds; output timings are measured at V<sub>OL</sub> and V<sub>OH</sub> thresholds (see Table 3-14); ASP\_TX\_HIZ\_DLY = 00.

	Parameters 1,2,3	Symbol	Minimum	Typical	Maximum	Unit
ASP_S0	CLK frequency <sup>4</sup>	f <sub>SCLK</sub>	0.973 [5]	_	25.81	MHz
SCLK h	igh period <sup>4</sup>	t <sub>HI:SCLK</sub>	18.5	_	—	ns
SCLK lo	w period <sup>4</sup>	t <sub>LO:SCLK</sub>	18.5	_	—	ns
SCLK d	uty cycle <sup>4</sup>	—	45	_	55	%
		—	0.99	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Fs	
		—	45	_	55	%
Mode	FSYNC high period <sup>6</sup>	t <sub>HI:FSYNC</sub>	1/f <sub>SCLK</sub>	_	(n-1)/f <sub>SCLK</sub>	S
			0	_	-	ns
			0	_	17	ns
	SDIN setup time before SCLK latching edge <sup>7</sup>	t <sub>SU:SDI</sub>	10	—	—	ns
	SDIN hold time after SCLK latching edge <sup>7</sup>	t <sub>H:SDI</sub>	5	_	-     25.81     M       -     -     -       -     55       -     1.01       -     55       -     (n-1)/f <sub>SCLK</sub> -     15       -     17       -     -       -     15       -     17       -     -       -     55       -     -       -     55       -     -       -     -       -     -       -     -       -     -       -     -       -     -       -     -       -     -       -     -       -     -       -     -       -     -	ns
Slave	FSYNC/LRCK frame rate	—	0.99		1.01	Fs
Mode	FSYNC/LRCK duty cycle	—	45	_	55	%
Master I Mode F Slave F Mode F	FSYNC/LRCK setup time before SCLK latching edge <sup>7</sup>	t <sub>SU:LRCK</sub>	10	—	—	ns
	FSYNC/LRCK hold time after SCLK latching edge <sup>7</sup>	t <sub>H:LRCK</sub>	5	_	—	ns
	SDIN hold time after SCLK latching edge <sup>7</sup>	t <sub>H:SDI</sub>	5	_	—	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	55	%				

1. Output clock frequencies follow SCLK frequency proportionally. Deviation of the bit-clock source from nominal supported rates is directly imparted to the output clock rate by the same factor (e.g., +100-ppm offset in the frequency of SCLK becomes a +100-ppm offset in MCLK and LRCK).



4.SCLK is mastered from an external device. The external device is expected to maintain SCLK timing specifications.

5. SCLK operation below 2.8224 MHz may result in degraded performance.

6.Maximum LRCK duty cycle is equal to frame length, in SCLK periods, minus 1. Maximum duty cycle occurs when LRCK\_HI is set to 511 SCLK periods and LRCK period is set to 512 SCLK periods.

7. Data is latched on the rising or falling edge of SCLK, as determined by ASP\_SCPOL\_IN\_x and ASP\_FSD (See Section 7.3.6 and Section 7.3.7).

#### Table 3-13. I<sup>2</sup>C Slave Port Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows typical connections; Inputs: GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; min/max performance data taken with VL = 1.66-1.94 V (VL\_SEL = VP) or VL = 1.1-1.3 V (VL\_SEL = GNDD); inputs: Logic 0 = GNDA = 0 V, Logic 1 = VL; T<sub>A</sub> =  $+25^{\circ}$ C; SDA load capacitance equal to maximum value of C<sub>B</sub> = 400 pF; minimum SDA pull-up resistance, R<sub>P(min)</sub>.<sup>1</sup> Table 3-1 describes some parameters in detail. All specifications are valid for the signals at the pins of the CS43L36 with the specified load capacitance.

Parameter <sup>2</sup>		Symbol <sup>3</sup>	Minimum	Maximum	Unit
SCL clock frequency		f <sub>SCL</sub>	—	1000	kHz
Clock low time		t <sub>LOW</sub>	500	—	ns
Clock high time		t <sub>HIGH</sub>	260	—	ns
Start condition hold time (before first clock pulse)		t <sub>HDST</sub>	260	—	ns
Setup time for repeated start		t <sub>SUST</sub>	260	—	ns
Rise time of SCL and SDA	Standard Mode	t <sub>RC</sub>	—	1000	ns
	Fast Mode		—	300	ns
	Fast Mode Plus		—	120	ns




#### Table 3-13. I<sup>2</sup>C Slave Port Characteristics (Cont.)

Test conditions (unless specified otherwise): Fig. 2-1 shows typical connections; Inputs: GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; min/max performance data taken with VL = 1.66-1.94 V (VL\_SEL = VP) or VL = 1.1-1.3 V (VL\_SEL = GNDD); inputs: Logic 0 = GNDA = 0 V, Logic 1 = VL; T<sub>A</sub> =  $+25^{\circ}$ C; SDA load capacitance equal to maximum value of C<sub>B</sub> = 400 pF; minimum SDA pull-up resistance, R<sub>P(min)</sub>.<sup>1</sup> Table 3-1 describes some parameters in detail. All specifications are valid for the signals at the pins of the CS43L36 with the specified load capacitance.

Parameter <sup>2</sup>		Symbol <sup>3</sup>	Minimum	Maximum	Unit
Fall time of SCL and SDA	Standard Mode	t <sub>FC</sub>	_	300	ns
	Fast Mode		—	300	ns
	Fast Mode Plus		_	120	ns
Setup time for stop condition		t <sub>SUSP</sub>	260	—	ns
SDA setup time to SCL rising		t <sub>SUD</sub>	50	—	ns
SDA input hold time from SCL falling <sup>4</sup>		t <sub>HDDI</sub>	0	—	ns
Output data valid (Data/Ack) 5	Standard Mode	t <sub>VDDO</sub>	—	3450	ns
	Fast Mode		—	900	ns
	Fast Mode Plus		—	450	ns
Bus free time between transmissions		t <sub>BUF</sub>	500	—	ns
SDA bus capacitance	Fast Mode Plus	CB	—	550	pF
	Standard Mode, Fast Mode		_	400	pF
SCL/SDA pull-up resistance <sup>1</sup>	VL = 1.2 V	R <sub>P</sub>	200	_	Ω
	VL = 1.8 V		250	—	Ω
Switching time between RCO and PLL or SCLK <sup>6</sup>		_	150	—	μs

 The minimum R<sub>P</sub> value (see Fig. 2-1) is determined by using the maximum VL level, the minimum sink current strength of its respective output, and the maximum low-level output voltage, V<sub>OL</sub>. The maximum R<sub>P</sub> value may be determined by how fast its associated signal must transition (e.g., the lower the R<sub>P</sub> value, the faster the I<sup>2</sup>C bus can operate for a given bus load capacitance). See the I<sup>2</sup>C bus specification referenced in Section 13.
 All timing is relative to thresholds specified in Table 3-14, V<sub>IL</sub> and V<sub>IH</sub> for input signals, and V<sub>OL</sub> and V<sub>OH</sub> for output signals.

3. I<sup>2</sup>C control-port timing



4.Data must be held long enough to bridge the SCL transition time, t<sub>F</sub>.

5. Time from falling edge of SCL until data output is valid.

6. The switch between RCO and either SCLK or PLL occurs upon setting/clearing SCLK\_PRESENT (see p. 64) and sending the I<sup>2</sup>C stop condition. An SCLK\_PRESENT transition (0 to 1 or 1 to 0) starts a switch between RCO and the selected SCLK or PLL. An I<sup>2</sup>C stop condition is sent, after which a wait time of at least 150 μs is required before the next I<sup>2</sup>C transaction can begin using the newly selected clock.



#### Table 3-14. Digital Interface Specifications and Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43L36 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; parameters can vary with VL and VP; min/max performance data taken with VCP = VA = 1.8 V, VD\_FILT = 1.2 V; VP = 3.0-5.25 V; VL = 1.66-1.94 V (VL\_SEL = VP) or VL = 1.1-1.3 V (VL\_SEL = GNDD); T<sub>A</sub> =  $+25^{\circ}$ C; C<sub>L</sub> = 60 pF.

Parameter	s 1	Symbol	Min	Max	Unit
Input leakage current <sup>2,3</sup>	ASP_LRCK/FSYNC		—	±4	μA
	ASP_SCLK,ASP_SDIN		-	±3	μA
	TIP_SENSE		-	±100	nA
	<u> </u>		-	±100	nA
	INT, WAKE, RESET		—	±100	nA
Internal weak pull-down			550	2450	kΩ
Input capacitance <sup>2</sup>		_	—	10	pF
INT or WAKE current sink (V <sub>OL</sub> = 0.3 V maximum)		_	825	_	μA
VL Logic (non-I <sup>2</sup> C)	High-level output voltage (I <sub>OH</sub> = –100 μA)	V <sub>OH</sub>	0.9*VL		V
	Low-level output voltage	V <sub>OL</sub>	—	0.1*VL	V
	High-level input voltage	VIH	0.7*VL	—	V
	Low-level input voltage	VIL	-	0.3*VL	V
VL Logic (I <sup>2</sup> C only)	Low-level output voltage	V <sub>OL</sub>	—	0.2*VL	V
	High-level input voltage	VIH	0.7*VL	—	V
	Low-level input voltage	VIL	—	0.3*VL	V
	Hysteresis voltage	V <sub>HYS</sub>	0.05*VL	_	V
VP Logic (excluding TIP_SENSE)	Low-level output voltage	V <sub>OL</sub>	—	0.2	V
	High-level input voltage	VIH	0.9	—	V
	Low-level input voltage	VIL	-	0.2	V
TIP_SENSE 4	High-level input voltage	V <sub>IH</sub>	0.87*VP	_	V
	Low-level input voltage	V <sub>IL</sub>	—	2.0	V
TIP_SENSE current to –VCP_FILT <sup>4</sup>	TIP_SENSE_CTRL = 11 (Short-Detect Mode)	I <sub>TIP_SENSE</sub>	1.00	2.91	μA


1.See Table 1-1 for serial and control-port power rails.

2. Specification is per pin. The CS43L36 is not a low-leakage device, per the MIPI Specification. See Section 13.

3. Includes current through internal pull-up or pull-down resistors on pin.

4. TIP\_SENSE input circuit. This circuit allows the TIP\_SENSE signal to go as low as -VCP\_


FILT and as high as VP. Section 4.8.2 provides configuration details.





# 4 Functional Description

This section provides a general description of the CS43L36 architecture and detailed functional descriptions of the various blocks that make up the CS43L36. Fig. 4-1 shows the flow of signals through the CS43L36 and gives links to detailed descriptions of the respective sections.



The CS43L36 is an ultralow-power stereo DAC. The DAC feeds a stereo pseudodifferential output amplifier. The converters operate at a low oversampling ratio, maximizing power savings while maintaining high performance.

The serial data interface ports operate either at standard audio-sample rates as timing slaves or in Hybrid-Master Mode as a bit-clock slave generating LRCK internally. An onboard fractional-N PLL can be used to generate the internal-core timing ( $MCLK_{INT}$ ) if the SCLK source is not one of the following rates (where N = 2 or 4):

- N x 5.6448 or 6.1440 MHz
- USB rates (N x 6 MHz)

The CS43L36 significantly reduces overall power consumption, with a very low-voltage digital core and with low-voltage Class H amplifiers (powered from an integrated LDO regulator and a step-down/inverting charge pump, respectively). The CS43L36 comprises the following subblocks:

- Volume control, described in Section 4.1, uses selectable attenuation to provide relative volume control and to avoid clipping.
- Analog outputs. The analog output block, described in Section 4.2, includes separate pseudodifferential headphone Class H amplifiers. An on-chip step-down/inverting charge pump creates a positive and negative voltage equal to the input or to either one-half or one-third of the input supply for the amplifiers, allowing an adaptable, full-scale output swing centered around ground. The resulting internal amplifier supply can be ±VCP/3, ±VCP/2, ±VCP, or ±2.5 V.

The inverting architecture eliminates the need for large DC-blocking capacitors and allows the amplifier to deliver more power to HP loads at lower supply voltages. The step-down architecture allows the amplifier's power supply to adapt to the required output signal. This adaptive power-supply scheme converts traditional Class AB amplifiers into more power-efficient Class H amplifiers.

- Class H amplifier. The HP output amplifiers, described in Section 4.3, use a patented Cirrus Logic four-mode Class H technology that maintains high performance and maximizes operating efficiency of a typical Class AB amplifier.
- Clocking architecture. Described in Section 4.4, the clock for the device can be supplied internally from an integrated fractional-N PLL using ASP\_SCLK/ as the source clock or the internal PLL can be bypassed and derived directly from the input pin.
- Serial port. The CS43L36 TDM/I<sup>2</sup>S (ASP) port is a highly configurable serial port. See Section 4.5. The ASP can operate in TDM Mode, which includes full-duplex communication, flexible data structuring via control port registers, clock slave mode, and higher bandwidth, enabling more data to be transferred to and from the device.
- Sample-rate converters (SRCs). SRCs, described in Section 4.6, are used to bridge different sample rates at the serial ports within the digital-processing core. SRCs can be bypassed.
- Headset interface. This interface is described in Section 4.7.
- Power management. Several control registers provide independent power-down control of the analog and digital sections of the CS43L36, allowing operation in select applications with minimal power consumption. Power management considerations are described in Section 4.9.
- Control-port operation. The control port, described in Section 4.10, provides access to the registers for configuring the DAC. The control port operation may be completely asynchronous with respect to the audio sample rates. To avoid potential interference problems, control-port data pins must remain static if no operation is required.
- Resets. Section 4.11 describes the reset options—power-on reset (POR), asserting and RESET.
- Interrupts. The CS43L36 includes an open-drain interrupt output, INT. Interrupt mask registers control whether an event associated with an interrupt status/mask bit pair triggers the assertion of INT. See Section 4.12.

Note that the following terms are used interchangeably in this document:

- ASP RX, DAI0, and DAC input

# 4.1 Digital Volume Control

The internal stereo volume control is shown in Fig. 4-2. Each input can be attenuated via CHx\_VOLy. Outputs are available as a source for the DACs.




Figure 4-2. Digital Volume Control Subblocks

## 4.1.1 Attenuation Values

The volume control contains programmable attenuation blocks that are configured as described in the CHx\_VOLy field descriptions in Section 7.11.1—Section 7.11.2. For all settings except 0 dB, attenuation on the mixer input includes an offset that increases as attenuation increases, as follows:

- For commonly used -6n dB (n = {1, 2, etc.}) attenuation settings, the offset rounds the attenuation exactly to the desired 1/2<sup>n</sup> factor (e.g., 20Log(1/2) = 6.021 dB, not 6.000 dB).
- For attenuation settings other than -6*n* dB, the always positive offset provides slightly more attenuation, giving enough margin to avoid mixer clipping.



# 4.2 Analog Output

This section describes the headphone (HP) outputs. The CS43L36 provides an analog output that is fed from the mixer. Fig. 4-3 shows the general flow of the analog outputs.




Figure 4-3. Analog-Output Signal Flow

The output path is sourced directly from the digital volume control output. The playback path uses advanced analog and digital signal-processing techniques to adapt to the input signal content and enhance dynamic range and power consumption of the playback path. The HP output must be muted before changing the state of FULL\_SCALE\_VOL (see p. 77), which sets the maximum HPOUT output voltage. See Table 3-7. HP outputs are muted by ANA\_MUTE\_B and ANA\_MUTE\_A (see p. 77).

Fig. 4-4 is an op-amp-level schematic for the analog output flow.




Figure 4-4. Op-Amp-Level Schematic—Analog Outputs

## 4.2.1 Pseudodifferential Outputs

The analog output amplifiers use a pseudodifferential output topology that allows the amplifier to monitor the ground potential at the load through the reference pins (HSx\_REF). Minimize the impedance from the CS43L36 reference pin to the load ground (typically the connector ground). Impedance in this path affects analog output attenuation as well as the common-mode rejection of the output amplifier, which affects output offset and step deviation.

# 4.2.2 Output Load Detection

The CS43L36 can distinguish between the following output loads:

- $R_L = 15, 30, \text{ or } 3 \text{ k}\Omega$
- $C_L < 2 nF$  (low capacitance);  $C_L > 2 nF$  (high capacitance)

Note: Channels A and B must have matching loads, although load detection is performed using Channel A.

Before output load detection is initiated, the following steps must be performed:

1. HS-type information must be determined to run a headset load-detection sequence, as described in Section 4.8.



- 2. Power down the HP block: HP\_PDN = 1 (see p. 63).
- 3. Mute the analog outputs: ANA\_MUTE\_B = ANA\_MUTE\_A = 1 (see p. 77).
- Disable the DAC high-pass filter: DAC\_HPF\_EN = 0 (see p. 77).
   Note: Restore the previous setup after detection completes.
- 5. Set LATCH\_TO\_VP (see p. 75).
- 6. Set ADPTPWR = 100 (see p. 77).
- 7. Set the analog soft-ramp rate (ASR\_RATE = 0111; see p. 61).
- 8. Set the digital soft-ramp rate (DSR\_RATE = 0001; see p. 61).
- 9. After load detection completes, ASR\_RATE, DSR\_RATE, ADPTPWR, and DAC\_HPF\_EN must be restored to their previous values. See Section 4.3 for details.

After an HP-detect event, if HP\_LD\_EN is set (see p. 74), the CS43L36 proceeds to detect the resistance and capacitance of the output load. A 24-kHz tone is output on HPOUTA, and HS3 is measured using an internal resistor bank as a reference.

RLA\_STAT (see p. 74) reports resistance-detection results for Channel A as follows:

- 00: 15 Ω
- 01: 30 Ω
- 10: 3 kΩ
- 11: Reserved

If the typical output resistance of less than ~300  $\Omega$  is indicated, a low-capacitance load is assumed. If the resistance is greater than 300  $\Omega$ , capacitance detection proceeds. After the detection sequence completes, HPLOAD\_DET\_DONE (see p. 74) is set. The results of capacitor detection is reported in CLA\_STAT (see p. 74). This result can be used to program the value in HPOUT\_LOAD(see p. 76), which determines the compensation of the headphone amplifier.

### Notes:

- The HP path must be powered down before updating the HPOUT\_LOAD setting and repowered afterwards.
- Low capacitance results were determined with C<sub>L</sub> = 1 nF; high capacitance results were determined with C<sub>L</sub> = 10 nF.

## 4.2.3 Slow Start Control

Volume control, DAC, and HP soft ramping is enabled through SLOW\_START\_EN (p. 62). If SLOW\_START\_EN = 111, changes to DAC/HP volumes are applied slowly by stepping through each volume-control setting with a delay between steps equal to an integer number of Fs periods. The delay between steps, which can vary from 1/Fs to 72/Fs periods, is set via DSR\_RATE and ASR\_RATE (see p. 61).

If ramping is disabled, changes occur immediately with the clock edge.

## 4.3 Class H Amplifier

Fig. 4-5 shows the Class H operation.




Figure 4-5. Class H Operation



The CS43L36 HP output amplifiers use a Cirrus Logic four-mode Class H technology, which maximizes operating efficiency of the typical Class AB amplifier while maintaining high performance. In a Class H amplifier design, the rail voltages supplied to the amplifier vary with the needs of the music passage being amplified. This conserves energy during low-power passages and when the program material is played back at low volume.

The internal charge pump, which creates the rail voltages for the HP amplifiers, is the central component of the four-mode Class H technology. The charge pump receives its input voltage from the voltage present on either the VCP or VP pin. From this voltage, the charge pump generates the differential rail voltages supplied to the amplifier output stages. The charge pump can supply four sets of differential rail voltages: ±2.5, ±VCP, ±VCP/2, and ±VCP/3.

Table 4-1 shows the nominal signal- and volume-level ranges if the amplifier is set to the adapt-to-signal mode explained in Section 4.3.1. In addition to adapting to the input signal, the Class H control is capable of monitoring the internal headphone amplifier supply to allow more efficient, load-dependent, automatic Smart Class H Mode selection. In fixed modes, if the signal level exceeds the maximum value of the indicated range, clipping can occur.

	Load	Mode	Class-H Supply Voltage	Signal-Level Range 1,2,3,4
Resistance	Capacitance	Wode	Class-H Supply Voltage	Signal-Level Range 1,2,0,4
15 Ω	1 nF	0	±2.5 V	≥ –8 dB
		1	± VCP	–9 to –14 dB
		2	± VCP/2	–15 to –20 dB
		3	± VCP/3	≤ –21 dB
	10 nF	0	±2.5 V	≥ –9 dB
		1	± VCP	-10 to -14 dB
		2	± VCP/2	–15 to –19 dB
		3	± VCP/3	≤ –20 dB
30 Ω	1 or 10 nF	0	±2.5 V	≥ –4 dB
		1	± VCP	–5 to –11 dB
		2	± VCP/2	-12 to -16 dB
		3	± VCP/3	≤ –17 dB
3 kΩ	1 or 10 nF	0	±2.5 V	≥ –1 dB
		1	± VCP	–2 to –8 dB
		2	± VCP/2	–9 to –13 dB
		3	± VCP/3	≤ –14 dB

### Table 4-1. Class H Supply Modes

1. In Adapt-to-Signal Mode, volume level ranges are approximations but are within –0.5 dB from the values shown.

2. Relative to digital full scale with FULL\_SCALE\_VOL set to 0 dB.

3. In fixed modes, clipping occurs if the signal level exceeds the maximum of this range due to setting the amplifier's supply too low.

4. To optimize efficiency, smart Class H thresholds automatically vary based on load conditions.

## 4.3.1 **Power Control Options**

This section describes the supported types of operation: standard Class AB and adapt to signal. The set of rail voltages supplied to the amplifier output stages depends on the ADPTPWR setting, as described in Section 7.10.1.

## 4.3.1.1 Standard Class AB Operation (ADPTPWR = 001, 010, 011, or 100)

If ADPTPWR is set to 001, 010, 011, or 100, the rail voltages supplied to the amplifiers are held to  $\pm 2.5$ ,  $\pm VCP$ ,  $\pm VCP/2$ , or  $\pm VCP/3$ , respectively. For these settings, the rail voltages supplied to the output stages are held constant, regardless of the signal level. In these settings, the CS43L36 amplifiers operate in a traditional Class AB configuration.

## 4.3.1.2 Adapt-to-Output Signal (ADPTPWR = 111)

If ADPTPWR = 111, the rail voltage sent to the amplifiers is based only on whether the signal sent to the amplifiers would cause the amplifiers to clip when operating on the lower set of rail voltages at certain threshold values.

- If clipping can occur, the control logic instructs the charge pump to provide the next higher set of rail voltages.
- If clipping could not occur, the control logic instructs the charge pump to provide the lower set of rail voltages, eliminating the need to advise the CS43L36 of volume settings external to the device.



## 4.3.2 **Power-Supply Transitions**

Charge-pump transitions from the lower to the higher set of rail voltages occur on the next FLYN/FLYP clock cycle. Despite the system's fast response time, the VCP\_FILT pin's capacitive elements prevent rail voltages from changing instantly. Instead, the rail voltages ramp from the lower to the higher supply, based on the time constant created by the output impedance of the charge pump and the capacitor on the VCP\_FILT pin (the transition time is approximately 20 µs).

Fig. 4-6 shows Class H supply switching. During this transition, a high dV/dt transient on the inputs may briefly clip the outputs before the rail voltages charge to the full higher supply level. This transitory clipping has been found to be inaudible in listening tests.





Figure 4-6. VCP\_FILT Transitions—Headphone Output

When the charge pump transitions from the higher to the lower set of rail voltages, there is a 5.5-s delay before the charge pump supplies the lower rail voltages to the amplifiers. This hysteresis ensures that the charge pump does not toggle between the two rail voltages as signals approach the clip threshold. It also prevents clipping in the instance of repetitive high-level transients in the input signal. Fig. 4-7 shows this transitional behavior.





## 4.3.3 Efficiency


As discussed in previous sections, amplifiers internal to the CS43L36 operate from one of four sets of rail voltages, based on the needs of the signal being amplified. Fig. 4-8 and Fig. 4-9 show power curves for all modes of operation and provides details regarding the power supplied to 15- and  $30-\Omega$  stereo loads versus the power drawn from the supply for each Class H mode.

If rail voltages are set to  $\pm 2.5$  V, the amplifiers operate in their least efficient mode for low-level signals. If they are held at  $\pm$ VCP,  $\pm$ VCP/2, or  $\pm$ VCP/3, amplifiers operate more efficiently, but are clipped if required to amplify a full-scale signal.


The adapt-to-signal trace shows the benefit of four-mode Class H operation. At lower output levels, amplifier output is represented by the  $\pm$ VCP/3 or  $\pm$ VCP/2 curve, depending on the signal level. At higher output levels, amplifier output is represented by the  $\pm$ VCP or  $\pm$ 2.5-V curve. The duration for which the amplifiers operate within any of the four curves ( $\pm$ VCP/3,  $\pm$ VCP/2,  $\pm$ VCP, or  $\pm$ 2.5-V depends on both the content and the output level of the material being amplified. The highest efficiency operation results from maintaining an output level that is close to, without exceeding, the clip threshold of the particular supply curve.

Note that the Adapt-to-Signal Mode trace in Fig. 4-8 shows that it never transitions to Mode 0, because FULL\_SCALE\_ VOL = 1 (-6 dB) due to a 15- $\Omega$  stereo load.





The Adapt-to-Signal Mode trace in Fig. 4-9 shows the transition to Mode 0, because FULL\_SCALE\_VOL = 0 (0 dB) due to a  $30-\Omega$  stereo load.





## 4.3.4 HP Current Limiter

The CS43L36 features built-in current-limit protection for the HP output. Table 3-8 lists the current limit threshold during the short-circuit conditions shown in Fig. 4-10. For HP amplifiers, current is from the internal charge-pump output, and, as such, applies the current from VCP or VP, depending on the mode.




Figure 4-10. HP Short-Circuit Setup

## 4.4 Clocking Architecture

The CS43L36 offers several ways to support control, ASP operation, data conversion, and signal processing. Internal clocks are generated either from SCLK (ASP\_SCLK) or from the integrated fractional-N PLL; see Fig. 4-11. Depending on the MCLK\_SRC\_SEL setting (see Fig. 4-12), MCLK<sub>INT</sub> is provided by one of the following methods:

- Externally sourced directly from the ASP\_SCLK input pin
- Internally generated from an integrated fractional-N PLL with ASP\_SCLK as a reference clock




Figure 4-11. Clock Architecture Block Diagram



## 4.4.1 Start-Up Clocking Using the RC Oscillator (RCO)

At power on, an integrated low-power RCO, shown in Fig. 4-11, functions as the default clock for the digital core of the CS43L36, during which time SCLK is unavailable. A reset event always returns it to running off of the RCO. If SCLK is unavailable, RCO clocking must be used only for I<sup>2</sup>C functionality.

RCO is multiplexed with MCLK<sub>INT</sub> and fed to the I<sup>2</sup>C slave control port. The SCLK must become active and the RCO must be disabled before data conversion.

Note the following:

- OSC\_SW\_SEL\_STAT (see p. 64) indicates the status of the clock switching (in transition, RCO, or SCLK/PLL). With
  the existing encoding, only one bit can physically change at a time, and the bit changing is always synchronous to
  the clock that is currently selected.
- OSC\_PDNB\_STAT (see p. 64) indicates the RCO power-down status.
- SCLK\_PRESENT is used to determine the internal MCLK source. See Section 7.2.4 for details.

The clock-switch state machine uses the transition of SCLK\_PRESENT to both initiate switches between the selected internal MCLK between the SCLK pin (SCLK\_PRESENT = 1) or the internal RCO (SCLK\_PRESENT = 0) and to send the I<sup>2</sup>C stop condition that each switching event requires. During switching, a delay of at least 150  $\mu$ S is needed before additional successful I<sup>2</sup>C communication can begin to use the new clocking source.

### Notes:

- Muting the system is recommended when a new clock source is chosen.
- For normal operation, SCLK—not RCO—must be used (SCLK\_PRESENT = 1) for running the ASP data path.

## 4.4.1.1 Switching from RCO

With SCLK running, an SCLK\_PRESENT 0-to-1 transition starts a switch from the RCO to the selected SCLK or PLL. This switch is superseded by any outstanding I<sup>2</sup>C transactions. After the I<sup>2</sup>C stop condition is sent, the transition begins, taking 150  $\mu$ s to complete, during which time the system requires that no new I<sup>2</sup>C transactions be initiated. The next I<sup>2</sup>C transaction can begin after this 150- $\mu$ s delay.

## 4.4.1.2 Switching to RCO

To stop SCLK, the system must revert to RCO clocking to ensure that I<sup>2</sup>C communications function properly. To power the RCO back up, SCLK\_PRESENT must be cleared before stopping SCLK. A 1-to-0 SCLK\_PRESENT transition generates a glitch-free mux switch timing from SCLK to RCO. SCLK must remain running during the transition and new I<sup>2</sup>C transactions must not be initiated for at least 150 µs after an I<sup>2</sup>C stop is received. The next I<sup>2</sup>C transaction cannot begin until after this 150 µs delay.

Failure to account for this 150  $\mu$ s delay could cause I<sup>2</sup>C communications to fail.

## 4.4.2 MCLK<sub>INT</sub> Sources

The MCLK<sub>INT</sub> source is supplied directly from ASP\_SCLK input pin or from the fractional-N PLL. MCLKDIV must be set according to the MCLK<sub>INT</sub> frequency, which must be set to either the 12-MHz region (11.2896–12.288 MHz) or the 24-MHz region (22.5792–24.576 MHz). Table 4-4 shows several examples. Table 4-2 lists further restrictions.

MCLK <sub>INT</sub> Source	MCLK_SRC_SEL (see p. 65)	MCLKDIV (see p. 65)	Nominal ASP_SCLK Pin Frequency
ASP_SCLK	0	0	12 MHz
		1	24 MHz
Fractional-N PLL	1	0	12 MHz
		1	24 MHz

Table 4-2.	MCLKINT	Source	Restrictions
------------	---------	--------	--------------

MCLK<sub>INT</sub> is switched through internal glitchless clock muxing. Doing so during operation may cause audible artifacts, but does not put the device into an unrecoverable state. Therefore, it is recommended to mute the system for at least 150 µs.



If MCLK<sub>INT</sub> is sourced from the PLL, on-the-fly frequency changes to the source may cause the PLL to go out of phase lock with the clock source. To reduce the risk of audible artifacts, it is recommended to mute the system first. Any necessary configuration changes based on the new clock source frequency must occur before unmuting the system.




Figure 4-12. MCLK INT Source Switching

For proper internal Fs clocking, the INTERNAL\_FS and MCLKDIV bits must be configured, as shown in Table 4-2.

MCLK <sub>INT</sub> (MHz)	MCLKDIV (see p. 65)	INTERNAL_FS (see p. 61)	Resulting Fs <sub>INT</sub> (kHz)
11.2896	0	1	44.1
12	0	0	48
12.288	0	1	48
22.5792	1	1	44.1
24	1	0	48
24.576	1	1	48

Table 4-3. Determining FsINT

**Note:** The control-port frequency is equal to the MCLK<sub>INT</sub> frequency.

## 4.4.3 Fractional-N PLL

The CS43L36 has an integrated fractional-N PLL to support the clocking requirements of the internal analog circuits and converters. This PLL can be enabled or bypassed to suit system-clocking needs. The input reference clock for the PLL is the ASP\_SCLK input pin. The reference clock frequency must be between 2.8224 and 25 MHz.

The PLL can be configured for a wide range of combinations of SCLK and MCLK<sub>INT</sub>. PLL\_REF\_INV (see p. 67) can be used to invert the PLL reference clock. Table 4-4 lists common settings.

SCLK	MCLK_SRC_SEL	SCLK_PREDIV				PLL_DIVOUT	MCLKINT	PLL_CAL_RATIO	n [4]
(MHz)	(see p. 65) <sup>1</sup>	(see p. 67) <sup>2</sup>	(see <mark>p. 73</mark> )	(see p. 73) <sup>2</sup>	(see <mark>p. 73</mark> )	(see p. 73) <sup>3</sup>	(MHz)	(see <mark>p. 73</mark> )	11 1-
1.024	1	00	0xAC	0x44 0000	01	0x10	11.2896	118	3
	1	00	0xBB	0x80 0000	11	0x10	12	125	3
	1	00	0xC0	0x00 0000	11	0x10	12.288	128	3
1.536	1	00	0x72	0xD8 0000	01	0x10	11.2896	118	2
	1	00	0x7D	0x00 0000	11	0x10	12	125	2
	1	00	0x80	0x00 0000	11	0x10	12.288	128	2
	1			0x00 0000	11	0x08	24	125	4
	1	00	0x80	0x00 0000	11	0x08	24.576	128	4
2.048	1	00	0x56	0x22 0000	01	0x10	11.2896	88	2
_	1	00	0x5D	0xC0 0000	11	0x10	12	94	2
	1	00	0x60	0x00 0000	11	0x10	12.288	96	2
2.8224	1	00	0x40	0x00 0000	11	0x10	11.2896	128	1
	1	00	0x40	0x00 0000	11	0x08	22.5792	128	2
3	1	00	0x3C	0x36 1134	11	0x10	11.2896	120	1
	1	00	0x40	0x00 0000	11	0x10	12	128	1
	1	00	0x40	0x00 0000	01	0x10	12.288	131	1
	1	00	0x40	0x00 0000	11	0x08	24	128	2
	1	00	0x40	0x00 0000	01	0x08	24.576	131	2
3.072	1	00	0x39	0x6C 0000	01	0x10	11.2896	118	1
	1	00	0x3E	0x80 0000	11	0x10	12	125	1
	1	00	0x40	0x00 0000	11	0x10	12.288	128	1
	1	00	0x3E	0x80 0000	11	0x08	24	125	2
	1	00	0x40	0x00 0000	11	0x08	24.576	128	2

### Table 4-4. Common PLL Setting Examples

DS1081F6



	MCLK_SRC_SEL			PLL_DIV_FRAC		PLL_DIVOUT		PLL_CAL_RATIO	n [4]
(MHz)	(see p. 65) 1	(see p. 67) <sup>2</sup>	(see p. 73)	(see p. 73) <sup>2</sup>	(see p. 73)	(see p. 73) <sup>3</sup>	(MHz)	(see p. 73)	
4.00	1	00	0x2D	0x28 8CE7	11	0x10	11.2896	90	1
_	1	00	0x30	0x00 0000	11	0x10	12	96	1
4 000	1	00	0x30	0x00 0000	01	0x10	12.288	98	1
4.096	1	00	0x2B	0x11 0000	01	0x10	11.2896	88	1
-	1	00	0x2E	0xE0 0000	11	0x10	12	94	1
5 0 4 4 0	1	00	0x30	0x00 0000	11	0x10	12.288	96	1
5.6448	1	01	0x40	0x00 0000	11	0x10	11.2896	128	1
0	1	01	0x40	0x00 0000	11	0x08	22.5792	128	2
6	1	01	0x3C	0x36 1134	11	0x10	11.2896	120	1
-	1	01	0x40	0x00 0000	11	0x10	12	128	1
-	1	01	0x40	0x00 0000	01	0x10	12.288	131	1
-	1	01	0x40	0x00 0000	11	0x08	24	128	2
0.444	1	01	0x40	0x00 0000	01	0x08	24.576	131	2
6.144	1	01	0x39	0x6C 0000	01	0x10	11.2896	118	1
-	1	01	0x3E	0x80 0000	11	0x10	12	125	1
Ļ	1	01	0x40	0x00 0000	11	0x10	12.288	128	1
ŀ	1	01	0x3E	0x80 0000	11	0x08	24	125	2
0.6	1	01 10	0x40	0x00 0000	11 01	0x08	24.576	128	2
9.6	1		0x49	0x80 0000		0x10	11.2896	150	1
-	1	10 10	0x50 0x50	0x00 0000 0x00 0000	11 01	0x10	12 12.288	80 82	2
-	1					0x10			2
_	1	10	0x49	0x80 0000	01	0x08	22.5792	150	2
-		10	0x50	0x00 0000 0x00 0000	11	0x08	24	107	3
11.0000	1	10	0x50	0000 0000	01	0x08	24.576	109	3
11.2896	0						11.2896		
10	1	10	0x40	0x00 0000	11	0x08	22.5792	128	2
12	<u> </u>	10	0x3C	0x36 1134	11	0x10	11.2896	120	1
-	0	10	 0x40	 0x00 0000	01	 0x10	12.0000 12.288	131	— 1
-	-	10							2
-	1	10	0x40 0x40	0x00 0000 0x00 0000	11 01	0x08 0x08	24 24.576	128 131	2
12.2880	1	10	0x40 0x39	0x6C 0000	01	0x00 0x10	11.2896	131	2
12.2000	1	10	0x39 0x3E	0x80 0000	11	0x10	11.2090	125	1
-	0	10	UX3E	0,000,0000	11	0210	12.2880	125	
-	0	10				 0x09		105	-
-	1	10 10	0x3E 0x40	0x80 0000 0x00 0000	11 11	0x08 0x08	24 24.576	125 128	2
13	1	10	0x40 0x39	0x00 0000 0xAB 52B5	01	0x08	11.2896	120	1
13	1	10	0x39 0x3B	0xAB 52B5 0x13 B13B	11	0x10	11.2090	111	1
-	1	10	0x3B		01	0x10	12.288	110	
19.2	1	10	0x3B 0x49	0x13 B13B 0x80 0000	01	0x10 0x10	12.288	121	1
19.2	1	11	0x49 0x50	0x80 0000 0x00 0000	01 11	0x10 0x10	11.2896	80	1
ŀ	1	11	0x50 0x50	0x00 0000	01	0x10 0x10	12.288	80	2
ŀ	1	11	0x50 0x49	0x00 0000 0x80 0000	01	0x10 0x08	22.5792	150	2
ŀ	1	11	0x49 0x50	0x00 0000	11	0x08	22.3792	107	2
ŀ			0x50 0x50	0x00 0000		0x08 0x08	24 24.576	107	3
22.5792	1	11 11	0x50 0x40	0x00 0000	01 11	0x08 0x10	24.576	109	3
22.0192	0	11	0,40		11	0,10	22.5792	120	
24	0	 		 0x36 1134	11	 0x10	11.2896	120	1
24	1	11	0x3C 0x40	0x36 1134 0x00 0000	11	0x10 0x10	11.2890	120	1
ŀ	1	11	0x40 0x40	0x00 0000	01	0x10 0x10	12.288	128	1
ŀ	0		0X40	0000 0000		0210	12.288	131	+
ŀ									-
24 570	1	11	0x40	0x00 0000	01	0x08	24.576	131	2
24.576	1	11	0x39	0x6C 0000	01	0x10	11.2896	118	1
ļ	1	11	0x3E	0x80 0000	11	0x10	12	125	1
Ļ	1	11	0x40	0x00 0000	11	0x10	12.288	128	1
Ļ	1	11	0x3E	0x80 0000	11	0x08	24	125	2
	0	—	_	—	_	—	24.576	_	

### Table 4-4. Common PLL Setting Examples (Cont.)



	SCLK MCLK_SRC_SEL SCLK_PREDIV PLL_DIV_INT PLL_DIV_FRAC PLL_MODE PLL_DIVOUT MCLK <sub>INT</sub> PLL_CAL_RATIO n [4]												
SCLK	MCLK_SRC_SEL	SCLK_PREDIV	PLL_DIV_INT	PLL_DIV_FRAC	PLL_MODE	PLL_DIVOUT	MCLKINT	PLL_CAL_RATIO	n [4]				
(MHz)	(see <mark>p. 65</mark> ) <sup>1</sup>	(see p. 67) <sup>2</sup>	(see <mark>p. 73</mark> )	(see p. 73) <sup>2</sup>	(see <mark>p. 73</mark> )	(see <mark>p. 73</mark> ) <sup>3</sup>	(MHz)	(see <mark>p. 73</mark> )	11 1 3				
26	1	11	0x39	0xAB 52B5	01	0x11	11.2896	111	1				
	1	11	0x3B	0x13 B13B	11	0x10	12	118	1				
	1	11	0x3B	0x13 B13B	01	0x10	12.288	121	1				

#### Table 4-4. Common PLL Setting Examples (Cont.)

1. If MCLK\_SRC\_SEL = 0, the PLL is bypassed and can be powered down by clearing PLL\_START (see p. 72).

2. Refer to the register description for the decode.

3. The text following this table explains the use of PLL\_DIVOUT, shown by the example configurations in Section 4.4.3.1 and Section 4.4.3.2.

4. The variable *n* represents the divide ratio. See Eq. 4-2.

Powering up the PLL can be accomplished in several configurations. Table 4-4 shows example configurations; the sequences in Section 4.4.3.1 and Section 4.4.3.2 can be used as models.

MCLK<sub>INT</sub> combinations not shown in Table 4-4 can be determined by Eq. 4-1:

#### Equation 4-1. Configuring SCLK, MCLK<sub>INT</sub> Configurations

 $MCLK_{INT} = \frac{SCLK}{SCLK_{PREDIV}} \times \frac{(PLL DIV INT + PLL DIV FRAC)}{(500/512 \text{ or } 1029/1024 \text{ or } 1)} \times \frac{1}{PLL_{DIVOUT}}$ 

The internal PLL output must be between ~150 and ~300 MHz. The PLL\_DIVOUT value must be an even integer. To maximize flexibility in sample-rate choice,  $MCLK_{INT}$  must be nominally 12 or 24 MHz.

PLL\_CAL\_RATIO determines the operating point for the internal VCO. For most configurations, the default value gives proper performance. However, to keep the VCO within range, some scenarios require PLL\_CAL\_RATIO to be set during the PLL power-up sequence (see Section 4.4.3). Use Eq. 4-2 to calculate the proper VCO setting at PLL start-up:

### Equation 4-2. Calculating the PLL\_CAL\_RATIO

PLL\_CAL\_RATIO = <u>
MCLKINT x 32 x SCLK\_PREDIV</u> <u>
n x SCLK</u>

The value of *n* in Eq. 4-2 is determined by the following:

- If the result is less than or equal to 151, by default, *n* equals 1.
- If the result is less than 151, use the result to determine the PLL\_CAL\_RATIO setting.
- If the result is greater than 151, select another divide factor of *n* configurations for SCLK (where *n* = 2,3, …). The result must be between 50 and 151 (see the power-up sequence in Section 4.4.3.2). Use the same *n* value to multiply PLL\_DIVOUT during the power-up sequence; see Step 2 in Section 4.4.3.1. The functional value must be restored (Step 8). The same is shown in both standard examples.

### 4.4.3.1 PLL Power-Up Sequence (Example: SCLK = 4.096 MHz and MCLKINT = 12.288 MHz)

In this example, SCLK = 4.096 MHz and MCLKINT = 12.288 MHz.

- 1. Set SCLK\_PREDIV to Divide-by-1 Mode (0x00).
- Set PLL\_DIVOUT to Divide-by-16 Mode (0x10). This reflects a value of n = 1, because the PLL\_CAL\_RATIO generated by Eq. 4-2 equals 96. See that the PLL\_DIVOUT entry for this configuration in Table 4-4 used a Divide-by-16 Mode (0x10).
- 3. Clear the three fractional factor registers, PLL\_DIV\_FRAC (see Section 7.5.2).
- 4. Set the integer factor, PLL\_DIV\_INT to 48 (0x30).
- 5. Set the PLL Mode multipliers, PLL\_MODE to 11 to bypass both 500/512 and 1029/1024 factors (0x03).
- 6. Set the PLL\_CAL\_RATIO to 96 (0x60, see Section 7.5.5).
- 7. Turn on the PLL by setting PLL\_START (see p. 72).
- As part of a standard sequence, after at least 800 μs, the PLL\_DIVOUT value would need to restored to 16 (0x10), which is unnecessary here because that value did not change.



### 4.4.3.2 PLL Power-Up Sequence (Example: SCLK = 12 MHz and MCLKINT = 24 MHz)

In this example, SCLK = 12 MHz and MCLK<sub>INT</sub> = 24 MHz.

- 1. Set SCLK\_PREDIV to Divide-by-4 Mode (0x02).
- Set PLL\_DIVOUT to Divide-by-16 Mode (0x10). This reflects a value of n = 2, because the PLL\_CAL\_RATIO generated by Eq. 4-2 was greater than 151. See that the PLL\_DIVOUT entry for this configuration in Table 4-4 used a Divide-by-8 Mode (0x08).
- 3. Clear the three fractional factor registers, PLL\_DIV\_FRAC.
- 4. Set the integer factor, PLL\_DIV\_INT to 64 (0x40).
- 5. Set the PLL mode multipliers, PLL\_MODE to 11 to bypass both 500/512 and 1029/1024 factors (0x03).
- 6. Set the PLL\_CAL\_RATIO to 128 (0x80).
- 7. Turn on the PLL by setting PLL\_START.
- 8. After at least 800 μs, the PLL\_DIVOUT value must be restored from 16 to 8 (0x08).

### 4.4.3.3 Nonstandard PLL Setting (Example: SCLK = 19.2 MHz and MCLKINT = 12 MHz)

In this example, SCLK = 19.2 MHz and MCLK<sub>INT</sub> = 12 MHz. (Note that a power-up sequence similar to Section 4.4.3.2 is required for this configuration due to n = 1.)

- SCLK = 19.2 MHz = available reference clock.
- MCLK<sub>INT</sub> = 12 MHz = desired internal MCLK.
- SCLK\_PREDIV = 11 = divide SCLK by 8 as reference to PLL.
- PLL\_DIV\_INT = 0x50 = multiply reference clock by 80, yielding PLL out = 192 MHz.
- PLL\_DIV\_FRAC = 0x00 0000 = fractional portion equal to zero.
- PLL\_MODE = 11 = 500/512 and 1029/1024 multipliers are bypassed.
- PLL\_DIVOUT = 0x10 = divide PLL out by 16 to achieve MCLK<sub>INT</sub> of 12 MHz.


Table 4-5 shows nonstandard PLL configurations.

#### Table 4-5. Nonstandard PLL Settings

SCLK (MHz)	MCLK_SRC_SEL (see p. 65)	SCLK_PREDIV PLL_DIV_INT (see p. 67) (see p. 73)		. 73) (see p. 73) (see p. 73) (se			MCLK <sub>INT</sub> (MHz)	PLL_CAL_RATIO (see p. 73)	n [1]
9.6	1	10	0x6E	0x40 0000	01	0x18	11.2896	75	1
	1	10	0x50	0x00 0000	11	0x10	12	80	1
	1	10	0x50	0x00 0000	01	0x10	12.288	82	1
	1	10	0x6E	0x400000	01	0x0C	22.5792	150	1
	1	10	0x50	0x00 0000	11	0x08	24	80	2
	1	10	0x50	0x00 0000	01	0x08	24.576	82	2
19.2	1	11	0x6E	0x40 0000	01	0x18	11.2896	150	1
	1	11	0x50	0x00 0000	11	0x10	12	80	2
	1	11	0x50	0x00 0000	01	0x10	12.288	82	2
	1	11	0x6E	0x40 0000	01	0x0C	22.5792	150	2
	1	11	0x50	0x00 0000	11	0x08	24	107	3
	1	11	0x50	0x00 0000	01	0x08	24.576	109	3

1. The variable *n* represents the divide ratio. See Eq. 4-2.

As shown in Fig. 4-13, the input to the PLL is the ASP\_SCLK input pin.



33

Copyright © 2014–2020 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd.



## 4.4.3.4 Powering Down the PLL

To power down the PLL, clear PLL\_START.

# 4.5 Audio Serial Port (ASP)

The CS43L36 has an ASP to communicate audio and voice data between system devices, such as application processors and Bluetooth<sup>®</sup> transceivers. ASP\_SCLK\_EN (see p. 66) must be set whenever DAI is used. The ASP can be configured to TDM, I<sup>2</sup>S, and left justified (LJ) audio interfaces.

**Note:** A maximum of two input channels are supported in TDM Mode.

## 4.5.1 Slave Mode Timing

The ASP can operate as a slave to another device's timing, requiring ASP\_SCLK and ASP\_LRCK/FSYNC to be mastered by the external device. If ASP\_HYBRID\_MODE is cleared (see p. 66), the serial port acts as a slave. If ASP\_HYBRID\_MODE is set, the port is in Hybrid-Master Mode (see Section 4.5.2).

In Slave Mode, ASP\_SCLK and ASP\_LRCK are inputs. Although the CS43L36 does not generate interface timings in Slave Mode, the expected LRCK and SCLK format must be programmed as it is in Hybrid-Master Mode. Table 4-8 shows supported serial-port sample rate examples. Note that some rates require use of the PLL and/or SRC.

## 4.5.2 Hybrid-Master Mode Timing

In Hybrid-Master Mode, ASP\_LRCK is derived from ASP\_SCLK; the ASP\_SCLK/ASP\_LRCK ratio must be N x F<sub>S</sub>, where N is a large enough integer to support the total number of bits per ASP\_LRCK period for the audio stream to be transferred. In either 50/50 Mode or I<sup>2</sup>S/LJ Mode, the ASP\_SCLK/ASP\_LRCK ratio must be N<sub>E</sub> x F<sub>S</sub>, where N<sub>E</sub> is an even integer.

The serial port generates an internal LRCK/FSYNC from an externally mastered ASP\_SCLK, allowing single clock-source mastering to the CS43L36. In Hybrid-Master Mode, the serial port must provide a left-right/frame sync signal (ASP\_LRCK/FSYNC) given an externally generated bit clock (ASP\_SCLK).

Table 4-6 shows supported serial-port sample-rate examples. Other rates are possible, but the rules stipulated above must be met. Note that some rates require use of the PLL or SRC.

SCLK							Se	rial P	ort Sa	mnlo	Rate (kl	H7)						
Frequency (MHz)	8.0	11.025	11.029	12	16	22.05	22.059	24	32	44.1	44.118		88.2	88.235	96	176.4	176.471	192
1.4112	_	X	_			X		_		X	_		X	_	_	x	_	
2.8224	_	x		_	_	х		_	_	х		_	х	—	_	х	_	_
5.6448	_	x	_	_	_	х		_		х	_	_	х	—		х		_
11.2896		x	—			x	—			х	_	_	х	—	_	x	—	
22.5792	_	х	_		—	х		_	—	Х		—	х	—	_	х	_	—
1.024	Х	—		_	х			_	х	—		_	—					—
2.048	Х	-	_		х	—	—		х		—	_	—	—		—	—	—
4.096	Х	—			Х	—	—		Х		—	_	—	—	—	—	—	—
8.192	Х	—	—	_	Х	—	_	_	Х		—	—	—	—	_	—	—	—
2	Х	—			Х	—		_	—	—	—		—	—	—	—	—	—
3	Х	—	Х	х		—	Х	Х	—	—	Х		—	Х	—	—	Х	—
4	Х	—	_	_	х	—	—	—	х		—	-		—	_	—	_	—
6	Х	—	х	х	х	—	х	Х			х	х		х	_	—	х	-
12	Х	—	х	х	х	—	х	Х	х		х	х		х	Х	—	х	—
24	Х	—	Х	х	х	—	Х	Х	Х		х	Х		х	Х	—	х	Х
1.536	Х	—		х	Х	—		Х	Х	_	—	х	-	—	Х	—	—	Х
3.072	Х	—		Х	Х	—		Х	Х		—	х	—	—	Х	—	—	Х
6.144	Х	—	—	Х	Х	—	—	Х	х	-	_	Х	-	—	Х	—	—	Х
12.288	Х	—	—	Х	Х	—	—	Х	х	-	_	Х	-	—	Х	—	—	Х
24.576	Х	—	—	Х	Х	—	—	Х	х	—		х	—	—	Х	—	—	Х
9.6	Х	—	—	Х	Х	—	—	Х	х	—	—	Х	—	—	Х	—	—	Х
19.2	Х	—		Х	Х	—	—	Х	Х		—	Х	—	—	Х	—	—	х

Table 4-6. Supported Serial-Port Sample Rates



### Fig. 4-14 and Fig. 4-15 show the serial-port clocking architectures.




Figure 4-15. ASP LRCK Architecture

As shown in Fig. 4-16, the LRCK period (FSYNC\_PERIOD\_LB and FSYNC\_PERIOD\_UB, see p. 66) controls the number of SCLK periods per frame. This effectively sets the frame length and the number of SCLK periods per Fs. Frame length may be programmed in single SCLK period multiples from 16 to 4096 SCLK: Fs. If ASP\_HYBRID\_MODE (see p. 66) is set, the SCLK period multiples must be set to 2 \* n \* Fs, where  $n \in \{8, 9, ..., 2048\}$ .




Figure 4-16. ASP LRCK Period, High Width

FSYNC\_PULSE\_WIDTH\_LB and FSYNC\_PULSE\_WIDTH\_UB (see p. 65) control the number of SCLK periods for which the LRCK signal is held high during each frame. Like the LRCK period, the LRCK-high width is programmable in single SCLK periods, from at least one period to at most the LRCK period minus one. That is, the LRCK-high width must be shorter than the LRCK period.

As shown in Fig. 4-17, if 50/50 Mode is enabled (ASP\_5050 = 1, see p. 67), the LRCK high duration must be programmed to the LRCK period divided by two (rounded down to the nearest integer when the LRCK period is odd). When the serial port is in 50/50 Mode, setting the LRCK high duration to a value other than half of the period causes erroneous operation.






Fig. 4-18 shows how LRCK frame start delay (ASP\_FSD, see p. 67) controls the number of SCLK periods from LRCK synchronization edge to the start of frame data.




Figure 4-18. LRCK FSD and SCLK Polarity Example Diagram

## 4.5.3 Channel Location and Resolution

Each serial-port channel's location and offset is configured through the registers in Table 4-7. Location is programmable in single SCLK-period resolution. If set to the minimum location offset, a channel sends or receives on the first SCLK period of a new frame. Channel size is programmable in 8- to 32-bit byte resolutions. DAC ports are limited to 24 bits and truncate the 8 LSBs of a 32-bit audio stream.



#### Table 4-7. ASP Channel Controls

Channel	Resolution				MSB Location					LSB Location						
ASP Receive DAI0 Channel 1	ASP_	_RX0	_CH1	RES	ASP_	_RX0_	CH1	BIT	_ST_	MSB	ASP_	_RX0_	CH1	BIT	ST	LSB
ASP Receive DAI0 Channel 2	ASP_	RX0	CH2	RES	ASP_	RX0	CH2	BIT	_ST_	MSB	ASP_	RX0	CH2	BIT	_ST_	LSB

Channel size and location must not be programmed such that channel data exceeds the frame boundary. In other words, channel size and offset must not exceed the expected SCLK per LRCK settings. Size and location must not be programmed such that data from a given SCLK period is assigned to more than one channel. However, an exception exists for the DAI as the same data can be used for both received channels' location, if desired. For an example, see Section 5.1.

Fig. 4-19 shows channel location and size. See ASP\_RX0\_2FS (p. 79).




Figure 4-19. Example Channel Location and Size

#### 4.5.4 Isochronous Serial-Port Operation

In Isochronous Mode, audio data can be transferred between the internal audio data paths and a serial port at isochronous frequencies slower than the LRCK frequency. In all cases, the sample rate/LRCK frequency ratio must be one for which there are points at which rising edges regularly align.

**Notes:** Combining an isochronous audio stream on a channel (or on multiple channels) concurrently with a native audio stream on another channel (or other multiple channels) is not supported.

In Isochronous Mode, if a stream's sample rate does not match the LRCK frequency, it must include nulls, indicated by the negative full-scale (NFS) code (1 followed by 0s) or by adding nonaudio bits (NSB Mode) to the data stream.

SP\_RX\_NFS\_NSBB (see p. 78) selects between the NFS and NSB modes. In NFS Mode, to achieve a desired isochronous output sample rate, a null-insert block adds NFS samples to the output stream. NFS samples input to the null-insert block are incremented and are passed to the output as valid, nonnull samples.

In NSB Mode, a null-insert block adds 8 bits to the data stream and inserts null samples to achieve a desired isochronous output sample rate. Inserted null samples are defined as NFS including the nonaudio bits. NFS samples that are input to the null-insert block are passed as valid, nonnull samples to the output. Valid samples are indicated by a nonzero value in the null sample indicator bit. The null sample indicator bit is globally defined by the SP\_RX\_NSB\_POS (see p. 78). Total data stream sample width, including the nonaudio bits, is N + 8 bits. Therefore, the maximum HD audio sample width is 24 bits in NSB Mode.

In NFS Mode, a null-remove block deletes null samples, restoring the stream's original sample rate. NFS samples that are input to the null-remove block are removed from the data stream as invalid, null samples.

In NSB Mode, a null-remove block deletes samples that have a zero null sample indicator bit, restoring the stream's original sample rate. Furthermore, the output data has the least-significant 8 bits of nonaudio data removed. Samples with a zero null sample indicator bit are removed from the data stream as invalid, null samples.

In either NSB or NFS Mode, setting the Rx rate fields (SP\_RX\_FS, see p. 79) matters only if an isochronous mode is selected via SP\_RX\_ISOC\_MODE (see p. 78). Supported isochronous rates are 48k, 96k, and 192k. The ASPx Rx rate bits are used only to help determine when to remove nulls and to provide the correct  $f_{SI}/f_{SO}$  to the SRCs while in Isochronous Mode.



For null-remove operations, the rates do not need to match the actual data rate. Likewise, if data is being or captured at its native rate, these registers have no effect.

As Fig. 4-20 shows, the null-sample bit (NSB) flag may be any bit of the least-significant sample byte. NSB-encoded streams are assumed to contain 8 bits of nonaudio data as the LSB.




Figure 4-20. NSB Null Encoding

To send isochronous audio data to a serial port, the data pattern must be such that the LRCK/FSYNC transition preceding any given nonnull sample on the 48-kHz serial port does not deviate by more than one sample period from a virtual clock running at the desired sample rate. Use the following example to determine the data word as it appears on the serial port.

```
error = 0
for each LRCK
    if(error < 1/FLRCK)
        output = <<next sample>>
        error = error + (1/Fs - 1/FLRCK)
    else
        output = NULL
        error = error - 1/FLRCK
```

The null-sample sequences in Table 4-8 result from the example above for common sample rates. This method ensures that the internal receive data FIFO does not underrun or overrun, which would cause audio data loss. Depending on the internal audio data FIFOs' startup conditions and on the serial-port clock-phase relationships, isochronous data sent from a serial port may not adhere to the data patterns in Table 4-8. In all cases, the transmitted audio data rate matches the stream sample rate.

Sample Rate (kHz)	Isochronous Data Pattern for LRCK = 48 kHz
8.000	1 <sub>S</sub> 5 <sub>N</sub> (repeat)
11.025	[[[1s3nx2]1s4n]x5 1s3n1s4n]x4 [[1s3nx2]1s4n]x4 1s3n1s4n [[[1s3nx2]1s4n]x5 1s3n1s4n]x3 [[1s3nx2]1s4n]x4 1s3n1s4n (repeat)
12.000	1 <sub>S</sub> 3 <sub>N</sub> (repeat)
16.000	1 <sub>S</sub> 2 <sub>N</sub> (repeat)
22.05	[[1s1nx6]1n [1s1nx6]1n [1s1nx5]1n]x8 [1s1nx6]1n [1s1nx5]1n (repeat)
24.000	1 <sub>S</sub> 1 <sub>N</sub> (repeat)
32.000	2 <sub>S</sub> 1 <sub>N</sub> (repeat)
44.100	[12s1n[11s1n]x2]x3 11s1n (repeat)
48.000	1 <sub>S</sub> (repeat)

**Note:** <sub>N</sub> = Null sample, <sub>S</sub> = Normal sample

#### 4.5.5 50/50 Mode

Regardless of the state of ASP\_LRCK/FSYNC, in 50/50 Mode (ASP\_5050 = 1, see p. 67), the ASP can start a frame. The ASP\_STP setting (see p. 67) determines which LRCK/FSYNC phase starts a frame in 50/50 Mode, as follows:



• If ASP_STP = 0, the frame begins when LRCK/FSYNC transitions from high to low. See Fig. 4-21.
LRCK x_STP = 0
$ \begin{array}{c c} Channel \ location \ index \\ x\_CHy\_LOC, \ x\_CHz\_LOC) \end{array}  \begin{array}{c c} 0 & 1 & 2 \\ \hline \end{array}   \boxed{N/2 - 3 \ N/2 - 2 \ N/2 - 1 }  0 & 1 & 2 \\ \hline \end{array}   \boxed{N/2 - 3 \ N/2 - 2 \ N/2 - 1 } \\ \hline \end{array}   \boxed{N/2 - 3 \ N/2 - 2 \ N/2 - 1 } \\ \hline \end{array} $
Previous Sample Channel y Channel z Next Sample
SDIN x_CHy_LOC = 0, x_CHy_AP = 0 x_CHz_LOC = 0, x_CHz_AP = 1
Previous Sample Channel z Channel y Next Sample
This diagram assumes x_FSD = 0 x_CHz_LOC = 0, x_CHz_AP = 0 x_CHy_LOC = 0, x_CHy_AP = 1
Figure 4-21. Example 50/50 Mode (ASP_STP = 0)
• If ASP_STP = 1, the frame begins when LRCK/FSYNC transitions from low to high. See Fig. 4-22.
LRCK x_STP = 1
Channel location index (x_CHy_LOC, x_CHz_LOC)       0       1       2        N/2 - 3       N/2 - 2       N/2 - 1       0       1       2        N/2 - 3       N/2 - 2       N/2 - 1       0       1       2        N/2 - 3       N/2 - 2       N/2 - 1       0       1       2        N/2 - 3       N/2 - 2       N/2 - 1       0       1       2        N/2 - 3       N/2 - 2       N/2 - 1       0       1       2        N/2 - 3       N/2 - 2       N/2 - 1       0       1       2        N/2 - 3       N/2 - 2       N/2 - 1       0       1       2        N/2 - 3       N/2 - 2       N/2 - 1       0       1       2        N/2 - 3       N/2 - 2       N/2 - 1       0       1       2        N/2 - 3       N/2 - 2       N/2 - 1       0       1       2        N/2 - 3       N/2 - 2       N/2 - 3       N/2 - 2       N/2 - 2       N/2 - 3       N/2 - 3       N/2 - 2       N/2 - 3       N/2 - 2       N/2 - 3       N/2 - 2       N/2 - 3       N/2 - 3       N/2 - 3       N/2 - 3       N/2 - 3
Previous Sample Channel y Channel z Next Sample
SDIN (x_CHy_LOC = 0, x_CHy_AP = 1 (x_CHz_LOC = 0, x_CHz_AP = 0
Previous Sample Channel z Channel y Next Sample
(
Figure 4-22. Example 50/50 Mode (ASP_STP = 1)

In 50/50 Mode, left and right channels are programmed independently to output when LRCK/FSYNC is high or low—that is, the channel-active phase. The active phase is controlled by  $ASP_RXx_CHy_AP$  (see Section 7.14). If  $x_AP = 1$ , the respective channel is output if LRCK/FSYNC is high. If  $x_AP = 0$ , the channel is output if LRCK/FSYNC is low.

**Note:** Active phase has no function if 50/50 Mode = 0 or ASP\_RX1\_2FS = 1.

In 50/50 Mode, the channel location (see Section 4.5.3) is calculated within the channel-active phase. If there are N bits in a frame, the location of the last bit of each active phase is equal to (N/2) - 1.

#### 4.5.6 Serial Port Status

Each serial port has sticky, write-1-to-clear status bits related to capture paths. These bits are described in Section 7.4.3. Mask bits (Section 7.4.12) determine whether INT is asserted when a status bit is set. Table 4-9 provides an overview.

Name	Direction	Description	Register Reference
Request Overload	Rx	Set when too many input buffers request processing at the same time. If all channel registers are properly configured, this error status should never be set.	ASPRX_OVLD p. 68
LRCK Error	Rx	Logical OR of LRCK Early and LRCK Late (see below).	ASPRX_ERROR p. 68
LRCK Early		Set when the number of SCLK periods per LRCK phase (high or low) is less than the expected count as determined by x_LCPR and x_LCHI.	ASPRX_EARLY p. 68
		<b>Note:</b> The Rx LRCK early interrupt status is set during the first receive LRCK early event. Subsequent receive LRCK early events are indicated only if valid LRCK transitions are detected.	
LRCK Late		Set when the number of SCLK periods per LRCK phase (high or low) is greater than the expected count as determined by x_LCPR and x_LCHI.	ASPRX_LATE p. 68
No LRCK	Rx	<b>Note:</b> Set when the number of SCLK periods counted exceeds twice the value of LRCK period (x_LCPR) without an LRCK edge.	ASPRX_NOLRCK p. 68



#### 4.5.7 Recommended Serial-Port Power-Up and Power-Down Strategies

Although multiple safeguards and controls are implemented to prevent a run on the FIFOs involved in passing data from the input port to the output port, the following power-up sequence is recommended. Section 5 gives detailed sequences.

- 1. Configure all playback channel characteristics—bit resolution, channel select, source (DAI), native/isochronous, sample rates, etc.
- 2. Power up playback, and ASRCs.
- 3. Release the PDN\_ALL bit.
- 4. Power up the serial ports (DAI).

The following power-down sequence is recommended:

- 1. Power down the playback path.
- 2. Power down the serial ports.

## 4.6 Sample-Rate Converters (SRCs)

SRCs bridge different sample rates at the serial ports within the digital-processing core. SRCs are used for the following:

- Two ASP input channels (Channels 1 and 2).
- SRCs are bypassable by setting SRC\_BYPASS\_DAC (see p. 61).

An SRC's digital-processing side (as opposed to its serial-port side) connects to the DAC. Multirate DSP techniques are used to up-sample incoming data to a very high rate and then down-sample to the outgoing rate. Internal filtering is designed so that a full-input audio bandwidth of 20 kHz is preserved if the input and output sample rates are at least 44.1 kHz. If the output sample rate becomes less than the input sample rate, the input is automatically band limited to avoid aliasing artifacts in the output signal.

The following restrictions must be met:

- The F<sub>so</sub>-to-F<sub>si</sub> ratio must be no more than 1:6 or 6:1. For example, if the DAC is at 48 kHz, the input to the SRC must be at least 8 kHz.
- SRC operation cannot be changed on-the-fly. Before changing the SRC operation (e.g., changing SRC frequencies or bypassing or adding the SRCs), the user must follow the power sequences provided in Section 4.5.7.
- The MCLK frequency must be as close as possible to, but not less than the minimum SRC MCLK frequency, MCLK<sub>MIN</sub>, which must be at least 125 times the higher of the two sample rates (F<sub>SI</sub> or F<sub>so</sub>).

For example, if  $F_{so}$  is 48 kHz and  $F_{si}$  is 32 kHz, the MCLK must be as close as possible to, but not less than, an MCLK<sub>MIN</sub> of 6.0 MHz. The MCLK frequency for the SRCs is configured through CLK\_IASRC\_SEL (see p. 67).

Table 4-10 shows settings for the supported sample rates and corresponding MCLK<sub>INT</sub> frequencies.

Fsint	Serial Port Sample Rate (kHz)																	
(kHz)	8.0	11.025	11.029	12	16	22.05	22.059	24	32	44.1	44.118	48	88.2	88.235	96	176.4	176.471	192
44.1	00	00	00	00	00	00	00	00	00	00	00	00	01	01	01	10	10	10
48	00	00	00	00	00	00	00	00	00	00	00	00	01	01	01	10	10	10
Note: SR	Note: SRC MCLKINT Freq= 00 (6 MHz), 01 (12 MHz), 11 (24 MHz), configured in CLK_IASRC_SEL (see p. 67)																	

Table 4-10.	Supported Sample	Rates and Correspondi	ng MCLK <sub>INT</sub> Encodings
-------------	------------------	-----------------------	----------------------------------

Jitter in the incoming signal has little effect on rate-converter dynamic performance. It does not affect the output clock.

A digital PLL continually measures the heavily low-pass-filtered phase difference and the frequency ratio between input and output sample rate clocks. It uses the data to dynamically adjust coefficients of a linear time-varying filter that

processes a synchronously oversampled version of the input data. The filter output is resampled to the output sample rate.

For input serial ports, input and output sample-rate clocks are respectively derived from the external serial-port sample clock ( $x_LRCK$ ) and the internal Fs clock. FS\_EN (see p. 67) must be set according to the F<sub>SI</sub> or F<sub>SO</sub> SRC sample rates.



Minimize the SRCs' lock time by programming the serial-port interface sample rates into the x\_FS registers (see Section 7.13.1). If the rates are unknown, programming these registers to "don't know" would likely increase lock times. Proper operation is not assured if sample rates are misprogrammed.

### 4.7 Headset Interface

Split digital-power domains (VD\_FILT and VP) within the headset interface support an ultralow-power standby mode where only the VP supply is used. An output signal may be used to tell the system to wake from its low-power state when a headset plug is inserted or removed. The interface may be reset by three types of resets with progressively less effect.




Figure 4-23. Headset Interface Block Diagram

The control port includes registers that source individually maskable interrupts. Event-change debouncing is used to filter applicable status registers. Latchable duplicate registers are used to pass information to the Standby Mode supply domain.

## 4.8 Plug Presence Detect

The CS43L36 uses TIP\_SENSE to detect plug presence. The sense pin is debounced to filter out brief events before being reported to the corresponding presence-detect bit and generating an interrupt if appropriate.

### 4.8.1 Plug Types

The CS43L36 supports the following industry-standard plug types:

- Tip–Ring–Sleeve (TRS)—Consists of a segmented metal barrel with the tip connector used for HPOUTA, a ring connector used for HPOUTB, and a sleeve connector used for HSGND.
- Tip–Ring–Ring–Sleeve (TRRS)—Like TRS, with an additional ring connector for the mic connection. There are two common pinouts for TRRS plugs:
  - One uses the tip for HPOUTA, the first ring for HPOUTB, the second ring for HSGND, and the sleeve for mic.
  - The CS43L36 does not support OMTP, or China, headset, which swaps the third and fourth connections, so that the second ring carries mic and the sleeve carries HSGND.

#### 4.8.2 Tip-Sense Methods

The following methods are used to detect the presence or absence of a plug:

• Tip sense (TS)—A sense pin is connected to a terminal on the receptacle such that, if no plug is inserted, the pin is floating. If a plug is inserted, the pin is shorted to the tip (T) terminal. The tip is sensed by having a small current source in the device pull up the pin if it is left floating (no plug). If a plug is inserted and the sense pin is shorted to HPOUTA, the sense



pin is assumed to be pulled low via clamps at the HP amp output when it is in power down. If the HP amp is running, the sense pin is shorted to the output signal and, therefore, is pulled below a certain threshold via the output stage of the HP amp. Thus, a low level at the sense pin indicates plug inserted, and a high level at the sense pin indicates plug removed.

- Inverted tip sense (ITS)—Like tip sense, but with a connector whose sense pin is shorted to the tip terminal if the plug is removed and is left floating if it is inserted. Therefore, a low level at the sense pin indicates plug removed and a high level at the sense pin indicates plug inserted. Inversion is controlled by the following:
  - The invert (TIP\_SENSE\_INV, p. 75), which goes to the analog and affects a number of other features.
  - The tip-sense invert (TS\_INV, p. 64), which affects only the configuration bits in Section 6.2.

#### 4.8.3 Tip-Sense Debounce Settings

Fig. 4-24 shows the tip-sense controls and the associated interrupt, status, and mask registers.




Figure 4-24. Tip-Sense Controls

The tip-sense debounce register fields behave and interact as follows:

- TS\_UNPLUG\_DBNC. Shows tip sense status after being unplugged with the associated debounce time.
- TS\_PLUG\_DBNC. Shows tip sense status after being plugged in with the associated debounce time.

**Note:** TS\_INV must be set to have TS\_PLUG/TS\_PLUG\_DBNC status match TIP\_SENSE\_PLUG status.

The debounce bits are described in Section 7.2.7. Multiple debounce settings can be configured for insertion, removal, and tip sense:

- TIP\_SENSE\_DEBOUNCE (see p. 75) controls the tip-sense removal debounce time.
- TS\_FALL\_DBNCE\_TIME and TS\_RISE\_DBNCE\_TIME (see p. 64) settings configure the corresponding debounce times.

### 4.8.4 Setup Instructions

The following steps are required to activate the tip-sense debounce interrupt status:

- 1. Clear PDN\_ALL (see p. 63).
- 2. Set LATCH\_TO\_VP (see p. 75) to latch analog controls into analog circuits.
- 3. Write TIP\_SENSE\_CTRL (see p. 75) to 01 or 11 to enable debounce for tip sense plug/unplug.
- 4. Clear interrupt masks (0x1320, see Section 7.4.17).

Interrupt status (see Section 7.4.9) does not contain an event-capture latch—a read always yields the current condition.

42



Table 4-11 describes the plug/unplug status.

Plug Status	Unplug Status	Interpretation
0	0	Tip is fully unplugged/not present
1	0	Reserved
0	1	Tip connection is in a transitional state
1	1	Tip is fully plugged/present

#### Table 4-11. Tip Plug/Unplug Status

## 4.9 Power-Supply Considerations

Because some power supply combinations can produce unwanted system behavior, note the following:

- Control-port transactions can occur 1 ms after VP, VD FILT, VCP, and VL exceed the minimum operating voltage.
- If VP supply is off, it is recommended that all other supplies are also off. VP must be the first supply turned on.
- RESET must be asserted until VP is valid.
- If VD\_FILT is supplied externally (DIGLDO\_PDN = GND), VL must be supplied before VD\_FILT.
- VA, VL, and VCP can come up in any order.
- Due to the VD\_FILT POR, VD\_FILT must be turned off before VA, VL, or VCP are turned off; otherwise, current could be drawn from supplies that remain on.

Table 4-12 shows the maximum current for each supply when VP is on, but other supplies are on or off (all clocks are off and all registers are set to default values, i.e., reset).

#### Table 4-12. Typical Leakage Current during Nonoperational Supply States (with VP Powered On)

	Supply			Curre	Notes		
VCP	VA	VL	I <sub>Vp</sub>	I <sub>VCP</sub>	IVA	I <sub>VL</sub>	- Notes
Off	Off	On	25	0	0	328	—
Off	On	Off	14	0	0	0	VA may source or sink current
Off	On	On	25	0	0	328	VA may source or sink current
On	Off	Off	14	0	0	0	—
On	Off	On	25	0	0	328	—
On	On	Off	14	0	0	0	VA may source or sink current
On	On	On	25	0	0	328	—

Notes: • Values shown reflect typical voltage and temperature. Leakage current may vary by orders of magnitude across the maximum and minimum recommended operating supply voltages and temperatures listed in Table 3-2.

• Test conditions: Clock/data lines are held low, RESET is held high, and all registers are set to their default values.


Table 4-13 shows requirements and available features for valid power-supply configurations.

Configuration	Notes
On: VP	Limited set of headset plug-detect and WAKE output features, see Section 4.7 and Section 4.8.
Off: VD_FILT = VCP = VL = VA	
On: VP = VL	Limited set of headset plug-detect and WAKE output features, see Section 4.7 and Section 4.8.
Off: VD_FILT = VCP = VA = OFF	Digital I/O ESD diodes are powered to prevent conduction in pin-sharing applications.
On: VP = VD_FILT = VCP = VL = VA	Full chip functionality



#### 4.9.1 VP Monitor

The CS43L36 voltage comparator monitors the VP power supply for potential brown-out conditions due to power-supply overload or other fault conditions. To perform according to specifications, VP is expected to remain above 3.0 V at all times. The VP monitor is enabled by setting VPMON\_PDNB (see p. 64) and must be powered up after VP is above 3.0 V to eliminate erroneous faulty condition detection. Fig. 4-25 shows the behavior of the VP monitor.



The following describes the VP monitor behavior with respect to the voltage level:

- If VP drops below 3.0 V, TIP\_SENSE performance may be compromised.
- If VP drops below 2.6 V, the VPMON\_TRIP status bit is set (see p. 69). An interrupt is triggered if M\_VPMON\_ TRIP = 0 (see p. 72). This bit must be unmasked/enabled only if VP is above the detection-voltage threshold. It must be masked/disabled by default to eliminate erroneous interrupts while VP is ramping or is known to be below the threshold voltage.
- A brown-out condition remains until VP returns to a voltage level above 3.0 V.
- The VP monitor circuit becomes unreliable at VP levels below 2.4 V as it may trigger a power-on reset sequence by the device.
- The VP monitor is intended to detect slow transitioning signals about the 2.6-V threshold. Pulses of short duration are filtered by the monitor and may not trigger at the 2.6-V threshold, but at a value much lower than expected.



## 4.10 Control-Port Operation

Control-port registers are accessed through the I<sup>2</sup>C interface, allowing the DAC to be configured for the desired operational modes and formats.

### 4.10.1 I<sup>2</sup>C Control-Port Operation

The I<sup>2</sup>C control port can operate completely asynchronously with the audio sample rates. However, to avoid interference problems, the I<sup>2</sup>C control port pins must remain static if no operation is required.

The control port uses the I<sup>2</sup>C interface, with the DAC acting as a slave device. The I<sup>2</sup>C control port can operate in the following modes, which are configured through the I<sup>2</sup>C debounce register in Section 7.1.9:

- Standard Mode (SM), with a bit rate of up to 100 kbit/s
- Fast Mode (FM), with a bit rate of up to 400 kbit/s
- Fast Mode Plus (FM+), with a bit rate of up to 1 Mbit/s.
- **Note:** ASP\_SCLK is not required to be on when the control port is accessed, for state machines affected by register settings to advance.

SDA is a bidirectional data line. Data is clocked into and out of the CS43L36 by the SCL clock. Fig. 4-26–Fig. 4-29 show signal timings for read and write cycles. A Start condition is defined as a falling transition of SDA while the clock is high. A Stop condition is defined as a rising transition of SDA while the clock is high. All other SDA transitions occur while the clock is low.

The register address space is partitioned into 8-bit page spaces that each comprise up to 127 8-bit registers. Address 0x00 of each page is reserved as the page indicator, PAGE. Writing to address 0x00 of any page changes the page pointer to the address written to address 0x00.

To initiate a write to a particular register in the map, the page address, 0x00, must be written following the chip address. Subsequent accesses to register addresses are treated as offsets from the page address written in the initial transaction. To change the page address, initiate a write to address 0x00. To determine which page is active, read address 0x00.




Figure 4-26. Control-Port Timing, I<sup>2</sup>C Write of Page Address

The first byte sent to the CS43L36 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write) in the LSB. To communicate with the CS43L36, the chip address field must match 1\_0010, followed by the state of the AD1 and AD0 pins.

**Note:** Because AD0 and AD1 logic states are latched at POR, dynamic addressing is not supported.

If the operation is a write, the next byte is the memory address pointer (MAP); the 7 LSBs of the MAP byte select the address of the register to be read or written to next. The MSB of the MAP byte, INCR, selects whether autoincrementing is to be used (INCR = 1), allowing successive reads or writes of consecutive registers.

Each byte is separated by an acknowledge (ACK) bit, which the CS43L36 outputs after each input byte is read and is input to the CS43L36 from the microcontroller after each transmitted byte.



For write operations, the bytes following the MAP byte are written to the CS43L36 register addresses pointed to by the last received MAP address, plus however many autoincrements have occurred. Note that, while writing, any autoincrementing block accesses that go past the maximum 0x7F address write to address 0x00—the page address. The writes then continue to the newly selected page. Fig. 4-27 shows a write pattern with autoincrementing.




Figure 4-27. Control-Port Timing, I<sup>2</sup>C Writes with Autoincrement

For read operations, the contents of the register pointed to by the last received MAP address, plus however many autoincrements have occurred, are output in the next byte. While reading, any autoincrementing block access that goes past the maximum 0x7F address wraps around and continues reading from the same page address. Fig. 4-28 shows a read pattern following the write pattern in Fig. 4-27. Notice how read addresses are based on the MAP byte from Fig. 4-27.




Figure 4-28. Control-Port Timing, I<sup>2</sup>C Reads with Autoincrement

To generate a read address not based on the last received MAP address, an aborted write operation can be used as a preamble (see Fig. 4-29). Here, a write operation is aborted (after the ACK for the MAP byte) by sending a Stop condition.






Figure 4-29. Control-Port Timing, I<sup>2</sup>C Reads with Preamble and Autoincrement

The following pseudocode illustrates an aborted write operation followed by a single read operation, assumes page address has been written. For multiple read operations, autoincrement would be set to on (as shown in Fig. 4-29).

```
Send start condition.
Send 10010(AD1)(AD0)0 (chip address and write operation).
Receive acknowledge bit.
Send MAP byte, autoincrement off.
Receive acknowledge bit.
Send stop condition, aborting write.
Send start condition.
Send 10010(AD1)(AD0)1 (chip address and read operation).
Receive acknowledge bit.
Receive byte, contents of selected register.
Send acknowledge bit.
Send stop condition.
```

## 4.11 Reset

The CS43L36 offers the reset options described in Table 4-14.

Reset	Cause	Result
Device hard reset		If RESET is asserted, all registers (both VP and VD_FILT domains) and all state machines are immediately set to their defaults. No operation can begin until RESET is deasserted. Before normal operation can begin, RESET must be asserted at least once after the VP supply is first brought up.
Power-on reset (POR)		If VD_FILT is lower than the POR threshold, the VD_FILT register fields and the state machines are held in reset, setting them to their default values/states. This does not reset the VP registers. The POR releases the reset when the VD_FILT supply goes above the POR threshold. VL and VA supplies must be turned at the same time the VD_FILT supply is turned on.

#### Table 4-14. Reset Summary

### 4.12 Interrupts

The following sections describe the CS43L36 interrupt implementation.

## 4.12.1 Standard Interrupts

The interrupt output pin, INT, is used to signal the occurrence of events within the device's interrupt status registers. Events can be masked individually by setting corresponding bits in the interrupt mask registers. Table 4-15 lists interrupt status and mask registers. The configuration of mask bits determines which events cause the immediate assertion of INT:

- When an unmasked interrupt status event is detected, the status bit is set and INT is asserted.
- When a masked interrupt status event is detected, the interrupt status bit is set, but INT is not affected.

Once asserted, INT remains asserted until all status bits that are unmasked and set have been read. Interrupt status bits are sticky and read-to-clear: Once set, they remain set until the register is read and the associated interrupt condition is not present. If a condition is still present and the status bit is read, although INT is deasserted, the status bit remains set.



To clear status bits set due to initiation of a path or block, the status bits must be read after the corresponding module is enabled and before normal operation begins. Otherwise, unmasking previously set status bits causes assertion of INT.

Table 4-15.	Interrupt Status	s Registers and	l Corresponding	Mask Registers—0x13
		,	. een eepenanig	

Interrupt Source Status Register	Interrupt Mask Register			
SRC Interrupt Status (Section 7.4.2)	SRC Interrupt Mask (Section 7.4.11)			
ASP RX Interrupt Status (Section 7.4.3)	ASP RX Interrupt Mask (Section 7.4.12)			
DAC Interrupt Status (Section 7.4.4)	DAC Interrupt Mask (Section 7.4.13)			
Detect Interrupt Status 1 (Section 7.4.5)	Detect Interrupt Mask 1 (Section 7.7.5)			
SRC Partial Lock Interrupt Status (Section 7.4.6)	SRC Partial Lock Interrupt Mask (Section 7.4.14)			
VP Monitor Interrupt Status (Section 7.4.7)	VP Monitor Interrupt Mask (Section 7.4.15)			
PLL Lock Interrupt Status (Section 7.4.8)	PLL Lock Mask (Section 7.4.16)			

As Table 4-16 indicates, interrupt sources are categorized into two groups:

- Condition-based interrupt source bits are set when the condition is present and they remain set until the register is read and the condition that caused the bit to assert is no longer present.
- Event-based interrupt source bits are cleared when read. In the absence of subsequent source events, reading one of these status bits returns a 0.

Group	Status Registers	Interrupt Source Type
Tip sense debounce (see Section 7.2.7)	TS_UNPLUG_DBNC	Event
	TS_PLUG_DBNC	Event
Channel Overflow Interrupt	CHA_OVFL	Event
(see Section 7.4.1)	CHB_OVFL	Event
Serial port	ASPRX_OVLD	Event
(see Section 7.4.2, Section 7.4.3)	ASPRX_ERROR	Event
	ASPRX_LATE	Event
	ASPRX_EARLY 1 ASPRX_NOLRCK 1	Event Condition
	SRC IUNLK	Condition
	SRC_ILK	Condition
Global (see Section 7.4.4)	PDN_DONE	Condition
Headset (see Section 7.4.5)	TIP_SENSE_PLUG	All are events.
	TIP_SENSE_UNPLUG	
DAC (see Section 7.4.6)	DAC_LK	Condition
VP monitor (see Section 7.4.7)	VPMON_TRIP	Condition
PLL (see Section 7.4.8)	PLL_LOCK	Condition
Tip sense plug/unplug status (see	TS_UNPLUG	Events. Although a true event interrupt
Section 7.4.9)	TS_PLUG	clears when read, these dynamically reflect
		the state of the debounced input signal.

Table 4-16. Interrupt Source Types

1. Reading this bit following an early LRCK/SM error/no LRCK returns a 1. Subsequent reads return a 0. Valid LRCK transitions or exiting the transmit overflow condition rearms the detection of the corresponding event. See Table 4-9 for details.

## 4.13 FILT+ Operation

FILT+ provides the internal voltage reference for the D/A converter. When powering-up the codec, FILT+ rises to its operating voltage in less than 10 ms when exiting from Power Down Mode (PDM) state.

If the integrated fractional-N PLL is enabled while the headphone interface is disabled when FILT+ is at its operating voltage, FILT+ will start discharging and drop to 0 V.

When the headphone interface is later enabled, it may take up to 1 second for FILT+ to rise again to its operating voltage. In this scenario, the headphone interface may begin operation before FILT+ is fully charged, causing unwanted distortion.

To prevent this issue, set PDN\_ALL and clear PLL\_START before applying any recommended power-up sequence.



## 5 System Applications

This section provides recommended procedures and instruction sequences for standard operations.

#### 5.1 Power-Up Sequence

Note: Set PDN\_ALL and clear PLL\_START before applying any recommended power-up sequence.

Ex. 5-1 is the procedure for implementing HP playback from the ASP. This example sequence configures the CS43L36 for SCLK = 12.288 MHz, LRCK = 48 kHz, and TDM playback, in Slave Mode.

#### Example 5-1. Power-Up Sequence

Apply all relevant power supplies, then assert RST before applying SCLK and LRCK to the CS43L36.         Wait 2.5 ms.       Power up the DAC.       Power Down Control 2. 0x1102       0x83         Reserved       100          DISCHARGE_FILT+       0       FILT+ is not clamped to ground.         SRC_PDN_OVERRIDE       0       SRC is powered up.         DAC_SRC_PDNB       1       DAC SRC is powered up.         Reserved       1	TEP	Task	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
Wait 25 ms.         Power up the DAC.         Power Up the DAC. <th< td=""><td></td><td></td><td></td><td></td><td></td></th<>					
Reserved DISCHARGE_FLIT+ SRC_PON_OVERRIDE Reserved DAC_SRC_PONB         100         FILT+ is not clamped to ground. SRC is powered up. SRC is powered up.           Configure the device's ASP and ASP SRC.         0         DAC SRC powered up.           All Configure switch from RCO to SCLK Reserved SRC PONB         0         DAC SRC is powered up.           4.1 Configure switch from RCO to SCLK Reserved SRC PONB STAT         0000 000 - SRC power down the Configure device's SCLK PRESENT         0.5CLK is present.           4.2 Power down the RCO.         Oscillator Switch Status. 0x1109         0x01           RCO.         Reserved OSC PONB STAT         0           A: Configure device's with the supplied         MCLK System Status         0           4: 4 Select MCLK source.         MCLK System Select. 0x1201         0x000 0           A: 5 Configure the FSYNC Preciod.         FSYNC Preciod. Upper Byte. 0x1205         0xFF           FSYNC Preciod.         FSYNC Preciod. Upper Byte. 0x120					
DISCHARGE_FILT+ SRC_PDN_OVERIDE Reserved DAC_SRC_PDNB         0 1         FILT+ is not clamped to ground.           Configure the device's ASP and ASP SRC.         0	3	Power up the DAC.	Power Down Control 2. 0x1102	0x83	
SRC PDN_GVERRIDE Reserved DAC_SRC P0NB         0         SRC is powered up.           Configure the device a ASP and ASP SRC.         0         DAC SRC is powered up.           Configure switch from RC0 to SCLK Reserved         0000 000				100	_
Reserved         0         DAC SRC is powered up.           Configure the device's ASP and ASP SRC.         1         -           4.1 Configure switch         Oscillator Switch Control. 0x1107         0x01           from RC0 to SCLK         Reserved         0000 0000 -           SCLK PRESENT         1         SCLK is present.           4.2 Power down the         Oscillator Switch Status. 0x1109         0x01           RC0.         Reserved         0000 0           OSC PDNB STAT         0         RC0 selected for internal MCLK           4.3 Configure device's         MCLK Signal.         Reserved           with the applied         Reserved         00000 0           MCLK Signal.         Reserved         00000 0           MCLK Signal.         Reserved         0            4.4 Select MCLK         MCLK Source Select. 0x1201         0x00           Source.         Reserved         0         0           MCLK Signal.         Reserved         0            4.4 Select MCLK         MCLK Source.         Select Not No         0           Source Reserved         0         0         Divide by 1.         1           4.5 Configure the FSYNC Period. Lower Byte. 0x1205         0xFF					
DAC_SRC_PONB         1         DAC_SRC is powered up.           Configure the device's ASP and ASP SRC.				-	SRC is powered up.
Configure the device's ASP and ASP SRC.         4.1 Configure switch       Osciliator Switch Control. 0x1107       0x01         from RC0 to SCLK.       Reserved       0000 000 —         4.2 Power down the RC0.       SCLK PRESENT       1       SCLK is present.         4.2 Power down the RC0.       SclK PRESENT       0       0000 0 —         4.3 Configure device's       MCLK Control. 0x1009       0x02         Internal sample rate with the applied with the applied MCLK signal.       Reserved       0000 00 —         4.4 Select MCLK       MCLK Source Select. 0x1201       0x00         4.4 Select MCLK       MCLK Source Select. 0x1201       0x00         4.5 Configure the FSYNC Period. Lower Byte. 0x1205       0xFF         FSYNC Period. Lower Byte. 0x1205       0xFF         FSYNC Period. Lower Byte. 0x1205       0x01         FSYNC Period. Upper Byte. 0x1205       0xFF         FSYNC Period. Upper Byte. 0x1205       0xFF         FSYNC Period. Upper Byte. 0x1205       0x01         FSYNC Period. Upper Byte. 0x1205       0xFF         FSYNC Period. The Synce Period. The Synce Period.       FSYNC Period. Upper Byte. 0x1205       0xFF         FSYNC Period. The Synce Period. The Synce Period.       FSYNC Period. The Synce Period.       FSYNC Period.         FSYNC Period. Dyper Byte.			DAC_SRC_PDNB	1	DAC SRC is powered up.
4.1 Configure switch       Oscillator Switch Control. 0x1107       0x01         1       Tom RCO to SCLK       Reserved       0000 000       —         4.2 Power down the       Oscillator Switch Status. 0x1109       0x01       =         RCO.       Reserved       0000 00       —       RCO powered down         OSC_SUS_SLE_STAT       0       RCO powered down       RCO selected for internal MCLK         4.3 Configure devices       MCLK Control. 0x1009       0x02       —         internal sample rate       Reserved       0000 00       —         with the applied       Reserved       00000 00       —         4.4 Select MCLK       MCLK Source Select. 0x1201       0x00       —         A.4 Select MCLK       MCLK Source Select. 0x1205       0xFF         FSYNC Period.       FSYNC Period. Upper Byte. 0x1205       0xFF         FSYNC Period.       FSYNC Period. Upper Byte. 0x1205       0xFF         FSYNC Period.       FSYNC Period. Upper Byte. 0x1203       0x11         A16 Configure the FSYNC Period.       FSYNC Period. Upper Byte. 0x1203       0x1F         Pulse width       FSYNC Period. Upper Byte. 0x1203       0x1F         Pulse width       FSYNC Period. Upper Byte. 0x1203       0x1F         Pulse width <t< td=""><td></td><td></td><td></td><td>1</td><td>-</td></t<>				1	-
from RC0 to SCLK.     Reserved     0000 000 -       4.2 Power down the RC0.     Oscillator Switch Status. 0x1109     0x01       8.2 Power down the RC0.     Oscillator Switch Status. 0x1109     0x01       8.2 Power down the RC0.     Oscillator Switch Status. 0x1109     0x01       8.3 Configure devices     RC0.     RC0 powered down Reserved     0       9.1 CKL Control. 0x1009     0x02       Internal sample rate with the applied MCLK signal.     Reserved     0       4.4 Select MCLK     Reserved     0       8.5 Configure the FSYNC Period.     FSYNC Period.     Divide by 1. Reserved       4.5 Configure the FSYNC Period.     FSYNC Period.     Divide by 1. SYNC Period.       FSYNC Period.     FSYNC Period.     O000000000000000000000000000000000000	4				
SCILK PRESENT         10000           4.2 Power down the RCO.         Oscillator Switch Status. 0x1109         0x01           4.2 Power down the RCO.         Reserved         00000         —           4.3 Configure devices         MCLK Control. 0x1009         0x02           internal sample rate with the applied         Reserved         000000         —           4.4 Select MCLK         MCLK Source Select. 0x1201         0x00         —           4.4 Select MCLK         MCLK Source Select. 0x1201         0x00         —           4.4 Select MCLK         MCLK Source Select. 0x1201         0x00         —           6.1         Reserved         0         000000         —           6.2         FSYNC Period, Lower Byte. 0x1205         0xFF         FSYNC Period, Lower Byte. 0x1205         0xFF           FSYNC Period, Lower Byte. 0x1205         0x7F         FSYNC PERIOD_UB         1111 1111         MCLK Source.           4.5 Configure the FSYNC PERIOD_UB         FSYNC PERIOD_UB         0000 00000 0000         —         —           4.6 Configure the FSYNC PERIOD_UB         FSYNC PERIOD_UB         0001 1111 LRCK is one SCLK Were byte.         =           4.7 Configure the ASP ASP ClcPC Configuration 1. 0x1207         0x00         —         =           6lock. <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
RCO.         Reserved OSC_PDNB_STAT OSC_SW_SEL_STAT         0000 0 RCO powered down RCO selected for internal MCLK           4.3 Configure device's internal sample rate with the applied WCLK signal.         Reserved Reserved         0000 00 NTERNAL_FS         Reserved           4.4 Select MCLK source.         MCLK Source Select. 0x1201         0x00 NCLKDIV         0            4.4 Select MCLK source.         MCLK Source Select. 0x1201         0x00 MCLKDIV         0            4.5 Configure the FSYNC Period, Lower Byte. 0x1205         0xFF             4.5 Configure the FSYNC Period, Lower Byte. 0x1206         0x00         0000 00000 SCLKs per LRCK lower byte.           4.6 Configure the FSYNC Period, Upper Byte. 0x1206         0x00             4.7 Configure the FSYNC Period, Upper Byte. 0x1203         0x1F             pulse width.         FSYNC PULSE_WIDTH_LB         0001 1111 LRCK is one SCLK Wide.            4.8 Configure the ASP coloc.         ASP Clock. Configuration 1. 0x1207         0x00            ASP Clock Configuration 1. 0x1207         0x00             ASP Clock Configuration 1. 0x1207         0x00             ASP Clock Configuration 1. 0x1207         0x00 <t< td=""><td></td><td></td><td>I LESEI VEU</td><td></td><td></td></t<>			I LESEI VEU		
Obsc         PDN B_STAT         Obsc         Obsc         PDN B_STAT         Other and the set of			Oscillator Switch Status. 0x1109	0x01	
OSC_SW_SEL_STAT         01         RCO selected for internal MCLK           4.3 Configure device's initi me applied with the applied MCLK signal.         Reserved Reserved         0000 00		RCO.			
4.3 Configure device's intermal sample rate with the applied MCLK signal.       MCLK Control. 0x1009       0x02         4.4 Select MCLK source.       Reserved MCLK signal.       0       -         4.4 Select MCLK source.       MCLK Source Select. 0x1201       0x00         6.5 Configure the FSVNC Period.       MCLK Source Select. 0x1205       0x00         7.5 Configure the FSVNC Period.       FSVNC Period, Lower Byte. 0x1205       0xFF         7.6 Configure the FSVNC Period.       FSVNC Period, Upper Byte. 0x1205       0x00         7.7 Configure Term       FSVNC PERIOD_LB       1111 1111 256 SCLKs per LRCK lower byte.         7.6 Configure the FSVNC Period.       FSVNC PERIOD_UB       00000 00000 SCLKs per LRCK lower byte.         7.7 Configure FSYNC pulse width.       FSVNC PERIOD_UB       00001 1111 LRCK is one SCLK Wide.         7.8 Configure the ASP clock.       ASP Clock Configuration 1.0x1207       0x00         7.8 SCLK EN clock.       ASP Clock Configuration 1.0x1207       0x00         7.8 Served clock.       ASP Clock Configuration 0.10x1208       0x10         7.9 SCLK EN clock.       ASP Clock Configuration 0.1208       0x10         7.8 SCLK EN clock.       ASP FClocL_OUT       0       LRCK is an input from an external source.         7.9 SCLK EN clock.       ASP FClocL_OUT       0       LRCK cloupt dive polarity for DAC is n			OSC_PDNB_STAT		RCO powered down RCO selected for internal MCI K
Internal sample rate with the applied MCLK signal.         Reserved Reserved         0000 00 0 0		4.3 Configure device's			
with the applied MCLK signal.         Internal sample rate is MCLK/256= 48 kHz.           4.4 Select MCLK source.         MCLK Source Select 0x1201         0x00           4.4 Select MCLK source.         MCLK Source Select 0x1201         0x00           4.5 Configure the FSYNC period.         FSYNC Period, Lower Byte. 0x1205         0xFF           4.5 Configure the FSYNC period.         FSYNC Period, Lower Byte. 0x1206         0x00           4.6 Configure the FSYNC period.         FSYNC Period, Upper Byte. 0x1206         0x00           7.7 Configure FSYNC         FSYNC Pulse Width. Lower Byte. 0x1203         0x1F           9ulse width.         FSYNC Pulse_Width_ Lower Byte. 0x1203         0x1F           FSYNC police         FSYNC Pulse_Width_ Lower Byte. 0x1207         0x00           clock.         ASP Clock Configuration 1. 0x1207         0x00           clock.         ASP Clock Configuration 1. 0x1207         0x00           ASP Clock Configuration 1. 0x1207         0x00         Clock configuration 1. 0x1207           ASP SCLK EN ASP_CLCPOL_OUT         0         LRCK is an input from an external source.           ASP_SPOL IN DAC ASP_SPOL         0         SCLK input drive polarity for DAC is normal.           4.9 Configure the ASP frame.         ASP Free Configuration. 0x1208         0x10           Reserved ASP_SPON         0		internal sample rate			
4.4 Select MCLK source.       MCLK Source Select. 0x1201       0x00         4.4 Select MCLK source.       MCLK Source Select. 0x1201       0x00         4.5 Configure the FSYNC period.       FSYNC Period, Lower Byte. 0x1205       0xFF         4.5 Configure the FSYNC period.       FSYNC Period, Lower Byte. 0x1206       0x00         FSYNC period.       FSYNC Period, Upper Byte. 0x1206       0x00         7 Configure TSYNC       FSYNC Period, Upper Byte. 0x1203       0x1F         9ulse width.       FSYNC Period, Upper Byte. 0x1203       0x1F         9ulse width.       FSYNC Period, Upper Byte. 0x1203       0x1F         6000       Reserved       0000       0000         600k.       ASP Clock Configuration 1. 0x1207       0x00         Reserved       0       ASP SCLK IN ASP_SCLK EN       0         600k.       ASP Clock Configuration 1. 0x1207       0x00         Reserved       0       ASP SCLK IN ASP_SCL CPOL_IN DAC       0         600k.       ASP FiceOL_OUT       0       LRCK is an input from an external source.         7       ASP_SCD_LIN DAC       0       SCLK input drive polarity for DAC is normal.         4.9 Configure the ASP frame.       ASP Frame Configuration. 0x1208       0x10       -         Reserved       000       -<		with the applied	INTERNAL_FS	1	
source.         Reserved MCLKDIV MCLK_SRC_SEL         0000 00 Divide by 1. 0 SICLK pin is MCLK source.           4.5 Configure the FSYNC period.         FSYNC Period, Lower Byte. 0x1205 FSYNC period.         0 SICLK pin is MCLK source.           4.6 Configure the FSYNC period.         FSYNC PERIOD_LB         1111 1111 256 SCLKs per LRCK lower byte.           4.6 Configure the FSYNC period.         FSYNC PERIOD_UB         0000 00000 SCLKs per LRCK lower byte.           4.7 Configure FSYNC pulse width.         FSYNC PULSE_WIDTH_LB         0001 1111 LRCK is one SCLK Wide.           4.8 Configure the ASP clock.         ASP Clock Configuration 1. 0x1207 ASP SCLK EN         00 ASP SCLK IS           4.9 Configure the ASP clock.         ASP Clock Configuration 1. 0x1207 ASP SCLK EN         0 ASP SCLK is an input from an external source.           4.9 Configure the ASP frame.         ASP Frame Configuration. 0x1208 ASP_ICPOL_OUT         0 LRCK is an input from an external source.           4.9 Configure the ASP frame.         ASP Frame Configuration. 0x1208 ASP_SOS0         0x10 Frame begins when LRCK transitions low to high ASP_SOS0           4.9 Configure the ASP frame.         Reserved Reserved         0000 ASP_STP         1 Frame begins when LRCK transitions low to high ASP_SOS0           4.10Configure serial port Receive Channel Select. 0x2501         0x04         Care SCLK frame start delay           4.10Configure serial port Receive Channel Select. 0x2501         0x04         SP RX CHB SEL				-	
4.5 Configure the FSYNC Period.       FSYNC Period, Lower Byte. 0x1205       0 SCLK pin is MCLK source.         4.5 Configure the FSYNC period.       FSYNC Period, Lower Byte. 0x1205       0 SCLK         4.6 Configure the FSYNC Period.       FSYNC Period, Lower Byte. 0x1206       0 0x00         4.7 Configure FSYNC       FSYNC Period, Lower Byte. 0x1203       0x1F         9ulse width.       FSYNC_PULSE_WIDTH_LB       000111111 LRCK is one SCLK Wide.         4.8 Configure the ASP clock.       FSYNC_PULSE_WIDTH_LB       0001         7 Served       00					
MCLK_SRC_SEL         0         SCLK pin is MCLK source.           4.5 Configure the FSYNC period.         FSYNC PEriod, Lower Byte. 0x1205         0xFF           4.6 Configure the FSYNC period.         FSYNC PERIOD_LB         1111 111 256 SCLKs per LRCK lower byte.           4.6 Configure the FSYNC period.         FSYNC PERIOD_UB         0000 00000 SCLKs per LRCK lower byte.           4.7 Configure FSYNC pulse width.         FSYNC PULSE_WIDTH_LB         0001 1111 LRCK is one SCLK Wide.           4.8 Configure the ASP clock.         ASP Clock Configuration 1.0x1207         0x00           Reserved clock.         ASP Clock Configuration 1.0x1207         0x00           Reserved clock.         ASP SCLK Is an input from an external source.           Reserved clock.         ASP SCPOL IN DAC         0           ASP_CPOL_IN         DACK output drive polarity for DAC is normal.           ASP_CPOL_IN         0         LRCK input drive polarity (pad to logic) is normal.           4.9 Configure the ASP frame.         ASP STP ASP_SOSO         0         LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SOSO           4.10Configure serial port Receive Channel Select. 0x2501         0x04         Zero SCLK frame start delay           4.10Configure the ASP frame.         Serial Port Receive Channel Select. 0x2501         0x04           Reserved positions.         Serial Port Receive Sample Rate. 0x2503 <td></td> <td>300106.</td> <td></td> <td></td> <td> Divide by 1</td>		300106.			 Divide by 1
4.5 Configure the FSYNC period.       FSYNC Period, Lower Byte. 0x1205       0xFF         4.6 Configure the FSYNC period.       FSYNC Period, Upper Byte. 0x1206       0x00         4.6 Configure the FSYNC period.       FSYNC Period, Upper Byte. 0x1206       0x00         4.7 Configure FSYNC       FSYNC Period, Upper Byte. 0x1203       0x1F         9ulse width.       FSYNC PULSE_WIDTH_LB       0001 1111 LRCK is one SCLK Wide.         4.8 Configure the ASP clock.       ASP Clock Configuration 1. 0x1207       0x00         7       Reserved ASP SCLK EN ASP SCLK EN ASP_SCLK IN       0					
4.6 Configure the FSYNC period.       FSYNC Deriod. Upper Byte. 0x1206       0x00         4.7 Configure FSYNC pulse width.       FSYNC PERIOD_UB       0000 0000 SCLKs per LRCK upper byte         4.7 Configure FSYNC pulse width.       FSYNC_PULSE_WIDTH_LB       0001 1111 LRCK is one SCLK Wide.         4.8 Configure the ASP clock.       ASP Clock Configuration 1. 0x1207       0x00         7       Reserved ASP_SCLK EN       0          6       ASP Clock Configuration 1. 0x1207       0x00         7       Reserved ASP_SCLK EN       0       ASP SCLK is an input from an external source.         8       Reserved ASP_SCPOL_IN_DAC       0       SCLK input drive polarity for DAC is normal.         4.9 Configure the ASP frame.       ASP Frame Configuration. 0x1208       0x10          7       Reserved ASP_STP       1       Frame begins when LRCK transitions low to high ASP_5050          4.10 Configure serial port       Serial Port Receive Channel Select. 0x2501       0x04          9       Seried Port Receive Sample Rate. 0x2503       0x8C          4.11Set receive sample rate.       Seried Port Receive Sample Rate. 0x2503       0x8C         4.11Set receive sample rate.       Seried Port Receive Sample Rate. 0x2601       0x40         8       Served       010		4.5 Configure the		0xFF	
FSYNC period.       FSYNC_PERIOD_UB       0000 00000 SCLKs per LRCK upper byte         4.7 Configure FSYNC pulse width.       FSYNC_PUlse Width, Lower Byte. 0x1203       0x1F         4.8 Configure the ASP clock.       FSYNC_PULSE_WIDTH_LB       0001 1111 LRCK is one SCLK Wide.         4.8 Configure the ASP clock.       ASP Clock Configuration 1. 0x1207       0x00         Reserved ASP SCLK EN ASP_CPOL_TONDAC       0       ASP SCLK disabled.         ASP_LCPOL_OUT ASP_LCPOL_OUT       0       LRCK output drive polarity for DAC is normal.         ASP_LCPOL_OUT ASP_LCPOL_OUT       0       LRCK output drive polarity is normal.         4.9 Configure the ASP frame.       ASP Frame Configuration. 0x1208       0x10         4.9 Configure serial port Serial Port Receive Channel Select. 0x2501       0x04          4.10 Configure serial port Serial Port Receive Channel Select. 0x2501       0x04          receive channel positions.       SP_RX_CHB_SEL SP_RX_CHB_SEL       01       SP RX Channel B position is 1. SP_RX_CHB_SEL         4.11 Set receive sample rate.       Serial Port Receive Sample Rate. 0x2503       0x8C         4.12 Configure the SRC sample rate       SRC Nput Sample Rate. 0x2601       0x40         Reserved sample rate       SP RX Channel A position is 0.       01100		FSYNC period.	FSYNC PERIOD LB	1111 1111	256 SCLKs per LRCK lower byte.
4.7 Configure FSYNC       FSYNC Pulse Width, Lower Byte. 0x1203       0x1F         9ulse width.       FSYNC_PULSE_WIDTH_LB       0001 1111 LRCK is one SCLK Wide.         4.8 Configure the ASP       ASP Clock Configuration 1. 0x1207       0x00         clock.       ASP SCLK EN       0       ASP SCLK disabled.         ASP_HYBRID_MODE       0       LRCK is an input from an external source.         Reserved       0       -         ASP_SCPUL IN DAC       0       SCLK input drive polarity for DAC is normal.         ASP_LCPOL_OUT       0       LRCK output drive polarity is normal.         ASP_SCPUL IN DAC       0       -         ASP_LCPOL_OUT       0       LRCK input polarity (pad to logic) is normal.         4.9 Configure the ASP       ASP Frame Configuration. 0x1208       0x10         frame.       Reserved       000       -         ASP_STP       1       Frame begins when LRCK transitions low to high ASP_Stop         ASP_STP       1       Frame begins when LRCK transitions low to high ASP_Stop         ASP_STP       0       LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_FSD         4.10Configure serial port Secial Port Receive Channel Select. 0x2501       0x04         receive channel positions.       SP_RX_CHB_SEL       01       SP RX Channel A position is 1. <td></td> <td>4.6 Configure the</td> <td>FSYNC Period, Upper Byte. 0x1206</td> <td>0x00</td> <td></td>		4.6 Configure the	FSYNC Period, Upper Byte. 0x1206	0x00	
pulse width.         FSYNC_PULSE_WIDTH_LB         0001 1111 LRCK is one SCLK Wide.           4.8 Configure the ASP clock.         ASP Clock Configuration 1. 0x1207         0x00           ASP SCLK EN ASP_SCLK EN ASP_COPOL_IN_DAC         0         —           ASP_LOPOL_OUT ASP_LCPOL_OUT         0         ASP_CLK is an input from an external source.           ASP_LCPOL_OUT ASP_LCPOL_OUT         0         LRCK is an input from an external source.           4.9 Configure the ASP frame.         ASP Frame Configuration. 0x1208         0x10           4.9 Configure the ASP frame.         ASP Frame Configuration. 0x1208         0x10           4.9 Configure serial port Serial Port Receive Channel Select. 0x2501         0x04         LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_5050           4.10 Configure serial port Serial Port Receive Channel Select. 0x2501         0x04         SP_RX_CHB_SEL 01         01           9         Serial Port Receive Sample rate.         Serial Port Receive Sample Rate. 0x2503         0x8C           4.11 Set receive sample rate.         Serial Port Receive Sample Rate. 0x2503         0x8C           4.12 Configure the SRC sample rate         Serial Port Receive Sample Rate. 0x2601         0x40		FSYNC period.	FSYNC_PERIOD_UB	0000 0000	00 SCLKs per LRCK upper byte
4.8 Configure the ASP clock Configuration 1. 0x1207       0x00         AsP Clock Configuration 1. 0x1207       0x00         AsP SCLK EN       0         ASP SCLK EN       0         ASP SCLK EN       0         ASP SCLK EN       0         ASP SCLK IN       0         ASP SCLK EN       0         ASP SCLK INDUCE       0         ASP SCPOL IN DAC       0         ASP_LCPOL_OUT       0         LRCK output drive polarity for DAC is normal.         ASP_LCPOL_IN       0         4.9 Configure the ASP frame Configuration. 0x1208       0x10         Reserved       00         ASP_STP       1         Frame       Reserved         ASP_STP       1         Frame begins when LRCK transitions low to high ASP_FSD         ASP_STP       1         Frame begins when LRCK transitions low to high ASP_FSD         ASP_STP       1         Frame begins when LRCK transitions low to high ASP_FSD         ASP_CHA_SEL       000         ASP_CHA_SEL       000         ASP_STP       1         Frame begins when LRCK transitions low to high ASP_FSD         ASP_CHA_SEL       0000         Zero SCLK frame start d		4.7 Configure FSYNC	FSYNC Pulse Width, Lower Byte. 0x1203	0x1F	
clock.       Reserved ASP SCLK EN ASP SCLK KN ASP_HYBRID_MODE       00 ASP SCLK disabled.         ASP_SCPOL_IN_DAC       0 ASP_SCPOL_OUT       0 CLRCK is an input from an external source.         ASP_SCPOL_OUT       0 ASP_LCPOL_OUT       0 CLRCK output drive polarity for DAC is normal.         ASP_SCPOL_OUT       0 ASP_SCPOL_OUT       0 CLRCK output drive polarity is normal.         4.9 Configure the ASP frame.       ASP Frame Configuration. 0x1208       0x10         Reserved       000          ASP_SOS0       0 CLRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U ASP_SOS0       0000         4.10 Configure serial port       Serial Port Receive Channel Select. 0x2501       0x04         receive channel       Reserved       0000          positions.       SP_RX_CHB_SEL       01       SP RX Channel B position is 1.         SP_RX_CHA_SEL       00       SP RX Channel A position is 0.         4.11 Set receive sample       Reserved       000          rate.       Serial Port Receive Sample Rate. 0x2503       0x8C          4.12Configure the SRC       SRC Input Sample Rate. 0x2601       0x40          sample rate       Reserved       010          sample rate       Reserved       010		pulse width.	FSYNC_PULSE_WIDTH_LB	0001 1111	LRCK is one SCLK Wide.
ASP SCLK EN       0       ASP SCLK disabled.         ASP_SCLK EN       0       ASP SCLK disabled.         ASP_TYBRID_MODE       0       LRCK is an input from an external source.         Reserved       0			ASP Clock Configuration 1. 0x1207	0x00	
ASP_HYBRID_MODE       0       LRCK is an input from an external source.         Reserved       0		clock.			
Reserved       0       —         ASP_SCPOL_IN_DAC       0       SCLK input drive polarity for DAC is normal.         ASP_LCPOL_OUT       0       LRCK output drive polarity is normal.         ASP_LCPOL_IN       0       LRCK input polarity is normal.         4.9 Configure the ASP       ASP Frame Configuration. 0x1208       0x10         frame.       Reserved       000       —         ASP_STP       1       Frame begins when LRCK transitions low to high ASP_5050         ASP_FSD       0000       LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U OV Zero SCLK frame start delay         4.10Configure serial port       Serial Port Receive Channel Select. 0x2501       0x04         receive channel positions.       SP_RX_CHA_SEL       01       SP RX Channel B position is 1.         SP_RX_CHA_SEL       01       SP RX Channel A position is 0.       SP RX Channel A position is 0.         4.11Set receive sample       Serial Port Receive Sample Rate. 0x2503       0x8C         rate.       Serial Port Receive Sample Rate. 0x2503       0x8C         Reserved       00       -         sample rate       SRC Input Sample Rate. 0x2601       0x40         sample rate       SRC Input Sample Rate. 0x2601       0x40			ASP_SCLK_EN ASP_HYBRID_MODE	-	
ASP_LCPOL_OUT       0       LRCK output drive polarity is normal.         4.9 Configure the ASP frame Configuration. 0x1208       0x10         frame.       ASP_STP       1         ASP_5050       0       LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U         ASP_FSD       0000          4.10Configure serial port       Serial Port Receive Channel Select. 0x2501       0x04         receive channel positions.       SP_RX_CHB_SEL       01       SP RX Channel B position is 1.         SP_RX_CHA_SEL       00       SP RX Channel A position is 0.       SP RX Channel A position is 0.         4.11Set receive sample rate.       Serial Port Receive Sample Rate. 0x2503       0x8C          4.12Configure the SRC sample Rate.       SRC Input Sample Rate. 0x2601       0x40          4.12Configure the SRC sample rate       SRC Input Sample Rate. 0x2601       0x40			Reserved	-	
ASP_LCPOL_IN       0       LRCK input polarity (pad to logic) is normal.         4.9 Configure the ASP frame.       ASP Frame Configuration. 0x1208       0x10         Reserved       000          ASP_STP       1       Frame begins when LRCK transitions low to high ASP_5050         ASP_FSD       0       LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U O00         Zero SCLK frame start delay       Serial Port Receive Channel Select. 0x2501       0x04         receive channel positions.       Reserved SP_RX_CHB_SEL       001          4.11 Set receive sample rate.       Serial Port Receive Sample Rate. 0x2503       0x8C         4.12Configure the SRC sample rate       SRC Input Sample Rate. 0x2601       0x40         Asserved       010          SP_RX_FS       01100       SP receive sample rate = 48 kHz.				-	SCLK input drive polarity for DAC is normal.
4.9 Configure the ASP frame Configuration. 0x1208       0x10         frame.       ASP Frame Configuration. 0x1208       0x10         ASP_frame.       Reserved       000          ASP_STP       1       Frame begins when LRCK transitions low to high ASP_5050         ASP_FSD       0       LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U         4.10Configure serial port       Serial Port Receive Channel Select. 0x2501       0x04         receive channel       Reserved       0000          positions.       SP_RX_CHB_SEL       01       SP RX Channel B position is 1.         SP_RX_CHA_SEL       01       SP RX Channel A position is 0.       SP RX Channel A position is 0.         4.11Set receive sample rate.       Reserved       010          4.12Configure the SRC sample rate       SRC Input Sample Rate. 0x2601       0x40         sample rate       SRC Input Sample Rate. 0x2601       0x40					
frame.       Reserved ASP_STP ASP_5050 ASP_FSD       000 0          4.10Configure serial port receive channel positions.       Serial Port Receive Channel Select. 0x2501 SP_RX_CHB_SEL SP_RX_CHA_SEL       0x04         4.11Set receive sample rate.       Reserved SP_RX_CHA_SEL       01 SP_RX_CHA_SEL       00 SP_RX Channel B position is 1. SP_RX_CHA_SEL         4.11Set receive sample rate.       Serial Port Receive Sample Rate. 0x2503       0x8C         4.12Configure the SRC sample rate       SRC Input Sample Rate. 0x2601       0x40         4.12Configure the SRC sample rate       SRC Input Sample Rate. 0x2601       0x40		4.9 Configure the ASP		-	1 1 7 (1 3 - 7
ASP_STP ASP_5050 ASP_FSD       1 ASP_5050 000       Frame begins when LRCK transitions low to high LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/U 2ero SCLK frame start delay         4.10Configure serial port receive channel positions.       Serial Port Receive Channel Select. 0x2501       0x04         Reserved rate.       Reserved SP_RX_CHA_SEL       0000 01          4.11Set receive sample rate.       Serial Port Receive Sample Rate. 0x2503       0x8C         4.11Set receive sample rate.       Serial Port Receive Sample Rate. 0x2503       0x8C         4.12Configure the SRC sample rate       SRC Input Sample Rate. 0x2601       0x40         4.12Configure the SRC sample rate       SRC Input Sample Rate. 0x2601       0x40					_
ASP_FSD     000     Zero SCLK frame start delay       4.10Configure serial port receive channel positions.     Serial Port Receive Channel Select. 0x2501     0x04       Reserved positions.     Reserved SP_RX_CHB_SEL SP_RX_CHA_SEL     0000     —       4.11Set receive sample rate.     Serial Port Receive Sample Rate. 0x2503     0x8C       4.11Set receive sample rate.     Serial Port Receive Sample Rate. 0x2503     0x8C       4.12Configure the SRC sample rate     SRC Input Sample Rate. 0x2601     0x40       4.12Configure the SRC sample rate     SRC Input Sample Rate. 0x2601     0x40			ASP STP		Frame begins when LRCK transitions low to high
4.10Configure serial port Serial Port Receive Channel Select. 0x2501       0x04         receive channel positions.       Reserved       0000          SP_RX_CHB_SEL       01       SP RX Channel B position is 1.         SP_RX_CHA_SEL       00       SP RX Channel A position is 0.         4.11Set receive sample rate.       Serial Port Receive Sample Rate. 0x2503       0x8C         rate.       Reserved SP_RX_FS       0100          4.12Configure the SRC sample rate       SRC Input Sample Rate. 0x2601       0x40         sample rate       Reserved O10       010			ASP_5050 ASP_ESD		LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/UE Zero SCI K frame start delay
receive channel positions.     Reserved SP_RX_CHB_SEL SP_RX_CHA_SEL     0000 01 SP_RX Channel B position is 1. SP_RX Channel A position is 0.       4.11 Set receive sample rate.     Serial Port Receive Sample Rate. 0x2503     0x8C       4.12 Configure the SRC sample rate     SRC Input Sample Rate. 0x2601     0x40       Reserved     010        4.12 Configure the SRC sample rate     SRC Input Sample Rate. 0x2601     0x40		410Configure serial port	-		
positions.       SP_RX_CHB_SEL SP_RX_CHA_SEL       01 00       SP RX Channel B position is 1. SP RX Channel A position is 0.         4.11Set receive sample rate.       Serial Port Receive Sample Rate. 0x2503       0x8C         Reserved SP_RX_FS       100 0 100          4.12Configure the SRC sample rate       SRC Input Sample Rate. 0x2601       0x40         Reserved       010          4.12Configure the SRC sample rate       Reserved       010		receive channel			_
4.11 Set receive sample rate.       Serial Port Receive Sample Rate. 0x2503       0x8C         Reserved SP_RX_FS       100 0 1100          4.12Configure the SRC sample rate       SRC Input Sample Rate. 0x2601       0x40         Reserved       010		positions.	SP_RX_CHB_SEL	01	
rate.     Reserved SP_RX_FS     100 0 1100     —       4.12Configure the SRC sample rate     SRC Input Sample Rate. 0x2601     0x40       Reserved     010     —					SP RX Channel A position is 0.
SP_RX_FS     0 1100     SP receive sample rate = 48 kHz.       4.12Configure the SRC sample rate and the samp					
4.12Configure the SRC sample rate     SRC Input Sample Rate. 0x2601     0x40       Sample rate     Reserved     010		ומוכ.			
sample rate Reserved 010 —					
SRC_SDIN_FS 00000 ASP sample rate is autodetected.					_
			SRC_SDIN_FS	00000	ASP sample rate is autodetected.



#### Example 5-1. Power-Up Sequence (Cont.)

TEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
		ASP Receive DAI0 Channel 2 Phase and Resolution. 0x2A05	0x02	
	sample.	Reserved ASP_RX0_CH2_AP	0 0	In 50/50 mode, channel data valid if LRCK is low.
		Reserved ASP RX CH2 RES	00 00 10	Size is 24 bits per sample.
		ASP Receive DAI0 Channel 2 Bit Start MSB. 0x2A06	0x00	Size is 24 bits per sample.
	the Channel 2 MSB with respect to SOF.	Reserved ASP_RX0_CH2_BIT_ST_MSB	0000 000	ASP receive bit start MSB = 0.
	4.15Configure location of the Channel 2 LSB	ASP Receive DAI0 Channel 2 Bit Start LSB. 0x2A07	0x18	
	with respect to SOF.			OASP transmit bit start LSB = 24.
	4.16Disable the SRC bypass.	Serial Port SRC Control. 0x1007 Reserved	0x10 0001	
		I2C_DRIVE Reserved	0001	<sup>—</sup> I <sup>2</sup> C output drive strength normal
		Reserved	0	SRC not bypassed for DAC path
5	Enable SCLK.	ASP Clock Configuration 1. 0x1207	0x20	
		Reserved ASP_SCLK_EN ASP_HYBRID_MODE	00 1 0	— ASP SCLK enabled. LRCK is an input generated from SCLK.
		Reserved ASP_SCPOL_IN_DAC ASP_LCPOL_OUT ASP_LCPOL_IN	0 0 0 0	— SCLK input drive polarity for DAC is normal. LRCK output drive polarity is normal. LRCK input polarity (pad to logic) is normal.
3	Configure the DAC.	DAC Control 1. 0x1F01	0x00	
		Reserved DACB_INV DACA_INV	0000 00 0 0	— DACA signal not inverted. DACB signal not inverted.
7	<b>e</b> 11 1	e volume controls and DAC source selects.		
	7.1 Set Mixer A input to 0 dB.	Channel A Input Volume. 0x2301	0x00	
		Reserved CHA_VOL	00 00 0000	 Input A is set to 0 dB.
		Channel B Input Volume. 0x2303	0x00	
	0 dB.	Reserved CHB_VOL	00 00 0000	 Input B is set to 0 dB.
3	Configure the HP control.		0x03	
		Reserved ANA_MUTE_B ANA_MUTE_A FULL_SCALE_VOL Reserved	0000 0 1 1	— Channel B is unmuted. Channel A is unmuted. Full-scale volume is -6dB for headphone output. —
9	Power up the DAC/HP.	Power Down Control 1. 0x1101	0x96	
		Reserved ASP_DAI_PDN MIXER_PDN	1 0 0 1	ASP input path is powered up. Mixer is powered up.
		Reserved		
		Reserved HP_PDN Reserved PDN ALL	0 11 0	HPOUT powered up. — DAC powered up.



#### 5.2 Power-Down Sequence

Ex. 5-2 is the procedure for powering down the HP playback.

#### Example 5-2. Power-Down Sequence

ep Task	(	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
	figure the DAC/volume		VALUE	BESONE HON
	•	Channel A Input Volume. 0x2301	0x3F	
		Reserved	00	
		CHA_VOL		Input A is muted.
1.2	Mute Volume B input.	Channel B Input Volume. 0x2303	0x3F	
		Reserved CHB VOL	00	 Input B is muted.
1 2	Mute Channel A and	—	0x0F	Input B is indied.
1.5	B inputs.	Reserved	0000	
	•	ANA MUTE B	1	— Channel B is muted.
		ANA_MUTE_A	1	Channel A is muted.
		FULL_SCALE_VOL Reserved	1 1	Full-scale volume is –6 dB for headphone output.
1.4	Disable SCLK.	ASP Clock Configuration 1. 0x1207	0x00	
		Reserved	00	_
		ASP_SCLK_EN	0	ASP SCLK disabled.
		ASP_HYBRID_MODE Reserved	0 0	LRCK is an output generated from SCLK.
		ASP SCPOL IN DAC	0	 SCLK input drive polarity for DAC is normal.
		ASP_LCPOL_OUT	0	LRCK output drive polarity is normal.
		ASP_LCPOL_IN	0	LRCK input polarity (pad to logic) is normal.
Powe ampl	er down the HP	Power Down Control 1. 0x1101	0xFE	
ampi	liner.	Reserved ASP DAI PDN	1	— ASP input path is powered down
		MIXER PDN	1	Mixer is powered down
		Reserved	1	
		HP_PDN Reserved	1 11	HPOUT powered down
		PDN_ALL	0	DAC powered up
		Power Down Control 2. 0x1102	0x8C	
SRC		Reserved	100	
		DISCHARGE_FILT+ SRC PDN OVERRIDE	0 1	FILT+ is not clamped to ground. SRC is powered down.
		Reserved	1	
		DAC_SRC_PDNB	0	DAC SRC is powered down.
Dow	er down the DAC.	Reserved Power Down Control 1. 0x1101	0 0xFF	_
FUW	ei dowii ille DAC.	Reserved	1	_
		ASP DAI PDN	1	ASP input path is powered down
		MIXER_PDN	1	Mixer is powered down
		Reserved HP PDN	1	— HPOUT powered down
		Reserved	11	— .
		PDN_ALL	1	DAC powered down.
	d PDN_DONE to irm that the DAC is	DAC Interrupt Status. 0x1308	0x01	
	pletely powered down.	Reserved PDN DONE	0000 000 1	Power-down done.
Repe	eat Step 5 until the PDI	N_DONE status bit indicates the DAC has		
Disch	harge the capacitor	Power Down Control 2. 0x1102	0x9C	
attac	ched to the FILT+ pin.	Reserved	100	_
		DISCHARGE FILT+	1	FILT+ is clamped to ground.
		SRC_PDN_OVERRIDE	1 1	SRC is powered down.
		Reserved DAC_SRC_PDNB	0	— DAC SRC is powered down.
		Reserved	ŏ	—
	quired, remove the SCL	0		
If roo	uired, remove all relev	ant power supplies from the DAC.		

## 5.3 Page 0x30 Read Sequence

The following sequence is required to read from Page 0x30:

- 1. Power up Page 0x30 by clearing bit 7 of register 0x1102.
- 2. Enable Page 0x30 reads by writing the value 0x01 to register 0x1801.



3. Perform the read from Page 0x30.

## 5.4 PLL Clocking

Data-path logic is in the MCLK domain, where SCLK is expected to be 12 or 24 MHz. For clocking scenarios where ASP\_SCLK is neither 12 nor 24 MHz, the PLL must be turned on to provide the desired internal MCLK. At startup, the system sets the SCLK bypass as default mode and switches to PLL output after it settles. PLL start-up time is a maximum of 1 ms.

## 5.5 VD\_FILT/VL ESD Diode

Note the following:

- If VD\_FILT is supplied externally, VL must be supplied before VD\_FILT.
- If the internal LDO is enabled, it generates VD\_FILT from VL.
- If the LDO is disabled (DIGLDO\_PDN asserted) and VD\_FILT is supplied externally; however, the LDO diode could be forward biased in cases where VD\_FILT is supplied first.
- If the LDO is disabled and VD\_FILT and VL are respectively powered via separate 1.2- and 1.8-V supplies, it is recommended to have an ESD diode between VD\_FILT and VL.



# 6 Register Quick Reference

Table 6-1 lists the register page addresses for each module.

Module Group	Page	Module	Reference
Chip-Level Analog Input Analog Outputs Internal Modules	0x10	Global	Section 6.1 on p. 53
	0x11	Power-down and headset detect	Section 6.2 on p. 54
	0x12	Clocking	Section 6.3 on p. 55
	0x13	Interrupt	Section 6.4 on p. 55
	0x14	Reserved	_
	0x15	Fractional-N PLL	Section 6.5 on p. 56
	0x16–0x18	Reserved	_
	0x19	Headphone load detect	Section 6.6 on p. 57
	0x1A	Reserved	_
Analog Input	0x1B	Headset Interface	Section 6.7 on p. 57
	0x1E	Reserved	_
Analog Outputs	0x1F	DAC	Section 6.8 on p. 58
	0x20	HP control	Section 6.9 on p. 58
	0x21	Class H	Section 6.10 on p. 58
	0x22	Reserved	_
Internal Modules	0x23	Mixer volume	Section 6.11 on p. 58
	0x24	Reserved	_
	0x25	AudioPort interface	Section 6.12 on p. 59
	0x26	SRC	Section 6.13 on p. 59
	0x27	Reserved	—
Serial Ports	0x28	Reserved	_
	0x29	Reserved	_
	0x2A	ASP receive	Section 6.14 on p. 59
—	0x2B-0x2F	Reserved	—
ID registers	0x30	ID registers	Section 6.15 on p. 60
—	0x31–0xFF	Reserved	_

#### Table 6-1. Register Base Addresses

#### Notes:

- · Default values are shown below the bit field names.
- Default bits marked "x" are reserved or undetermined.
- Fields shown in red are controls that are also located in the VP power supply domain.
- Fields shown in turquoise are status indicators from the VP power supply domain that are selectively raw or sticky.
- Fields shown in orange are affected by the FREEZE bit (see p. 60).

### 6.1 Global Registers

	I <sup>2</sup> C Address: 10010(AD1)(AD0)[R/W] through 10010(AD1)(AD0)0 = 0x94(Write); 10010(AD1)(AD0)1 = 0x95 (Read) Page 0x10—Global Registers													
Address	Function	7	6	5	4	3	2	1	0					
0x00	Control Port Page			1		PAGE								
		0	0	0	1	0	0	0	0					
0x01–0x04	Reserved					_								
		x	х	х	х	х	х	х	х					
0x05	Revision ID (Read		ARE	EVID			MT	LREVID						
p. 60	Only)	x	x	х	х	x	х	х	х					
0x06	Freeze Control				_	•			FREEZE					
p. 60		0	0	0	0	0	0	0	0					
0x07	Serial Port SRC Control		-	_		I2C_DRIVE	_	SRC_ BYPASS_DAC	_					
p. 61		0	0	0	1	0	0	0	0					



	I <sup>2</sup> C Addr	ess: 10010(AD1)(	AD0)[R/W] throug			vrite); 10010(AD1)	(AD0)1 = 0x9	95 (Read)	
A	Function			age 0x10—Glo		<u> </u>	•		
Address 0x08	MCLK Status (Read Only)	7	6	5		3	2	1 INTERNAL_ FS_STAT	0
p. 61		0	0	0	0	0	0	x	0
0x09	MCLK Control			-	_			INTERNAL_FS	—
p. 61		0	0	0	0	0	0	1	0
0x0A	Soft Ramp Rate		ASR_R	RATE			DS	R_RATE	
p. 61		1	0	1	0	0	1	0	0
0x0B	Slow Start Enable	—	SL	.OW_START_E	N			_	
p. 62		0	1	1	1	0	0	0	0
0x0C-0x0D	Reserved		•		-	<u> </u>			
		x	x	x	х	x	х	x	x
0x0E	I <sup>2</sup> C Debounce	120	C_SDA_DBNC_CN	IT	I2C_SDA DBNC_EN	12C	_SCL_DBNC	_CNT	I2C_SCL DBNC_EN
p. 62		1	0	0	0	1	0	0	0
0x0F	I <sup>2</sup> C Stretch				I2C_ST	RETCH			
p. 62		0	0	0	0	0	0	1	1
0x10	I <sup>2</sup> C Timeout	MAS_I2C_ NACK	MAS_TO_DIS	MAS_1	FO_SEL	ACC_TO_DIS		ACC_TO_SEL	
p. 62		1	0	1	1	0	1	1	1
0x11–0x7F	Reserved		•		-	<u> </u>			
		х	х	х	х	х	х	х	х

## 6.2 Power-Down and Headset-Detect Registers

	I <sup>2</sup> C Addres	s: 10010(AD1)	(AD0)[R/W] thro	ugh 10010(AD1)	(AD0)0 = 0x94(W	/rite); 10010(AD	1)(AD0)1 = 0x95	(Read)			
			Page 0x11—F	ower-Down and	I Headset-Detect	t Registers					
Address	Function	7	6	5	4	3	2	1	0		
0x00	Control Port Page	PAGE									
		0	0	0	1	0	0	0	1		
0x01	Power Down Control 1	_	ASP_DAI_ PDN	MIXER_PDN		HP_PDN	-	_	PDN_ALL		
p. 63		1	1	1	1	1	1	1	1		
0x02	Power Down Control 2		_		DISCHARGE_ FILT+	SRC_PDN OVERRIDE	_	DAC_SRC_ PDNB	—		
p. 63		1	0	0	0	0	1	0	0		
0x03	Power Down Control 3			_			VPMON_ PDNB	-	_		
p. 64		0	0	1	0	0	0	0	0		
0x04-0x06	Reserved				-	_	•				
		x	x	х	x	x	x	x	x		
0x07	Oscillator Switch Control				_				SCLK PRESENT		
p. 64		0	0	0	0	0	0	0	0		
0x08	Reserved				_	_			•		
		x	x	x	x	x	x	x	x		
0x09	Oscillator Switch Status (Read Only)			—			OSC_PDNB_ STAT	OSC_SW_	SEL_STAT		
p. 64		0	0	0	0	0	1	0	1		
0x0A-0x12	Reserved				-	_					
		x	x	x	x	x	x	x	x		
0x13	Tip Sense Control 1	TS_INV	—	TS_	FALL_DBNCE_T	IME	TS_	RISE_DBNCE_T	IME		
p. 64		0	0	0	1	1	0	1	1		
0x15	Tip Sense Indicator Status (Read Only)		-			TS_UNPLUG_ DBNC	TS_PLUG_ DBNC	-	_		
p. 65		0	0	0	0	x	x	x	х		
0x16-0x7F	Reserved				_	<u> </u>	•	-			
		х	x	x	x	x	x	x	x		



# 6.3 Clocking Registers

	I <sup>2</sup> C Address	s: 10010(AD1)(/		ough 10010(AD1)(		Vrite); 10010(AD	1)(AD0)1 = 0x95	(Read)			
				Page 0x12—Cloci	king Registers						
Address	Function	7	6	5	4	3	2	1	0		
0x00	Control Port Page				PA	GE					
		0	0	0	1	0	0	1	0		
0x01	MCLK Source Select			-	-			MCLKDIV	MCLK_SRC_ SEL		
p. 65		0	0	0	0	0	0	0	0		
0x02	Reserved				_	_		•	•		
		x	x	x	x	x	x	x	x		
0x03	FSYNC Pulse Width				FSYNC_PULS	E_WIDTH_LB					
p. 66	Lower Byte	0	0	0	0	0	0	0	0		
0x04	FSYNC Pulse Width			_			FSYN	C_PULSE_WIDT	TH_UB		
p. 66	Upper Byte	0	0	0	0	0	0	0	0		
0x05	FSYNC Period Lower				FSYNC_P	ERIOD_LB	1				
p. 66	Byte	1	1	1	1	1	0	0	1		
0x06	FSYNC Period Upper			_			FSYNC_PI	ERIOD_UB	RIOD_UB		
p. 66	Byte	0	0	0	0	0	0	0	0		
0x07	ASP Clock Configuration 1	-	_	ASP_SCLK_ EN	ASP HYBRID_ MODE	—	ASP_SCPOL_ IN_DAC	ASP_LCPOL_ OUT	ASP_LCPOL_ IN		
p. 66		0	0	0	0	0	0	0	0		
0x08	ASP Frame		_		ASP_STP	ASP_5050		ASP_FSD			
p. 67	Configuration	0	0	0	1	0	0	0	0		
0x09	Fs Rate Enable			_				FS_EN			
p. 67		0	0	0	0	0	0	0	0		
0x0A	Input ASRC Clock			_	_		1	CLK_IAS	SRC_SEL		
p. 67	Select	0	0	0	0	0	0	0	0		
0x0B	Reserved	-	-	-	_	_	-	1	-		
		х	х	x	х	х	x	x	х		
0x0C	PLL Divide			-	_			SCLK_	PREDIV		
p. 67	Configuration 1	0	0	0	0	0	0	0	0		
0x0D–0x7F	Reserved				-	_		•			
		х	х	х	х	х	х	х	х		

## 6.4 Interrupt Registers

	I <sup>2</sup> C Addres	s: 10010(AD1)	(AD0)[R/W] throu	igh 10010(AD1)	(AD0)0 = 0x94 (W	/rite); 10010(AD	1)(AD0)1 = 0x95	(Read)	
			Р	age 0x13—Inter	rupt Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PAG	GE	-		
		0	0	0	1	0	0	1	1
0x01	Reserved				-	-			
		х	х	х	х	х	x	х	х
0x02	Channel Overflow			-	_			CHA_OVFL	CHB_OVFL
p. 68	Interrupt Status (Read Only)	0	0	0	0	х	x	х	х
0x03	SRC Interrupt Status			_			SRC_IUNLK	_	SRC_ILK
p. 68	(Read Only)	0	0	0	0	x	x	х	x
0x04	ASP RX Interrupt Status (Read Only)		_		ASPRX_OVLD	ASPRX_ ERROR	ASPRX_LATE	ASPRX_ EARLY	ASPRX NOLRCK
p. 68		0	0	0	х	х	x	х	х
0x05–0x07	Reserved					-			
		х	х	х	х	х	х	х	х
0x08	DAC Interrupt Status				_				PDN_DONE
p. 69	(Read Only)	0	0	0	0	0	0	x	x
0x09	Detect Status 1 (Read Only)	_	TIP_SENSE_ PLUG	TIP_SENSE_ UNPLUG			_		
p. 69		х	x	x	x	x	x	x	x
0x0A	Reserved		-		-	-			
		х	х	х	х	х	x	x	x



	I <sup>2</sup> C Addres	s: 10010(AD1	I)(AD0)[R/W] throu	• •	<i>// / // // // // // // // // // // // /</i>	Vrite); 10010(AD	1)(AD0)1 = 0x95	5 (Read)	
				-	errupt Registers				
Address	Function	7	6	5	4	3	2	1	0
0x0B	DAC Lock Status (Read Only)	—	DAC_UNLK		_		DAC_LK	-	_
p. 69	(Read Only)	х	x	х	х	х	х	х	x
0x0C	Reserved				-	_			
		x	х	x	х	х	х	х	х
0x0D	VPMON Interrupt				_				VPMON_TRIP
p. 69	(Read Only)	0	0	0	0	0	0	0	x
0x0E	PLL Lock (Read Only)				_				PLL_LOCK
p. 70		0	0	0	0	0	0	0	x
0x0F	Tip Sense Plug/Unplug	0	-	_	-	TS UNPLUG	TS PLUG	-	
p. 70	Interrupt Status (Read	х	x	х	х	x	x	x	x
0x10-0x16	Only) Reserved	~	X			X	X	~	~
UX 10-0X16	Reserved				-	_			
		х	Х	х	Х	х	х	x	х
0x17	Channel Overflow Interrupt Mask				_			M_CHA_OVFL	
p. 70		0	0	0	0	1	1	1	1
0x18	SRC Interrupt Mask			—			M_SRC_ IUNLK		M_SRC_ILK
p. 70		0	0	0	0	1	1	1	1
0x19	ASP RX Interrupt Mask		—		M_ASPRX_ OVLD	M_ASPRX_ ERROR	M_ASPRX_ LATE	M_ASPRX_ EARLY	M_ASPRX_ NOLRCK
p. 71		0	0	0	1	1	1	1	1
0x1A	Reserved				-	_			
		х	х	х	х	х	х	х	х
0x1B	DAC Interrupt Mask				_				M PDN
-									DONE
p. 71		0	0	0	0	0	0	1	1
0x1C	DAC Lock Mask		M_DAC_UNLK		_		M_DAC_LK	-	_
p. 71		0	1	1	1	1	1	1	1
0x1D	Reserved				-	_			
		0	0	0	0	0	0	0	0
0x1E	VPMON Interrupt Mask				_				M_VPMON_ TRIP
p. 72		0	0	0	0	0	0	0	1
0x1F	PLL Lock Mask	-			_	-	-	-	M PLL LOCK
p. 72		0	0	0	0	0	0	0	1
0x20	Tip Sense Plug/Unplug	v	U	- -	•	M TS	M TS PLUG		'
	Interrupt Mask	_	-	-	_	UNPLŪG			
p. 72	-	0	0	0	0	1	1	1	1
0x21–0x7F	Reserved	0	0	0	-	 0	0	0	0
		U	U	U	U	U	U	U	U

# 6.5 Fractional-N PLL Registers

	FC Address.	10010(AD1)(			al-N PLL Regist	Write); 10010(AD <sup>.</sup> ers	(AD0)1 - 0X95	(Neau)				
Address	Function	7	6	5	4	3	2	1	0			
0x00	Control Port Page				PA	AGE		1				
		0	0	0	1	0	1	0	1			
0x01	PLL Control 1				_				PLL_START			
p. 72		0	0	0	0	0	0	0	0			
0x02	PLL Division Fractional		PLL_DIV_FRAC[7:0]									
p. 73	Byte 0	0	0	0	0	0	0	0	0			
0x03	PLL Division Fractional				PLL_DIV_	FRAC[15:8]						
p. 73	Byte 1	0	0	0	0	0	0	0	0			
0x04	PLL Division Fractional				PLL_DIV_F	FRAC[23:16]						
p. 73	Byte 2	0	0	0	0	0	0	0	0			
0x05	Division Integer				PLL_DI\	/_INT[7:0]						
p. 73		0	1	0	0	0	0	0	0			
0x06–0x07	Reserved				-							
		х	x	x	x	х	x	x	х			



	I <sup>2</sup> C Address	s: 10010(AD1)	(AD0)[R/W] throu	igh 10010(AD1)(	AD0)0 = 0x94 (V	Vrite); 10010(AD	1)(AD0)1 = 0x95	i (Read)	
			Page	0x15—Fractiona	al-N PLL Registe	ers			
Address	Function	7	6	5	4	3	2	1	0
0x08	PLL Control 3			•	PLL_D	IVOUT		-	
p. 73		0	0	0	1	0	0	0	0
0x09	Reserved				-	_			
		х	х	х	х	x	х	х	х
0x0A	PLL Calibration Ratio		PLL_CAL_RATIO						
p. 73		1	0	0	0	0	0	0	0
0x0B–0x1A	Reserved				-	_			
		х	х	х	х	x	х	х	х
0x1B	PLL Control 4			-	_			PLL_	MODE
p. 73		0	0	0	0	0	0	1	1
0x1C-0x7F	Reserved				-	_		-	
		x	x	x	х	х	x	x	х

# 6.6 HP Load Detect Registers

	PC Address	5. 10010(AD1)(		<u> </u>	1)(AD0)0 = 0x94 (W ad Detect Register		(AD0)1 - 0X95	(Reau)	
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page			•	PA	GE	•	•	•
		0	0	0	1	1	0	0	1
0x01-0x24	Reserved				_	_			
		х	х	х	х	х	х	х	х
0x25	Load Detect R/C		_		CLA_STAT	-	_	RL	A_STAT
p. 74	Status (Read Only)	0	0	0	0	0	0	0	0
0x26	HP Load Detect Done (Read Only)				—				HPLOAD_ DET_DONE
p. 74		0	0	0	0	0	0	0	0
0x27	HP Load Detect				_				HP_LD_EN
p. 74	Enable	0	0	0	0	0	0	0	0
0x28–0x7F	Reserved				-	_			1
		х	х	х	х	х	х	х	х

## 6.7 Headset Interface Registers

			Page (	)x1B—Headset I	nterface Regist	ers			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page		-	-		GE		-	-
ence e	controll age	0	0	0	1	1	0	1	1
0x01–0x6F	Reserved				-	_			
		х	х	х	х	х	х	х	х
0x70	Reserved				-	_			
		х	х	x	х	х	х	х	х
0x71	Wake Control	_	M_HP_W AKE	WAKEB_ MODE		-	_		WAKEB_ CLEAR
p. 74		1	1	0	0	0	0	0	0
0x72	Reserved				-	_			
		х	х	х	х	х	х	х	х
0x73	Tip Sense Control	TIP_SEN	SE_CTRL	TIP_SENSE_ INV		_		TIP_SENSE	E_DEBOUNCE
p. 75		0	0	0	0	0	0	1	0
0x74	Reserved				-	_			
		х	х	x	х	x	х	х	х
0x75	Mic Detect Control 1	LATCH_TO_ VP	EVENT STATUS_SEL			-	_		
p. 75		0	0	0	1	1	1	1	1
0x76	Reserved				-	_			
		х	х	x	х	x	х	х	x
0x77	Detect Status 1 (Read	TIP_SENSE				_			
p. 76	Only)	х	х	0	х	х	х	х	х



	Page 0x1B—Headset Interface Registers													
Address	Function	7	6	5	4	3	2	1	0					
0x78	Reserved				-	_	•							
		х	х	x	x	x	х	x	х					
0x79	Detect Interrupt Mask 1	_	M_TIP SENSE_PLUG	M_TIP_ SENSE_ UNPLUG			_							
p. 76		1	1	1	0	0	0	0	0					
0x7A–0x7F	Reserved				-	_								
		x	х	х	х	х	х	х	х					

## 6.8 DAC Registers

	I <sup>2</sup> C Addres	s: 10010(AD1)	(AD0)[R/W] throເ	ugh 10010(AD1)(	AD0)0 = 0x94	(Write); 10010(AD1	)(AD0)1 = 0x9	5 (Read)	
				Page 0x1F—DA	C Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page			•		PAGE			
		0	0	0	1	1	1	1	1
0x01	DAC Control 1			-	-			DACB_INV	DACA_INV
p. 76		0	0	0	0	0	0	0	0
0x02–0x05	Reserved					_			
		х	х	х	х	х	х	x	х
0x06	DAC Control 2		HPOUT_P	ULLDOWN		HPOUT_LOAD	HPOUT_ CLAMP	DAC_HPF_EN	_
p. 76		0	0	0	0	0	0	1	0
0x07–0x7F	Reserved					_			
		х	х	х	х	х	х	х	х

## 6.9 HP Control Registers

	Page 0x20—HP Control Registers													
Address	Function	7	6	5	4	3	2	1	0					
0x00	Control Port Page				P/	AGE	•							
		0	0	1	0	0	0	0	0					
0x01	HP Control		-	_		ANA_MUTE_B	ANA_MUTE_A	FULL_SCALE_ VOL	_					
p. 77		0	0	0	0	1	1	0	1					
0x02–0x7F	Reserved					<u>.</u>	•							
		0	0	0	0	0	0	0	0					

## 6.10 Class H Registers

	I <sup>2</sup> C Addre	ess: 10010(AD1)	AD0)[R/W] throu	igh 10010(AD1)	(AD0)0 = 0x94 (V	Vrite); 10010(AD1	1)(AD0)1 = 0x9	5 (Read)	
			F	Page 0x21—Clas	s H Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page			•	PA	GE			
		0	0	1	0	0	0	0	1
0x01	Class H Control			_				ADPTPWR	
p. 77		0	0	0	0	0	1	1	1
0x02–0x7F	Reserved				-	_			
		x	x	х	х	x	x	x	х

## 6.11 Mixer Volume Registers

	I <sup>2</sup> C Addre	ess: 10010(AD1)(	AD0)[R/W] throu	igh 10010(AD1)	(AD0)0 = 0x94 (V	Vrite); 10010(AD	1)(AD0)1 = 0x95	(Read)	
			Pag	e 0x23—Mixer \	/olume Register	S			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page			•	PA	GE		•	•
		0	0	1	0	0	0	1	1
0x01	Channel A Input	-	_			CHA	_VOL		
p. 77	Volume	0	0	1	1	1	1	1	1
0x02	Reserved				-	_			
		x	х	x	х	х	х	х	х
0x03	Channel B Input	-	-			CHB	_VOL		
p. 78	Volume	0	0	1	1	1	1	1	1

58



	I <sup>2</sup> C Address: 10010(AD1)(AD0)[R/W] through 10010(AD1)(AD0)0 = 0x94 (Write); 10010(AD1)(AD0)1 = 0x95 (Read)												
	Page 0x23—Mixer Volume Registers												
Address	Function	7	6	5	4	3	2	1	0				
0x04–0x7F	Reserved				-	_							
		х	x	х	x	x	х	x	x				

# 6.12 AudioPort Interface Registers

					ort Interface Regist	<i>,</i> ,	AD1)(AD0)1 = 0x95	()		
Address	Function	7	6	5	4	3	2	1	0	
0x00	Control Port Page		PAGE							
		0	0	1	0	0	1	0	1	
0x01	Serial Port Receive					SP_RX	_CHB_SEL	SP_RX_	CHA_SEL	
p. 78	Channel Select	0	0	0	0	0	1	0	0	
0x02	Serial Port Receive Isochronous Control	_	SP_RX_ RSYNC		SP_RX_NSB_POS	6	SP_RX_NFS_ NSBB	SP_RX_ISOC_MODE		
p. 78		0	0	0	0	0	1	0	0	
0x03	Serial Port Receive		· _ ·				SP_RX_FS			
p. 79	Sample Rate	1	0	0	0	1	1	0	0	
x04–0x7F	Reserved	Reserved			· -					
		х	х	х	х	х	х	х	х	

## 6.13 SRC Registers

				Page 0x26—SR	C Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PA	GE			
		0	0	1	0	0	1	1	0
0x01	SRC Input Sample		_				SRC_SDIN_FS		
p. 79	Rate	0	1	0	0	0	0	0	0
0x02–0x08	Reserved				-	_			
		x	x	x	x	x	x	x	х
0x09–0x7F	Reserved				_	_			
		х	х	х	х	х	х	х	х

## 6.14 Serial Port Receive Registers

	I <sup>2</sup> C Addres	s: 10010(AD1	)(AD0)[R/W] throu	igh 10010(AD1)	(AD0)0 = 0x94 (	(Write); 10010(A	D1)(AD0)1 = 0x95	(Read)		
			Page 0	x2A—Serial Po	rt Receive Regi	isters				
Address	Function	7	6	5	4	3	2	1	0	
0x00	Control Port Page		-		P	AGE				
		0	0	1	0	1	0	1	0	
0x01	ASP Receive DAI0 Enable		-	_		ASP_RX0_ CH2_EN	ASP_RX0_ CH1_EN		—	
p. 79		0	0	0	0	0	0	0	0	
0x02	ASP Receive DAI0 Channel 1 Phase and	—	ASP_RX0_ CH1_AP			_		ASP_RX	D_CH1_RES	
p. 79	Resolution	0	0	0	0	0	0	1	1	
0x03	ASP Receive DAI0 Channel 1 Bit Start MSB		·		_				ASP_RX0_ CH1_BIT_ST_ MSB	
p. 80		0	0	0	0	0	0	0	0	
0x04	ASP Receive DAI0		ASP_RX0_CH1_BIT_ST_LSB							
p. 80	Channel 1 Bit Start LSB	0	0	0	0	0	0	0	0	
0x05	ASP Receive DAI0 Channel 2 Phase and	_	ASP_RX0_ CH2_AP			_		ASP_RX	D_CH2_RES	
p. 80	Resolution	0	0	0	0	0	0	1	1	
0x06	ASP Receive DAI0 Channel 2 Bit Start MSB				_				ASP_RX0_ CH2_BIT_ST_ MSB	
p. 80		0	0	0	0	0	0	0	0	
0x07	07 ASP Receive DAI0 ASP_RX0_CH2_BIT_ST_LSB					•				
p. 80	Channel 2 Bit Start LSB	0	0	0	0	0	0	0	0	



	I <sup>2</sup> C Addres	ss: 10010(AD1)(/	AD0)[R/W] throu	gh 10010(AD1)(	AD0)0 = 0x94 (W	/rite); 10010(AD <sup>,</sup>	l)(AD0)1 = 0x95	(Read)	
			Page 0	x2A—Serial Por	t Receive Regis	ers			
Address	Function	7	6	5	4	3	2	1	0
0x08–0x7F	Reserved				-	-			
		х	х	х	х	х	х	х	х

## 6.15 ID Registers

				Page 0x30—II	) Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page			•	PA	GE			
		0	0	1	1	0	0	0	0
0x01–0x13	Reserved				-	_			
		x	х	x	x	х	x	x	х
0x14	Subrevision SUBREVISION								
p. 81		x	х	х	х	х	х	х	х
0x15	Device ID A and B		DEV	/IDA			DE	VIDB	
p. 81	(Read Only)	0	1	0	0	0	0	1	1
0x16	Device ID C and D		DEV	/IDC			DE	VIDD	
p. 81	(Read Only)	1	0	1	0	0	0	1	1
0x17	Device ID E (Read		DEV	/IDE			-	_	
p. 81	Only)	0	1	1	0	x	x	х	х
0x–0x7F	Reserved				-				
		x	x	х	х	х	х	х	х

## 7 Register Descriptions

The tables in this section give bit assignments, definitions, and default states after power-up or reset. Reserved register fields must maintain default states. Section 6 describes the red, turquoise, and orange indicators.

## 7.1 Global Registers

#### 711 **Revision ID**

7.1.	1 Rev	ision ID					A	Address 0x1005	
R/	0 7	6	5	4	3	2	1	0	
AREVID MTLRE							REVID		
Defau	ult x	х	x	х	Х	x	Х	x	
Bits	Name	Description							
7:4	AREVID	Alpha revision. CS43L 0x00 0xFF	oha revision. CS43L36 alpha revision level. AREVID and MTLREVID form the complete device revision ID (e.g.,: A0, B2).						
3:0	MTLREVID	Metal revision. CS43L 0x00 0xFF	36 metal revision	level. AREVID ar	nd MTLREVID fo	orm the complete	device revision II	D (e.g.,: A0, B2).	
7.1.2		eze Control					۵	ddress 0x1006	

R/W	7	6	5	4	3	2	1	0
				_				FREEZE
Default	0	0	0	0	0	0	0	0
Rits Nan	10			De	scription			

DIIS	Name	Description
7:1	—	Reserved
0		Freeze registers. Configures a hold on all volume-control and power-down register settings. Use this bit only during normal operation after all circuit blocks in use have powered up. Using the bit when an affected circuit block is powering up could cause the change to occur immediately when power up completes (i.e., not gated by the FREEZE bit). Bits affected by FREEZE are shown in orange throughout Section 6 and Section 7. 0 (Default) Volume-control and power-down register changes take effect immediately. 1 Modifications made to volume-control and power-down registers take effect only after this bit is cleared.



#### 7.1.3 **Serial Port SRC Control**

R/W	7	6	5	4	3	2	1	0
		_	-		I2C_DRIVE	_	SRC_BYPASS_DAC	—
Default	0	0	0	1	0	0	0	0
Bits N	lame				Description	1		

BIts	Name	Description
7:4	_	Reserved
3	I2C_ DRIVE	I <sup>2</sup> C output drive strength. Selects drive strength used for the SDA output 0 (Default) Normal
	2.4.72	1 Decreased
2	_	Reserved
1	SRC_ BYPASS_ DAC	Bypass SRC (DAC path). Determines the bypass of the input SRCs. See Section 4.6 for details. 0 (Default) No bypass 1 Bypass. SRC_SDIN_FS (see p. 79) must be set equal to Fs <sub>INT</sub> .
0	—	Reserved

#### 7.1.4 MCLK Status

Dite					Decerintian				_
Default	0	0	0	0	0	0	х	0	
			_	_			INTERNAL_FS_STAT	_	
R/W	7	6	5	4	3	2	1	0	
	-								

Bits	Name	Description
7:2	—	Reserved
1	_	Internal sample rate status. Indicates the divide ratio from MCLK <sub>INT</sub> (set in INTERNAL_FS, see Section 7.1.5) to produce the internal sample rate for all converters. 0 Fs <sub>INT</sub> = MCLK <sub>INT</sub> /250. Indicates that the internal MCLK is 12 or 24 MHz. 1 Fs <sub>INT</sub> = MCLK <sub>INT</sub> /256. Indicates that the internal MCLK is 11.2896, 12.288, 22.5792, or 24.576 MHz.
0	_	Reserved

#### 7.1.5 MCLK Control

## Address 0x1009

Address 0x100A

Address 0x1008

R/W	7	6	5	4	3	2	1	0
			_	-			INTERNAL_FS	_
Default	0	0	0	0	0	0	1	0

Bits	Name	Description
7:2	—	Reserved
1		Internal sample rate (Fs <sub>INT</sub> ). Selects the divide ratio from MCLK <sub>INT</sub> to produce the internal sample rate for all converters. See Table 4-4 for programming details. This bit always returns zero when read. Reports status in INTERNAL_FS_STAT. 0 Fs <sub>INT</sub> = MCLK <sub>INT</sub> /250. Set if internal MCLK is 12 or 24 MHz. 1 (Default) Fs <sub>INT</sub> = MCLK <sub>INT</sub> /256. Set if internal MCLK is 11.2896, 12.288, 22.5792, or 24.576 MHz. If MCLK <sub>INT</sub> 11.2896, 12, or 12.288 MHz, MCLKDIV must be 0. If it is 22.5792, 24, or 24.576 MHz, MCLKDIV must be 1.
0	_	Reserved

## 7.1.6 Soft Ramp Rate

R/W	7	6	5	4	3	2	1	0
	ASR_RATE				DSR_RATE			
Default	1	0	1	0	0	1	0	0

Bits	Name		Description								
			nalog soft-ramp rate (number of Fs periods between steps). Selects the soft ramp rate for all analog volumes. Step size = 1 dB r 2 dB for HPOUTx. See Section 4.2.2 for details.								
	RAIE	or 2 aB for H	POUTX. See	Section 4.2.2 for det	alis.						
		0000 1	0010 4	0100 8	0110 12	1000 22	1010 (Default) 33	1100 44	1110 66		
		0001 2	0011 6	0101 11	0111 16	1001 24	1011 36	1101 48	1111 72		
3:0		Digital soft-rai	mp rate (numb	er of Fs periods betw	een steps). Sele	ects soft ramp r	ate for all digital volume	s. Step size = (	0.125 dB.		
	RATE	0000 1	0010 4	0100 (Default) 8	0110 12	1000 22	1010 33	1100 44	1110 66		
		0001 2	0011 6	0101 1	0111 16	1001 24	1011 36	1101 48	1111 72		



Address 0x100B

#### 7.1.7 Slow Start Enable

	0.01							
R/V	V 7	6	5	4	3	2	1	0
	_		SLOW_START_E	N		-	_	
Defau	lt 0	1	1	1	0	0	0	0
Bits	Name				Description			
7	_	Reserved						

7	—	Reserved
6:4	SLOW_	Slow startup enable. Selects between fast and slow start-up times. See Section 4.2.3 for details.
	START_EN	000 Disabled. Shortens start-up time of the volume control, DAC, and HP. Useful for high-definition audio applications. 111 (Default) Enabled
3:0	_	Reserved

#### 7.1.8 I<sup>2</sup>C Debounce

## Address 0x100E

R/W	7	6	5	4	3	2	1	0
		I2C_SDA_DBNC_C	NT	I2C_SDA_DBNC_EN		I2C_SCL_DBNC_C	NT	I2C_SCL_DBNC_EN
Default	1	0	0	0	1	0	0	0

Bits	Name	Description								
7:5	I2C_SDA_ DBNC_CNT	I <sup>2</sup> C debounce count. Number of MCLKs to debounce SDA input								
		Note:         The I2C_SDA_DBNC_CNT and I2C_SCL_DBNC_CNT settings must be identical.           000 0 MCLKs         010 2 MCLKs         100 (Default) 4 MCLKs         110 6 MCLKs           001 1 MCLK         011 3 MCLKs         101 5 MCLKs         111 7 MCLKs								
4	I2C_SDA_	I <sup>2</sup> C SDA debounce enable. SDA debounce enable								
	DBNC_EN Note: The I2C_SDA_DBNC_EN and I2C_SCL_DBNC_EN settings must be identical. 0 (Default) Disabled. Must be 0 for Fast Mode or Fast-Mode Plus. 1 Enabled									
3:1	I2C_SCL_	I <sup>2</sup> C SCL debounce count. Number of MCLKs to debounce SCL input								
	DBNC_CNT	Note:         The I2C_SDA_DBNC_CNT and I2C_SCL_DBNC_CNT settings must be identical.           000 0 MCLKs         010 2 MCLKs         100 (Default) 4 MCLKs         110 6 MCLKs           001 1 MCLK         011 3 MCLKs         101 5 MCLKs         111 7 MCLKs								
0	I2C_SCL_	I <sup>2</sup> C SCL debounce count enable.								
	DBNC_EN	<b>Note:</b> The settings of I2C_SDA_DBNC_EN and I2C_SCL_DBNC_EN must be identical. 0 (Default) Disabled. Must be 0 for Fast Mode or Fast-Plus Mode. 1 Enabled								

#### 7.1.9 I<sup>2</sup>C Stretch

#### Address 0x100F

R/W	7	6	5	4	3	2	1	0
					RETCH			
Default	0	0	0	0	0	0	1	1

Bits	Name	Description
7:0	I2C_	I <sup>2</sup> C stretch. Number of additional MCLKs to clock stretch after the slave is ready
	STRETCH	0000 0011 (Default) 3 MCLKs

#### 7.1.10 I<sup>2</sup>C Timeout

Add	Iress	0x1	01	0

R/W	7	6	5	4	3	2	1	0
	MAS_I2C_NACK	MAS_TO_DIS	MAS_T	O_SEL	ACC_TO_DIS		ACC_TO_SEL	
Default	1	0	1	1	0	1	1	1

	•			·					
Bits	Name		Description						
7	7 MAS_ APB master I <sup>2</sup> C NACK. Determines whether clock stretching or a NACK occurs if an APB access is attempted and I <sup>2</sup> C is not master. NACK								
	NACK	0 I <sup>2</sup> C clock stretches if an A 1 (Default) I <sup>2</sup> C NACKs if AF	APB access is att PB access is atte	empted while I <sup>2</sup> C is not APB mpted while I <sup>2</sup> C is not APB n	master. naster.				
6	MAS_ TO_DIS	APB master access timeout o 0 (Default) Enabled	lisable 1 Disabled						
5:4		APB master access timeout s	elect. Determine	es the timeout duration.					
	TO_SĒL	00 64 ms	01 128 ms	10 256 ms	11 (Default) 512 ms				
3	ACC_ TO_DIS	APB access timeout disable. 0 (Default) Enabled	1 Disabled						



Address 0x1102

Bits	Name			Description							
2:0		APB access timeout se	PB access timeout select. Determines the timeout duration in MCLKs.								
	TO_SĒL	000 7 MCLKs 001 15 MCLKs	010 31 MCLKs 011 63 MCLKs	100 127 MCLKs 101 255 MCLKs	110 511 MCLKs 111 (Default) 65,535 MCLKs						

## 7.2 Power Down and Headset Detects

#### 7.2.1 Power Down Control 1

R/W	7	6	5	4	3	2	1	0
	_	ASP_DAI_PDN	MIXER_PDN		HP_PDN	_	_	PDN_ALL
Default	1	1	1	1	1	1	1	1

Bits	Name	Description
7	—	Reserved
6	ASP_ DAI_ PDN	ASP DAI0 input path power down. Configures ASP DAI0 SDIN path power state. 0 Powered up 1 (Default) Powered down. Setting this bit does not tristate the serial port clock.
5	MIXER_ PDN	Mixer power down. Configures the mixer power state. 0 The mixer is powered up. 1 (Default) The mixer is powered down.
4	—	Reserved
3	HP_ PDN	HPOUTx power down 0 The HP driver and DACx are powered up. 1 (Default) The HP driver and DACx are powered down.
2:1	—	Reserved
0	PDN_ ALL	<ul> <li>DAC power down. Configures the entire DAC's power state except for PLL_START. After power up (PDN_ALL: 1 → 0), individual subblocks are powered according to power-control programming. This bit is affected by LATCH_TO_VP (see p. 75).</li> <li>Note: The SRC power-down state depends on the SRC_PDN_OVERRIDE setting (see p. 63).</li> <li>0 Powered up, per the individual <i>x</i> PDN controls</li> <li>1 (Default) Powered down. PDN_ALL must not be set without first enabling LATCH_TO_VP. After PDN_ALL is set and the entire DAC is powered down, PDN_DONE is set, indicating that SCLK can be removed.</li> </ul>

### 7.2.2 Power Down Control 2

		•••••••••							
R/W	7	6	5	4	3	2	1	0	
		_		DISCHARGE_ FILT+	SRC_PDN_ OVERRIDE	—	DAC_SRC_ PDNB	_	
Default	1	0	0	0	0	1	0	0	

Bits	Name	Description
7:5	—	Reserved
4	DISCHARGE_ FILT+	Discharge FILT+ capacitor. Configures the state of the FILT+ pin internal clamp. Before setting this bit, ensure that the VD_FILT device input is connected to a supply, as shown in Table 3-2.
		0 (Default) FILT+ is not clamped to ground. 1 FILT+ is clamped to ground. This must be set only if PDN_ALL = 1. Discharge time with an external 2.2-μF capacitor on FILT+ is ~46 ms.
3	SRC_PDN_	SRC power down override. Configures the SRCs' power states.
	OVERRIDE	<ul> <li>0 (Default) Power state control for the DAC SRCs, which are controlled by the following smart logic:</li> <li>DAC SRCs are off if SRC_BYPASS_DAC = 1.</li> <li>If PDN_ALL = 1, all SRCs are off.</li> <li>If PDN_ALL = 0 and the respective DAC bypass bits = 0, the following controls each SRC's power state: –If DAI0 is enabled, the DAC SRCs are powered up.</li> <li>1 DAC SRCs are controlled by DAC_SRC_PDNB.</li> </ul>
2	—	Reserved
1	DAC_SRC_	DAC SRC power down. Configures the DAC ASP power state if SRC_PDN_OVERRIDE = 1.
	PDNB	0 (Default) Power down 1 Power up audio DAC SRC only
0	—	Reserved



#### 7.2.3 **Power Down Control 3**

#### Address 0x1103

R/	W 7	7 6 5 4		4	3	2 1		0			
			—			VPMON_PDNB	—				
Defa	ult C	0 0 1 0 0 0				0					
Bits	Name		Description								
7:3		Reserved	Reserved								
2	VPMON_VPMON power down. VP monitor is described in Section 4.9.1.										
	PDNB	0 (Default) Power down VPMON. 1 Power up VPMON.									

#### **Oscillator Switch Control** 7.2.4

Reserved

1:0

#### Address 0x1107

Address 0x1109

R/W	7	6	5	4	3	2	1	0
				_				SCLK_PRESENT
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	—	Reserved
0		SCLK present. Used to select the internal MCLK source. See Section 4.4 for programming details.
	PRESENT	$0 \rightarrow 1$ transition starts switch from RCO to selected internal MCLK (SCLK must be running first).
		$1 \rightarrow 0$ transition starts switch from selected internal MCLK to RCO (SCLK must keep running during transition).
		0 (Default) SCLK may be present, but the internal MCLK is sourced from the RCO.
		1 SCLK is present and the internal MCLK is sourced from the SCLK pin.

#### 7.2.5 **Oscillator Switch Status**

R/O	7	6	5	4	3	2	1	0
			—			OSC_PDNB_STAT	OSC_SW	_SEL_STAT
Default	0	0	0	0	0	1	х	x

Bits	Name	Description
7:3	—	Reserved
2	OSC_ PDNB_STAT	RCO power-down status. Indicates the RCO power state. See Section 4.4 for programming details. 0 RCO powered down 1 (Default) RCO powered up
1:0	OSC_SW_ SEL_STAT	RCO switch status. Indicates the RCO oscillator switch status. See Section 4.4 for programming details. 00 In transition 10–11Reserved 01 (Default) RCO selected for internal MCLK

#### Tin Sense Control 1 726

#### Address 0x1113

<i>1</i> .Z.	о пр зе	nse Control 1					AL	luress ux i i i s
R/	W 7	6	5	4	3	2	1	0
	TS_INV	—	TS	FALL_DBNCE_TIM	ΛE	TS	_RISE_DBNCE_TIN	ΛE
Defa	ult 0	0	0	1	1	0	1	1
Bits	Name	Vame Description						
7	TS_INV	<ul> <li>INV Tip sense raw signal invert. Used to invert the raw signal from the tip-sense circuit. Reverses the meaning of TS_UNPLUG_DBNC and TS_PLUG_DBNC (see p. 65).</li> <li>0 (Default) Not inverted</li> <li>1 Inverted</li> </ul>						ng of TS_
6		Reserved						
5:3	TS_FALL_ DBNCE_TIME	Tip sense falling deb 000 0 ms 001 125 ms	010	<mark>ction 4.8.3</mark> gives pr 250 ms (Default) 500 ms	ogramming deta 100 750 101 1.0 :	ms	110 1.25 s 111 1.5 s	
2:0	TS_RISE_ DBNCE_TIME	Tip sense rising debo 000 0 ms 001 125 ms	010	<mark>tion 4.8.3</mark> gives pro 250 ms (Default) 500 ms	ogramming deta 100 750 101 1.0 s	ms	110 1.25 s 111 1.5 s	



## 7.2.7 Tip Sense Indicator Status

#### Address 0x1115

R/	0 7	6	5	4	3	2	1	0			
		-	_		TS_UNPLUG_ DBNC	TS_PLUG_ DBNC	_	_			
Defau	ılt O	0	0	0	х	х	Х	х			
Bits	Name		Description								
7:4	_	Reserved	Reserved								
3	TS_ UNPLUG_ DBNC	0 Condition is not	Tip sense unplug debounce status. See <u>Section 4.8.3</u> for details. Setting TS_INV reverses the meaning of this bit. 0 Condition is not present. 1 Condition is present.								
2	TS_PLUG_ DBNC										
1:0		Reserved									

## 7.3 Clocking Registers

### 7.3.1 MCLK Source Select

#### Address 0x1201

Address 0x1203

Address 0x1204

R/W	7	6	5	4	3	2	1	0
		MCLKDIV	MCLK_SRC_SEL					
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:2	_	Reserved
1		Master clock divide ratio. Selects the divide ratio between the selected MCLK source and the MCLK <sub>INT</sub> . Section 4.4.2 lists supported MCLK rates and their associated programming settings.
		0 (Default) Divide by 1 (source MCLK <sub>INT</sub> = ~12 MHz). 1 Divide by 2 (source MCLK <sub>INT</sub> = ~24 MHz) <b>Note:</b> Change this field only if PDN_ALL = 1.
0	MCLK_ SRC_ SEL	Master clock source select. Selects the internal master clock source. For programming details and examples, see Section 4.4. 0 (Default) SCLK pin 1 PLL clock

## 7.3.2 FSYNC Pulse Width, Lower Byte

R/W	7	6	5	4	3	2	1	0	
	FSYNC_PULSE_WIDTH_LB								
Default	0	0	0	0	0	0	0	0	

Bits	Name	Description
7:0	PULSE	FSYNC pulse width LB. FSYNC_PULSE_WIDTH_UB   FSYNC_PULSE_WIDTH_LB provides an 11-bit field to set the duty cycle of LRCK in Hybrid-Master Mode. These combined value forms an integer number of SCLK periods within an LRCK
		frame that governs the LRCK high time. See Section 4.5.2 for usage details and Section 5 for a programming example. The value must be 1 less than the desired width of the LRCK pulse, measured in SCLK counts, as illustrated by the value below.
		FSYNC_PULSE_WIDTH_UB   FSYNC_PULSE_WIDTH_LB yield the following setting value: 000 0000 0000 (Default) LRCK is one SCLK wide.

## 7.3.3 FSYNC Pulse Width, Upper Byte

R/W	7	6	5	4	3	2	1	0
			FSYN	C_PULSE_WIDT	H_UB			
Default	0	0	0	0	0	0	0	0
Bits	Name				Description			

Bits	Name	Description
7:3	—	Reserved
2:0	FSYNC_PULSE_ WIDTH_UB	FSYNC pulse width UB. See description for FSYNC_PULSE_WIDTH_LB in Section 7.3.2. 000 (Default)



#### ESYNC Period Lower Byte 7.3.4

7.3.4	4 FS	FSYNC Period, Lower Byte Address 0x1205										
R/	N	7 6	5	4	3	2	1	0				
				FSYNC_P	ERIOD_LB							
Defau	ult	1 1	1	1	1	0	0	1				
Bits	Name			D	escription							
-	FSYNC_ PERIOD_ LB	D for ASP. Section 4.5.2 for details on how this register is used and Section 5 for a programming example. The final SCLKs per										
		FSYNC_PERIOD_U 0x000 1 SCLK/LR	B   FSYNC_PERIO CK 0x0F				4096 SCLKs/ LR	CK				
73	5 FS	YNC Period U	nner Byte				A	Address 0x1206				

#### **FSYNC** Period, Upper Byte 7.3.5

R/	W 7	6	5	4	3	2	1	0				
		-	-			FSYNC_PE	YNC_PERIOD_UB					
Defa	ult 0	0	0	0	0	0	0	0				
Bits	Name	Name Description										
7:4	—	Reserved										
3:0	FSYNC_											
	PERIOD_UB	RIOD_UB 0000 (Default)										

# 7.3.6 ASP Clock Configuration 1

#### Address 0x1207

R/W	76		5	4	3	2	1	0
	—		ASP_SCLK_EN	ASP_HYBRID_MODE	_	ASP_SCPOL_IN_DAC	ASP_LCPOL_OUT	ASP_LCPOL_IN
Default	ault 0		0	0	0	0	0	0

Bits	Name	Description					
7:6	—	Reserved					
5	ASP_SCLK_	ASP SCLK enable. Must be set if DAI functionality is used.					
	EN	0 (Default) Disabled 1 Enabled					
4	ASP_	ASP Hybrid-Master Mode. Allows the internal LRCK to be generated from SCLK. See Fig. 4-15 for details.					
	HYBRID_ MODE	0 (Default) LRCK is input from external source which is synchronous to SCLK (Slave Mode). 1 LRCK is an output generated from SCLK (Hybrid Master Mode).					
3	—	Reserved					
2	ASP_SCPOL_	ASP SCLK input polarity. Determines the polarity for the DAC path. See Fig. 4-15 for details.					
	IN_DAC	0 (Default) SDIN latched on falling edge 1 SDIN latched on rising edge					
1	ASP_LCPOL_	ASP LRCK output drive polarity. Determines the polarity for the ASP LRCK output drive. See Fig. 4-15 for details.					
	OUT	0 (Default) Normal 1 Inverted					
0	ASP_LCPOL_	ASP LRCK input polarity. Determines ASP LRCK input polarity (pad to logic). See Fig. 4-15 for details.					
	IN	0 (Default) Normal 1 Inverted					



### 7.3.7 ASP Frame Configuration

R/W	7	6	5	4	3	2	1	0	
		—		ASP_STP	ASP_5050		ASP_FSD		
Default	0	0	0	1	0	0	0	0	
Dita Nama									

BIts	Name	Description									
7:5		Reserved									
4		ASP start phase. Controls which LRCK/FSYNC phase starts a frame. See Section 4.5.5 for details.									
	STP	The frame begins when LRCK/FSYNC transitions from high to low (Default) The frame begins when LRCK/FSYNC transitions from low to high									
3	ASP_	SP LRCK fixed 50/50 duty cycle. Determines whether the duty cycle is fixed or programmable. See Section 4.5.5 for details.									
	5050	0 (Default) Programmable duty cycle. Determined by FSYNC_PULSE_WIDTH_LB (see p. 65), FSYNC_PULSE_WIDTH_ UB, and FSYNC_PERIOD_xSB (see p. 66). 1 50/50 Mode. Fixed 50% duty cycle									
2:0	ASP_ FSD	ASP frame-start delay. Determines the delay before the start of an ASP frame in ASP_SCLK periods. See Section 4.5.2. 000 (Default) 0 delay 001 0.5 delay 010 1.0 delay 101 2.5 delay 110–111 Reserved									

### 7.3.8 FS Rate Enable

#### Address 0x1209

R/W	7	6	5	4	3	2	1	0
ſ			—				FS_EN	
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:3	_	Reserved
2:0	FS_EN	Fs rate enable. Provides enables for all internally generated Fs rates. 0 = disabled; 1 = enabled. Section 4.6 gives details.
		FS_EN[0] Enable IASRC 96K and lower rates. FS_EN[2] Enable IASRC 192, 176.4, and 176.471 K rates 00 (Default) All disabled

### 7.3.9 Input ASRC Clock Select

#### Address 0x120A

R/	W 7	6	5	4	3	2	1	0	
	_							CLK_IASRC_SEL	
Defa	ult O	0	0	0	0	0	0	0	
Dite					Description				
Bits	Name				Description				
7:2	—	Reserved							
1:0	CLK_IASRC_	Input ASRC clock select. Selects input ASRC MCLK <sub>INT</sub> frequency. See Section 4.6 for programming details.							
	SEL	00 (Default) 6 MH	Iz 01 12 MHz	10 24 MH	z 11 Rese	rved			

#### 7.3.10 PLL Divide Configuration 1

#### Address 0x120C

R/\	N 7	6	5	4	3	2	1	0			
			—			PLL_REF_INV	SCLK_I	PREDIV			
Defau	ılt O	0	0	0	0	0	0	0			
					-						
Bits	Name		Description								
7:3	—	Reserved	eserved								
2		Invert PLL reference of	lock. See Table	4.4.3 for progra	mming guideline	S.					
	INV	0 (Default) Normal 1 Inverted									
1:0	SCLK_ PREDIV	PLL reference divide s 00 (Default) Divide b		4.4.3 for progr ivide by 2	amming guidelin 10 Divide by 4		by 8				



Address 0x1303

# 7.4 Interrupt Registers

#### 7.4.1 Channel Overflow Interrupt Status

	••										
R/0	0 7	6	5	4	3	2	1	0			
	-							CHB_OVFL			
Defau	lt 0	0	0	0	х	х	х	x			
Bits	Name		Description								
7:2		Reserved									
1	CHA_ OVFL		Channel overflow. Indicates the overrange status in the corresponding signal path. Rising-edge state transitions may cause an interrupt, depending on the programming of the associated interrupt mask bit.								
0	CHB_	0 No digital clippin	0 No digital clipping has occurred in the data path of the respective signal source.								

#### OVFL 1 Digital clipping has occurred in the data path of the respective signal source.

#### 7.4.2 SRC Interrupt Status

#### R/O 7 6 5 4 3 2 1 0 SRC\_IUNLK SRC\_ILK Default 0 0 0 0 х х х Х Bits Description Name 7:3 Reserved SRC unlock status. Indicates SRC unlock status for the input path. Status is valid only if serial-port LRCK is toggling. 2 SRC\_IUNLK 0 Locked 1 Unlocked Reserved 1 0 SRC lock status. Indicates SRC lock status for the ASP input path. Status is valid only if serial-port LRCK is toggling. SRC\_ILK 0 Unlocked 1 Locked

#### 7.4.3 ASP RX Interrupt Status

#### Address 0x1304

R/O	7 6 5		4	3	2	1	0	
		—		ASPRX_OVLD	ASPRX_ERROR	ASPRX_LATE	ASPRX_EARLY	ASPRX_NOLRCK
Default	0	0	0	x	x	х	x	x

Bits	Name	Description
7:5	_	Reserved
4	ASPRX_ OVLD	ASP RX request overload. Set when too many input buffers request processing at once. 0No interrupt 1 Interrupt detected. ASP RX cannot retrieve data from the internal input buffers because at least one of the following violations has occurred: —The ASP RX core clock frequency is less than SCLK/8.
		—The LRCK frame (non-50/50 Mode) or LRCK subframe (50/50 Mode) period is less than 16 SCLK periods (assuming the ASP RX core clock frequency is equal to SCLK/8).
3		ASP RX LRCK error. Logical OR of ASPRX_LATE and ASPRX_EARLY, described below.
	ERROR	0 No interrupt 1 Interrupt detected
2	ASPRX_ LATE	ASP RX LRCK late. Determines whether the number of SCLK periods per LRCK phase (high or low) is greater than the expected count, as determined by the FSYNC_PERIOD_xSB and FSYNC_PULSE_WIDTH_x fields. 0 No interrupt 1 Interrupt detected
1		ASP RX LRCK early. Determines whether the number of SCLK periods per LRCK phase (high or low) is less than the expected count, as determined by FSYNC_PERIOD_xSB (see p. 66) and FSYNC_PULSE_WIDTH_x (see p. 65). 0 No interrupt 1 Interrupt detected
0		ASP RX no LRCK. Determines whether the SCLK periods counted exceeds twice the value of LRCK period (FSYNC_ PERIOD_xSB) without an LRCK edge. 0 No interrupt
		1 Interrupt detected



Address 0x1309

#### 744 **DAC Interrupt Status**

		to interrupt ota									
R/	O ·	7 6	5	4	3	2	1	0			
				_				PDN_DONE			
Defau	ult	0 0	0	0	0	0	0	х			
Bits	Name		Description								
7:1		Reserved									
0	PDN_ DONE	Power-down done. Indicates when the DAC has powered down and MCLK can be stopped, as determined by various power-control and headset-interface register settings.									
			0 Not completely powered down 1 Powered down as a result of PDN_ALL having been set.								

#### **Detect Interrupt Status 1** 7.4.5

R/O	7	6 5		4	3	2	1	0
	—	TIP_SENSE_PLUG	TIP_SENSE_UNPLUG			—		
Default	х	х	х	х	х	х	х	х

Bits	Name	Description
7	—	Reserved
6	TIP_SENSE_PLUG	Tip sense plug event. Indicates the undebounced status of a plug event on the TIP_SENSE pin. <sup>1</sup>
		0 No HP plug event 1 HP plug event
5	TIP_SENSE_UNPLUG	Tip sense unplug event. Indicates the undebounced status of an unplug event on the TIP_SENSE pin. <sup>1</sup>
		0 (Default) No HP unplug event 1 HP unplug event
4:0	—	Reserved

1. It is active only if TIP\_SENSE\_CTRL (p. 75) is configured so the tip-sense circuit is powered up. If the system is configured for standby operation, the sticky version of this bit (that also accounts for events that occurred during standby) can be read back after a wake event.

#### 7.4.6 **SRC Partial Lock Interrupt Status**

#### Address 0x130B

Address 0x130D

R/O	7	6	5	4	3	2	1	0
	_	DAC_UNLK				DAC_LK	-	_
Default	х	х	x	х	х	х	х	x

Bits	Name	Description
7	—	Reserved
6	DAC_UNLK	ASP input SRC unlock status.
		0 Locked 1 Unlocked
5:3	_	Reserved
2	DAC_LK	ASP input partial SRC lock status.
		0 Unlocked 1 Locked
1:0	_	Reserved

#### **VP Monitor Interrupt Status** 7.4.7

R/	/0 7	6	5	4	3	2	1	0		
				—				VPMON_TRIP		
Defa	ult 0	0	0	0	0	0	0	x		
Bits	Name		Description							
7:1	_	Reserved								
0	VPMON_TRIP	VP monitor interrupt	P monitor interrupt. If the VP power supply falls below 2.6 V, this bit is set. See Section 4.9.1 for details.							
		0 No interrupt 1 Interrupt detecte	d							



Address 0x130E

#### 7.4.8 PLL Lock Interrupt Status

	• • • • •									
R/	/O 7	6	5	4	3	2	1	0		
				_				PLL_LOCK		
Defau	ult 0	0	0	0	0	0	0	х		
Bits	Name				Description					
7:1	—	Reserved								
0	PLL_LOCK	PLL lock. Indicates	LL lock. Indicates the lock state of the PLL.							
		0 No interrupt 1 Interrupt detected	No interrupt Interrupt detected							

### 7.4.9 Tip Sense Plug/Unplug Interrupt Status

#### R/O 7 6 5 4 3 2 0 1 TS UNPLUG TS PLUG \_ Default 0 0 0 0 х х х х Description Bits Name 7:4 Reserved TS\_UNPLUG Tip sense unplug status. See Section 4.8.3 for details. Setting TS\_INV reverses the meaning of this bit. 3 0 Condition is not present. 1 Condition is present. 2 TS\_PLUG Tip sense plug status. See Section 4.8.3 for details. Setting TS\_INV reverses the meaning of this bit. 0 Condition is not present. 1 Condition is present. 1:0 Reserved

#### 7.4.10 Mixer Interrupt Mask

R/W	7	6	5	4	3	2	1	0
			_	_			M_CHA_OVFL	M_CHB_OVFL
Default	0	0	0	0	1	1	1	1

Bits	Name	Description
7:2	—	Reserved
1	M_CHA_OVFL	CHx_OVFL mask.
0	M_CHB_OVFL	0 Unmasked 1 (Default) Masked

7.4.1	11 SRC	Interrupt Mask						Address 0x1318
R/\	W 7	6	5	4	3	2	1	0
						M_SRC_IUNLK	_	M_SRC_ILK
Defau	ult 0	0	0	0	1	1	1	1
Bits	Name				Description			
7:3	_	Reserved						
2	M_SRC_	SRC_IUNLK mask.						

	IUNLK	0 Unmasked 1 (Default) Masked
1	—	Reserved
0	M_SRC_ILK	SRC_ILK mask.
		0 Unmasked 1 (Default) Masked

#### Address 0x130F

Address 0x1317



## 7.4.12 ASP RX Interrupt Mask

R/W	V 7 6 5 4		3	2	1	0		
		_		M_ASPRX_OVLD	M_ASPRX_ERR	OR M_ASPRX_LATE	M_ASPRX_EARLY	M_ASPRX_NOLRCK
Default	0	0	0	1	1	1	1	1

Bits	Nomo	Description
	Name	Description
7:5	—	Reserved
4	M_ASPRX_	ASPRX_OVFL mask.
	OVLD	0 Unmasked 1 (Default) Masked
3	M_ASPRX_	ASPRX_ERROR mask.
	ERROR	0 Unmasked 1 (Default) Masked
2	M_ASPRX_	ASPRX_LATE mask.
	LATE	0 Unmasked 1 (Default) Masked
1	M_ASPRX_	ASPRX_EARLY mask.
	EARLY	0 Unmasked 1 (Default) Masked
0	M_ASPRX_	ASPRX_NOLRCK mask.
	NOLRCK	0 Unmasked 1 (Default) Masked

#### 7.4.13 DAC Interrupt Mask

#### Address 0x131B

Address 0x131C

R/W	7	6	5	4	3	2	1	0
				_				M_PDN_DONE
Default	0	0	0	0	0	0	1	1

Bits	Name	Description
7:1	—	Reserved
0	M_PDN_ DONE	PDN_DONE mask. 0 Unmasked 1 (Default) Masked

#### 7.4.14 SRC Partial Lock Interrupt Mask

R/W	7	6	5	4	3	2	1	0
		M_DAC_UNLK				M_DAC_LK	_	_
Default	0	1	1	1	1	1	1	1

Bits	Name	Description
7	_	Reserved
6	M_DAC_ UNLK	ASP input unlock mask. 0 Unmasked 1 (Default) Masked
5–3	_	Reserved
2	M_DAC_LK	ASP input lock mask. 0 Unmasked 1 (Default) Masked
1:0	_	Reserved



#### 7.4.15 **VP Monitor Interrupt Mask** Address 0x131E R/W 7 6 5 4 3 2 1 0 M VPMON TRIP Default 0 0 0 0 0 0 0 1 Bits Description Name 7:1 Reserved 0 Μ VP monitor mask. VPMŌN

0 Unmasked. Unmask/enable this bit only when VP exceeds the detection voltage threshold; applicable to power-up conditions or if VP is not at its steady-state voltage. TRIP 1 (Default) Masked

### 7.4.16 PLL Lock Mask

R/W	V 7	6	5	4	3	2	1	0
				—				M_PLL_LOCK
Defaul	t O	0	0	0	0	0	0	1
Bits	Name	Description						
7:1		Reserved						
0	M_PLL_ LOCK	PLL lock mask. 0 Unmasked 1 (Default) Masked						

#### Tip Sense Plug/Unplug Interrupt Mask 7.4.17

#### R/W 7 6 5 4 3 2 0 1 M TS UNPLUG M TS PLUG Default 0 0 0 0 1 1 1

Bits	Name	Description
7:4	_	Reserved
3	M_TS_ UNPLUG	Tip sense unplug mask. 0 Unmasked 1 (Default) Masked
2	M_TS_ PLUG	Tip sense plug mask. 0 Unmasked 1 (Default) Masked
1:0		Reserved

## 7.5 Fractional-N PLL Registers

1 Powered on

#### 7.5.1 PLL Control 1 Address 0x1501 R/W 7 6 0 5 3 2 4 1 PLL\_START Default 0 0 0 0 0 0 0 0 Bits Name Description 7:1 Reserved PLL start. If MCLK\_SRC\_SEL = 0, the PLL is bypassed and can be powered down by clearing PLL\_START. See Section 4.4.3. 0 PLL START 0 (Default) Powered off.

#### DS1081F6

#### Address 0x1320

Address 0x131F



Address 0x1505

Address 0x1508

Address 0x150A

Address 0x151B

#### n Fractional Bytes 0\_2 7.5.2 DII Divisi

7.5.2	2 PLL	Division Fraction	Address	Address 0x1502–0x1504				
R/\	V 7	6	5	4	3	2	1	0
0x150	2			PLL_DIV_	FRAC[7:0]			
0x150	3			PLL_DIV_F	RAC[15:8]			
0x150	4			PLL_DIV_F	RAC[23:16]			
Defau	lt 0	0	0	0	0	0	0	0
Bits	Name				Description			
7.0		PLL fractional portion	of divide ratio L	SR See Section	<b>1                                    </b>	There are 3 hvtes	of PLL feedback	divider fraction

7:0	PLL_DIV_	PLL fractional portion of divide ratio LSB. See Section 4.4.3 for details. There are 3 bytes of PLL feedback divider fraction
	FRAC[7:0]	portion: This is LSB byte; e.g., $0xFF$ means $(2^{-17} + 2^{-18} + + 2^{-24})$
		0000 0000 (Default)
7:0	PLL_DIV_	PLL fractional portion of divide ratio middle byte; e.g., $0xFF$ means $(2^{-9} + 2^{-10} + + 2^{-16})$ . See Section 4.4.3 for details.
	FRAC[15:8]	0000 0000 (Default)
7:0	PLL_DIV_	PLL fractional portion of divide ratio MSB; e.g., $0xFF$ means $(2^{-1} + 2^{-2} + + 2^{-8})$ . See Section 4.4.3 for details.
	FRAC[23:16]	0000 0000 (Default)

#### **PLL Division Integer** 7.5.3

R/W	7	6	5	4	3	2	1	0
				PLL_D	IV_INT			
Default	0	1	0	0	0	0	0	0

Bits	Name	Description
7:0	PLL_DIV_INT	PLL integer portion of divide ratio. Integer portion of PLL feedback divider. See Section 4.4.3 for details.
		0100 0000 (Default)

#### 7.5.4 **PLL Control 3**

R/W	7	7	6	5	4	3	2	1	0
					PLL_D	IVOUT			
Default	(	)	0	0	1	0	0	0	0
Bits	Name				De	escription			

ĺ	7:0	PLL_	Final PLL clock output divide value. See Section 4.4.3 for configuration details.
		DIVOŪT	0001 0000 (Default)

#### 7.5.5 **PLL Calibration Ratio**

R/W	7	6	5	4	3	2	1	0
				PLL_CAL	RATIO			
Default	1	0	0	0	0	0	0	0

Bits	Name	Description
7:0	PLL_CAL_ RATIO	PLL calibration ratio. See Section 4.4.3 for configuration details. Target value for PLL VCO calibration. 1000 0000 (Default)

#### 7.5.6 PLL Control 4

1.0.	• •		-						
R/	W	7	6	5	4	3	2	1	0
				_				PLL_N	NODE
Defa	ult	0	0	0	0	0	0	1	1
Bits	Name				De	escription			
7:2	_	Reserved							
1:0	PLL_ MODE         PLL bypass mode. Configures 500/512 and 1029/1024 factor bypasses. See Section 4.4.3 for configuration details.           00 Unsupported 01 500/512 only (1029/1024 bypassed)         10 1029/1024 only (500/512 bypassed)           11 (Default) Both bypassed								



Address 0x1925

## 7.6 HP Load-Detect Registers

#### 7.6.1 Load-Detect R/C Status

-								
R/	0 7	6	5	4	3	2	1	0
		_		CLA_STAT	-	_	RLA_	STAT
Defau	ult O	0	0	0	0	0	0	0
Bits	Name				Description			
7:6	_	Reserved						
4	CLA_STAT	Note: Low capaci 0 (Default) High	capacitor load-detection result for HPA. See Section 4.2.2 for details. <b>Iote:</b> Low capacitance results were determined with $C_L = 1 \text{ nF}$ ; high capacitance results were determined with $C_L = 10 \text{ nF}$ . 0 (Default) High capacitance ( $C_L \ge \sim 2 \text{ nF}$ ) 1 Low capacitance ( $C_L < \sim 2 \text{ nF}$ )					
1:0	RLA_STAT	Resistor load-det 00 (Default) 15 01 30 Ω		PA. See Section 4 10 3 kΩ 11 Reserved	2.2 for details.			

#### 7.6.2 **HP Load Detect Done**

0

#### Address 0x1926 1 ī

R/0	7	6	5	4	3	2	1	0
				—				HPLOAD_DET_DONE
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	_	Reserved
0	HPLOAD_ DET_DONE	HP load detect done. Indicates whether HP load detection is finished. See Section 4.2.2 for details. 0 (Default) HP load is not finished. 1 HP load is finished.

## 7.6.3 HP Load Detect Enable

### Address 0x1927

R/C	7	6	5	4	3	2	1	0		
				_				HP_LD_EN		
Defaul	t 0	0	0	0	0	0	0	0		
Bits	Name	Description								
7:1	_	Reserved								

HP_LD_EN	HP load detect enable. A 0-to-1 bit transition initiates load detection. See Section 4.2.2 for details.
	0 (Default) Disabled

1 Enabled

# 7.7 Headset Interface Registers

#### Wake Control 771

### Address 0x1B71

	vva										
R/W	/ 7	7 6 5 4 3		3	2	1	0				
	-	- M_HP_	WAKE	WAKEB_MODE		-	_		WAKEB_CLEAR		
Defaul	t 1	1 1 0		0	0	0	0	0	0		
Bits	Name	Description									
7	_	Reserved	leserved								
6	M_HP_ WAKE	0 Unmasked. via WAKEB_	Mask tip sense wake. <sup>1</sup> Configures the mask for the tip-sense wake status. 0 Unmasked. The occurrence of a wake interrupt affects WAKE. Before unmasking, pending wake events must be cleared via WAKEB_CLEAR. 1 (Default) Masked. The occurrence of a wake interrupt does not affect WAKE.								
	NAKEB_ MODE	WAKE output mode. <sup>1</sup> Configures the mode of operation for the WAKE output 0 (Default) Output is latched low after a trigger event until WAKEB_CLEAR is toggled. 1 Output follows the combination logic directly (nonlatched).									
4:1		Beconvod	eserved								



Bits	Name	Description
0	WAKEB_ CLEAR	WAKE output clear. Applicable only if WAKEB_MODE = 0 and an event triggers the WAKE output to latch low. 0 (Default) WAKE output normal operation. If WAKEB_MODE = 1, WAKEB_CLEAR does not deassert WAKE, but clears <u>TIP_SENSE_PLUG</u> , TIP_SENSE_UNPLUG in the VP domain. 1 WAKE output deasserted (the TIP_SENSE_PLUG, TIP_SENSE_UNPLUG bits in the VP domain are also cleared).

1. This bit can be changed only if LATCH\_TO\_VP is enabled (see p. 75).

## 7.7.2 Tip Sense Control 2

### Address 0x1B73

R/	W 7	6	5	4	3	2	1	0				
	TIP_S	ENSE_CTRL	INSE_CTRL TIP_SENSE_INV - TIP_				TIP_SENSE_	_SENSE_DEBOUNCE				
Defa	ult 0	0 0 0 0 1 0										
Bits	Bits Name Description											
7:6	TIP_SENSE_	Tip sense control.	p sense control.Configures operation of the tip-sense circuit.									
		00 (Default) Disa SENSE_PLU 01 Digital input. I 10 Reserved 11 Short detect.	be updated only if LA bled. The tip-sense of G and TIP_SENSE_ nternal weak current	circuit is powe UNPLUG in th source pull-u t source pull-u	red down and doo e VP domain are o is disabled. p is enabled.	es not report to t also cleared).	Ĵ	、 _				
5	TIP_SENSE_ INV	Tip sense invert. U 0 (Default) Not ir 1 Inverted	sed to invert the sigr verted	al from the tip	-sense circuit. Up	odatable only if LA	ATCH_TO_VP is (	enabled.				
4:2	_	Reserved										
1:0	TIP_SENSE_ DEBOUNCE	Timings are approx	Fip sense debounce time. Sets tip sense unplug event (TIP_SENSE = 0) debounce time before status is reported.Fimings are approximate and vary with MCLK <sub>INT</sub> and Fs <sub>INT</sub> .00 No debounce01 200 ms10 (Default) 500 ms11 1000 ms									

## 7.7.3 Mic Detect Control 1

### Address 0x1B75

R/W	7	6	5	4	3	2	1	0
l	LATCH_TO_VP	EVENT_STATUS_SEL			-	_		
Default	0	0	0	1	1	1	1	1

Bits	Name	Description
7	LATCH_ TO_VP	Latch to VP registers. Controls the transfer of writable control registers in the VD_FILT supply domain to duplicate registers in the VP supply domain. Can be used to enable setting sticky status bits in the VP domain.
		<ul> <li>0 (Default) Inhibits the transfer of VD_FILT registers to VP registers (latched mode). Enables the setting of VP sticky status latches.</li> <li>1 Transfers VD_FILT fields to VP fields (transparent mode). Disables setting of VP sticky status latches.</li> </ul>
		Affected registers:
		TIP_SENSE_CTRL on p. 75     M_HP_WAKE on p. 74     WAKEB_MODE p. 74     TIP_SENSE_INV on p. 75
		Note: The description of PDN_ALL on p. 63 describes the interdependency between LATCH_TO_VP and PDN_ALL.
6	EVENT_	Event status selection. Selects the level of processing on readable status originating in the VP supply domain.
	STATUS_ SEL	0 (Default) Raw (unprocessed) status events are selected. 1 Sticky processed status events are selected. Affected registers:
		<ul> <li>TIP_SENSE_PLUG on p. 69</li> <li>TIP_SENSE_UNPLUG on p. 69</li> </ul>
5:0	_	Reserved



Address 0x1B79

Address 0x1F06

### 77

7.7.4	Detect S	tatus 1					А	ddress 0x1B77
R/O	7	6	5	4	3	2	1	0
	TIP_SENSE				—			
Default	t x	х	0	х	х	х	х	х
Bits	Name				Description			
7	TIP_SENSE	TIP_SENSE circu DEBOUNCE, p. 7 0 HP not plugg 1 HP plugged in	75). ed in	ig-to-unplug edg	e is debounced f	or the set debou	nce time (see T	IP_SENSE_
6:0	_	Reserved						

#### **Detect Interrupt Mask 1** 7.7.5

R/W	7	6	5	4	3	2	1	0
	_	M_TIP_SENSE_PLUG			_			
Default	1	1	1	0	0	0	0	0

Interrupt mask register bits serve as a mask for the interrupt sources in the interrupt status registers. Interrupts are described in Section 4.12.

Bits	Name	Description
7	_	Reserved
6	M_TIP_ SENSE_ PLUG	TIP_SENSE_PLUG mask 0 Unmasked 1 (Default) Masked
5	M_TIP_ SENSE_ UNPLUG	TIP_SENSE_UNPLUG mask 0 Unmasked 1 (Default) Masked
4:0	_	Reserved

# 7.8 DAC Control Registers

#### 781 **DAC Control 1**

7.8.	1 DA0	C Control 1					A	ddress 0x1F01	
R/	′W 7	6	5	4	3	2	1	0	
			-	—			DACB_INV	DACA_INV	
Defa	ult 0	0	0	0	0	0	0	0	
Bits	Name			D	escription				
7:2	_	Reserved							
1:0	DACx_INV	DACx invert signal pola	arity. Configures	the polarity of the	DAC channel x	signal. See <mark>Sect</mark>	ion 4.2 for details		
		0 (Default) Not inverted 1 Inverted							

#### 7.8.2 **DAC Control 2**

R/W	7	6	5	4	3	2	1	0
	HPOUT_PULLDOWN				HPOUT_LOAD	HPOUT_CLAMP	DAC_HPF_EN	—
Default	0	0	0	0	0	0	1	0

Bits	Name	Description							
7:4		Although bits 2:0 are independent, the final resistance from the resistor string is dictated by the lowest resistance chosen; e.g., if HPOUT_PULLDOWN = 1011, a nominal $6 \text{ k}\Omega$ pull-down resistance results even if 9.6 k $\Omega$ resistance is also selected.							
		0000 (Default) 0.9 kΩ         1000 No pulldown         1010 5.8 kΩ         1100 0.9 kΩ           0001-0111 0.9 kΩ         1001 9.3 kΩ         1011 Reserved         1101-1111 Reserved							
3	LOAD	<ul> <li>HP output load. Sets HP amplifier capacitive load capability. Table 3-7 gives output specifications. See Section 4.2 for details.</li> <li>0 (Default) 1 nF Mode</li> <li>1 10 nF Mode</li> <li>Note: The HP path must be powered down before reconfiguring this bit and repowered afterwards. See Section 4.2.2.</li> </ul>							



Bits	Name	Description
2	HPOUT_	HPOUT clamp. Configures an override of the HPOUT clamp to ground when the channels are powered down.
	CLAMP	<ol> <li>(Default) Clamp to ground when channels are powered down.</li> <li>Clamp is disabled when the channels are powered down. The pulldown to GNDA depends on the HPOUT_ PULLDOWN setting.</li> </ol>
1		DAC high-pass filter enable. Configures the internal HPF before DAC. Changes to this bit must be made only if PDN_
	EN	ALL = 1. See Section 4.2 for details.
		0 Disabled. This must be cleared only for test purposes.
		1 (Default) Enabled. The corner frequency is set to 0.935 Hz when Fs <sub>INT</sub> = 48 kHz.
0		Reserved

# 7.9 HP Control Register

### 7.9.1 HP Control

Address 0x2001

R/W	7	6	5	4	3	2	1	0
		_	-		ANA_MUTE_B	ANA_MUTE_A	FULL_SCALE_VOL	_
Default	0	0	0	0	1	1	0	1

Bits	Name	Description
7:4	—	Reserved
3	ANA_MUTE_	Analog mute Channel B. See Section 4.2 for details.
	В	0 Unmuted 1 (Default) Muted
2	ANA_MUTE_	Analog mute Channel A. See Section 4.2 for details.
	A	0 Unmuted 1 (Default) Muted
1	FULL_ SCALE_VOL	<ul> <li>Full-scale volume. Determines the maximum volume for the headphone output. See Section 4.2 for details.</li> <li>0 (Default) 0 dB</li> <li>1 –6 dB. This setting is recommended if the load is approximately 15 Ω.</li> </ul>
0	—	Reserved

# 7.10 Class H Register

### 7.10.1 Class H Control

### Address 0x2101

R/W	7	6	5	4	3	2	1	0
			_				ADPTPWR	
Default	0	0	0	0	0	1	1	1

Bits	Name		Description
7:3	—	Reserved	
2:0		Adaptive power adjustment. Configures how pow gives detailed descriptions of supported settings 000 Reserved 001 Fixed, Mode 0—VP_CP Mode (±2.5V) 010 Fixed, Mode 1—VCP Mode (±VCP) 011 Fixed, Mode 2 —VCP/2 Mode (±VCP/2)	ver to HP output amplifiers adapts to the output signal level. Section 4.2 100 Fixed, Mode 3 —VCP/3 Mode (±VCP/3) 101–110 Reserved 111 (Default) Adapt to signal. The output signal dynamically determines the voltage level.

# 7.11 Volume Control

7.11	.1 Cl	hannel A Input V	olume					Address 0x2301	
R/	N	7 6	5	4	3	2	1	0	
		—			CHA	_VOL			
Defau	ult	0 0	1	1	1	1	1	1	
Bits	Name			De	escription				
7:6		Reserved							
5:0	CHA_ VOL		Input attenuation. Sets the attenuation level to be applied to various stereo digital inputs. See Section 4.1 for details. Each input can be muted or attenuated from –62 to 0 dB in 1-dB steps.						
	00 0000 0 dB 11 1110 –62.0 dB 00 0001 –1.0 dB 11 1111 (Default) Mute.								

77



## 7.11.2 Channel B Input Volume

#### Address 0x2303

Address 0x2502

R/\	N	7 6	5	4	3	2	1	0	
		_			CHB	_VOL			
Defau	ılt	0 0	1	1	1	1	1	1	
Bits	Name		Description						
7:6	—	Reserved							
5:0	CHB_ VOL		Input attenuation. Sets the attenuation level to be applied to various stereo digital inputs. See Section 4.1 for details. Each input can be muted or attenuated from –62 to 0 dB in 1-dB steps.						
	00 0000 0 dB 11 1110 –62.0 dB 00 0001 –1.0 dB 11 1111 (Default) Mute.								

## 7.12 AudioPort Interface Registers

#### **Serial Port Receive Channel Select** Address 0x2501 7.12.1 R/W 7 6 5 4 0 3 2 1 SP\_RX\_CHB\_SEL SP\_RX\_CHA\_SEL Default 0 0 0 0 0 0 0 1 Bits Name Description 7:4 Reserved 3:2 SP\_RX SP RX Channel B select for DAI0. Selects right input channel. See Section 5 for programming examples. 01 (Default) Channel 1 11 Channel 3 CHB SEL 00 Channel 0 10 Channel 2 SP\_RX SP RX Channel A select for DAI0. Selects right input channel. 1:0 CHA SEL 00 (Default) Channel 0 01 Channel 1 10 Channel 2 11 Channel 3

## 7.12.2 Serial Port Receive Isochronous Control

R/W	7	6	5	4	3	2	1	0
	_	SP_RX_RSYNC		SP_RX_NSB_POS	3	SP_RX_NFS_NSBB	SP_RX_IS	SOC_MODE
Default	0	0	0	0	0	1	0	0

Bits	Name	Description						
7	_	Reserved						
6	SP_RX_ RSYNC	Serial port receive synchronization. 0 (Default) Normal state 1 Recenter the FIFO. No read and writes when asserted						
5:3	SP_RX_ NSB_ POS	<ul> <li>Serial-port receive null-sample bit position. Selects the position of the null byte in the resultant 16-, 24-, or 32-bit sample.</li> <li>For all samples, if SP_RX_ISOC_MODE ≠ 00, SP_RX_NFS_NSBB = 0, the following applies:</li> <li>For a 16-bit sample (8-bit audio + null byte), [23:16] is the null byte.</li> <li>For a 24-bit sample (16-bit audio + null byte), [15:8] is the null byte.</li> <li>For a 32-bit sample (24-bit audio + null byte), [7:0] is the null byte.</li> <li>Note: NSB Mode does not support 32-bit audio samples.</li> <li>The ASP_RXn_CHn_RES fields in Section 7.14 set the output resolution of the ASP receive channel samples.</li> <li>Clearing SP_RX_NSB_POS indicates that Bit 0 must be zero for the sample to be classified as a null.</li> <li>000 (Default) 0 111 7</li> </ul>						
2	SP_RX_ NFS_ NSBB	Serial-port receive NSB/NFS Mode select. 0 NSB Mode valid only if SP_RX_ISOC_MODE ≠ 00. 1 (Default) NFS Mode						
1:0	SP_RX_ ISOC_ MODE	Serial port receive isochronous mode. Selecting an isochronous mode allows for null removal. The ASP Rx rate bits (SP_RX_FS, see p. 79) are used only to help the device determine when to insert nulls.         00 (Default) Native mode       10 96k isochronous stream         01 48k isochronous stream       11 192k isochronous stream						



### 7.12.3 Serial Port Receive Sample Rate

### Address 0x2503

Address 0x2601

Address 0x2A01

R/	W	7 6	5	4	3	2	1	0	
		_	-			SP_RX_FS			
Defa	ult	1 0	0	0	1	1	0	0	
Bits	s Name Description								
7:5		Reserved							
		SP_SP_splay SP receive sample rate. Configures the sample rate of the SRC F <sub>SI</sub> when in Isochronous Mode. This setting autoscales when RX_configuring for a isochronous rate of 96 or 192 kHz with respect to the 48-kHz isochronous rate, e.g., 24-kHz setting in							
4:0		configuring for a iso	chronous rate of 96 o	or 192 kHz with res	pect to the 48-kH	z isochronous rate,			

## 7.13 SRC Registers

## 7.13.1 SRC Input Sample Rate

1.15		nto input oumpic ite									
R	W/W	7 6	5	4	3	2	1	0			
		_				SRC_SDIN_FS					
Defa	ult	0 1	0	0	0	0	0	0			
Bits	Name		Description								
7:5		Reserved									
4:0		SRC input sample rate. Must e	equal Fs <sub>int</sub> if <mark>SRC</mark>	_BYPASS_D	AC = 1.						
	SDIN_ FS	0 0000 (Default) Don't know 0 0001 8.00 kHz 0 0010 11.025 kHz 0 0011 11.0295 kHz	0 0100 12.000 0 0101 16.000 0 0110 22.050 0 0111 22.059	kHz 0 100 kHz 0 101	0 24.000 kHz 1 32.000 kHz 0 44.100 kHz 1 44.118 kHz	0 1100 48.000 kHz 0 1101 88.200 kHz 0 1110 88.236 kHz 0 1111 96.000 kHz	1 0000 176. 1 0001 176. 1 0010 192. 1 0011–1 11	472 kHz			

## 7.14 Serial Port Receive Registers

#### 7.14.1 **ASP Receive Enable**

#### R/W 7 6 0 5 4 3 2 1 ASP\_RX0 CH2\_EN ASP\_RX0 CH1\_EN ASP RX0 2FS 0 0 0 0 Default 0 0 0 0

Bits	Name	Description					
7:4	—	Reserved					
3:2	ASP_ RX0_ CH[2:1]_ EN	P receive DAI0 enable. Determines whether the channel buffer gets populated. P_RX0_CH1_EN = Channel 1 P_RX0_CH2_EN = Channel 2 0 (Default) The corresponding channel buffer does not get populated. The corresponding channel buffer is populated					
1		Reserved					
0	ASP_ RX0_ 2FS	ASP receive DAI0 double-rate mode. 0 (Default) Standard sample rate, Fs (not doubled) 1 Sample rate is doubled, 2 Fs					

#### **ASP Receive DAI0 Channel 1 Phase and Resolution** 7.14.2

#### Address 0x2A02 R/W 7 6 5 4 3 2 0 1 \_\_\_\_ ASP RX0 CH1 AP ASP RX0 CH1 RES Default 0 0 0 0 0 0 1 1 Bits Description Name 7 Reserved ASP receive DAI0 active phase. Valid only in 50/50 Mode (ASP\_5050 = 1 and ASP\_RX0\_2FS = 0). 6 ASP RX0 CH1 AP 0 (Default) Low. In 50/50 Mode, channel data is valid if LRCK/FSYNC is low. 1 High. In 50/50 Mode, channel data is valid when LRCK/FSYNC is high.



Bits	ts Name						Descrip	tion			
5:2		_	Rese	rved							
1:0		_RX0_ I_RES	00 8		ple (only for is		it resolution of S and native m	odes) 10 2	eive DAl0 chan 24 bits per sam Default) 32 bits	ble	
7.14	.3	ASP		· ·	•	I 1 Bit Sta	rt MSB		,	Ad	dress 0x2A0
R/	W	7		6	5	4	3	2	1	C	)
				Ū	Ū	_		_	· ·	ASP_RX0_CH1	
Defau	ult	0		0	0	0	0	0	0	C	)
Bits		Name					Desc	cription			
7:1	400	— —	0114	Reserved	DAIO Channal	1 bit start MCI	D. Configurant		tion of the character	nal with respect t	
0		P_RX0_ T_ST_N		edge + phas		1 DIT START MISH	3. Configures t	ne MSB loca	tion of the char	nel with respect t	0 SUF (LRCK
7.14	<b>.4</b>	ASP	Re	ceive DAI	0 Channe	l 1 Bit Sta	rt LSB			Ad	dress 0x2A0
R/	W	7		6	5	4	ļ	3	2	1	0
						ASP_F	RX0_CH1_BIT_	ST_LSB			
Defau	ult	0		0	0	0	)	0	0	0	0
Bits		Name					Desc	cription			
7:0		P_RX0_0 T_ST_L		ASP receive edge + phase		1 bit start LSB	. Configures th	ne LSB locati	on of the chanr	nel with respect to	SOF (LRCK
	Ы	1_01_L	.50	euge • pliase	, lay)						
7.14	.5	ASP	Ree	ceive DAI	0 Channe	l 2 Phase	and Reso	lution		Ad	dress 0x2A0
R/	W	7		6		5	4	3	2	1	0
		_		ASP_RX0_	CH2_AP					ASP_RX0_	CH2_RES
Defau	ult	0		0		0	0	0	0	1	1
Bits	Ν	ame					Descrip	otion			
7		_	Rese								
6		2_RX0_ 12_AP	0 (	Default) Low. I	n 50/50 Mode	, channel data	)/50 Mode (ASI is input when I when LRCK/FS	LRCK/FSYN	C is low.	2FS = 0).	
5:2		_	Rese	-				inte ie ingin	·		
1:0		2_RX0_ 2_RES	00		ple (valid only		tput resolution o us NFS and na		10 24 bits per	nnel x samples. sample 2 bits per sample	
7.14	l.6	ASP	Re	ceive DAI	0 Channe	I 2 Bit Sta	rt MSB			Ad	dress 0x2A0
R/	W	7		6	5	4	3	2	1	(	)
										ASP_RX0_CH2	_BIT_ST_MS
Defau	ult	0		0	0	0	0	0	0	(	)
Bits		Name					Desc	ription			
7:1		_		Reserved							
0		_RX0_0 T_ST_N		ASP receive l edge + phase		2 bit start MSE	3. Configures th	ne MSB locat	ion of the chan	nel with respect to	SOF (LRCP
7 4 4		4.00	De		0.01					٨،٩	
7.14		ASP	' Ke	ceive DAI	u Channe	I 2 Bit Sta				Ad	dress 0x2A0
R/	vv	7		6	5	4		3	2	1	0
Defau	ult	0		0	0	ASP_F 0	RX0_CH2_BIT_S	0	0	0	0
		Namo		-	-		   	rintion			
	ASP			ASP receive	DAI0 Channel	2 bit start I SB		-	on of the chann	el with respect to	SOF (I RCK
	BI	T_ST_L	SB_	edge + phase		_ 2.1 0.411 200					
<b>Bits</b> 7:0	ASP BI	<b>Name</b> P_RX0_0 T_ST_L	CH2			2 bit start LSB		e LSB location	on of the chann	el with respect to	SOF (



# 7.15 ID Registers

7.15	.1 Sul	prevision						Address 0x3014
R/	0 7	6	5	4	3	2	1	0
				SUBRE	EVISION			
Defau	ılt x	х	x	х	x	Х	Х	x
Bits	Name				Description			
7:0	SUBREVIS	ION Subrevision. Iden this register. 0000 0011 Initia	tifies the CS43L36 Il version.	subrevision. The	e Page 0x30 read	sequence in Sec	tion 5.3 must be	e followed to read
7.15	.2 Dev	vice ID A and B						Address 0x3015
R/	0 7	6	5	4	3	2	1	0
		DI	EVIDA			DE\	/IDB	
Defau	ılt O	1	0	0	0	0	1	1
7.15	.3 Dev	vice ID C and D						Address 0x3016
R/	0 7	6	5	4	3	2	1	0
		DE	EVIDC			DEV	/IDD	
Defau	ılt 1	0	1	0	0	0	1	1
7.15	.4 Dev	/ice ID E						Address 0x3017
R/	0 7	6	5	4	3	2	1	0
		DI	EVIDE			-	_	
Defau	ılt O	1	1	0	x	х	х	x
Bits	Name				escription			
3:0	DEVIDA DEVIDC DEVIDC DEVIDE DEVIDB DEVIDD	Device ID code. Identifi DEVIDA 0x4 DEVIDB 0x3 DEVIDC 0xA Represe DEVIDD 0x3 DEVIDD 0x6		-	ead sequence in §	Section 5.3 must	be followed to r	ead this register.



## 8 PCB Layout Considerations

The following sections provide general guidelines for PCB layout to ensure the best performance of the CS43L36.

## 8.1 Power Supply

As with any high-resolution converter, to realize its potential, the CS43L36 requires careful attention to power supply and grounding arrangements. Fig. 2-1 shows the recommended power arrangements, with VA and VCP connected to clean supplies. VL, which powers the digital circuitry, may be run from the system logic supply. Alternatively, VL may be powered from the analog supply via a ferrite bead. In this case, no additional devices should be powered from VL.

## 8.2 Grounding

Note the following:

- Extensive use of power and ground planes, ground-plane fill in unused areas, and surface-mount decoupling capacitors are recommended.
- Decoupling capacitors should be as close as possible to the CS43L36 pins.
- To minimize inductance effects, the low-value ceramic capacitor must be closest to the pin and mounted on the same side of the board as the CS43L36.
- To avoid unwanted coupling into the modulators, all signals, especially clocks, must be isolated from the FILT+ pin.
- The FILT+ capacitor must be positioned to minimize the electrical path from the pin to GNDA.
- The +VCP\_FILT and –VCP\_FILT capacitors must be positioned to minimize the electrical path from each respective pin to GNDCP.

## 8.3 QFN Thermal Pad


The CS43L36 comes in a compact QFN package, the underside of which reveals a large metal pad that serves as a thermal relief to provide maximum heat dissipation. This pad must mate with a matching copper pad on the PCB and must be electrically connected to ground. A series of vias should be used to connect this copper pad to one or more larger ground planes on other PCB layers. For best performance in split-ground systems, connect this thermal to GNDA.



# 9 Plots

# 9.1 Digital Filter Response

## 9.1.1 Highpass Filter—DAC





# 9.1.2 DAC to HP, Fs<sub>int</sub> = 44.118 kHz, MCLK = 136 x LRCK




Figure 9-2. Passband—DAC, Fs<sub>int</sub> = 44.118 kHz




Figure 9-4. Transition Band—DAC, Fs<sub>int</sub> = 44.118 kHz




Figure 9-6. Phase Response—DAC, Fs<sub>int</sub> = 44.118 kHz




Figure 9-3. Stopband—DAC, Fs<sub>int</sub> = 44.118 kHz




Figure 9-5. Transition Band (Detail)—DAC, Fs<sub>int</sub> = 44.118 kHz



# 9.1.3 DAC to HP, Fs<sub>int</sub> = 48.000 kHz, MCLK = 125 x LRCK




Figure 9-7. Passband—DAC, Fs<sub>int</sub> = 48.000 kHz




Figure 9-9. Transition Band—DAC, Fs<sub>int</sub> = 48.000 kHz




Figure 9-11. Phase Response—DAC, Fsint = 48.000 kHz




Figure 9-8. Stopband—DAC, Fs<sub>int</sub> = 48.000 kHz




Figure 9-10. Transition Band (Detail)—DAC, Fs<sub>int</sub> = 48.000 kHz



# 9.1.4 SDIN ASRC, Fs<sub>INT</sub> = 48 kHz




Figure 9-12. Passband—ASRC, Notch Disabled




Figure 9-14. Transition Band—ASRC, Notch Disabled




Figure 9-13. Stopband—ASRC, Notch Disabled





Figure 9-15. Phase Response—ASRC, Notch Disabled



# **10 Package Dimensions**

## **10.1 WLCSP Package Dimensions**



### Notes:

• Dimensioning and tolerances per ASME Y 14.5M-1994.

• The Ball A1 position indicator is for illustration purposes only and may not be to scale.

• Dimension "b" applies to the solder sphere diameter and is measured at the maximum solder-ball diameter, parallel to primary Datum Z.


 Table 10-1.
 WLCSP Package Dimensions

ximum
).505
).200
).316
BSC
BSC
0.300
REF
REF
BSC
2.674
2.674

Note: Controlling dimension is millimeters.



# **10.2 QFN Package Dimensions**



BOTTOM VIEW

Dimension	mm					
Dimension	Minimum	Nominal	Maximum			
A	0.7	0.75	0.8			
A1	0.00	0.035	0.05			
A2	_	0.55	0.67			
A3		0.203 REF				
b	0.15	0.20	0.25			
D		5.00 BSC				
К	3.4	3.5	3.6			
е		0.40 BSC				
E		5.00 BSC				
J	3.4	3.5	3.6			
L	0.35	0.40	0.45			
aaa		0.10				
bbb		0.10				
CCC		0.08				
ddd		0.10				
eee		0.10				

### Table 10-2. QFN Package Dimensions



# **11 Thermal Characteristics**

Parameter 1	Symbol	QFN	WLCSP	Unit
Junction-to-ambient thermal resistance	θJA	30.1	52.0	°C/W
Junction-to-board thermal resistance	θ <sub>JB</sub>	3.8	17.8	°C/W
Junction-to-case thermal resistance	θJC	2.6	0.15	°C/W
Junction-to-board thermal-characterization parameter	$\Psi_{JB}$	3.6	17.7	°C/W
Junction-to-package-top thermal-characterization parameter	$\Psi_{JT}$	0.1	0.04	°C/W

1. Thermal setup:

Still air @ maximum allowed ambient temperature

JEDEC 2s2p printed wiring board (JEDEC Standard JESD51-11, June 2001)

Size: 114.5 x 101.5 x 1.6 mm

# 12 Ordering Information

Product	Description	Package	RoHS Compliant	Grade	Temperature Range	Container	Order #
CS43L36	,	40-pin QFN	Yes	Extended	–40 to +85°C	Tape and reel	CS43L36-CNZR
	High-Performance Audio DAC with Class H Headphone Drivers			Commercial		Tray	CS43L36-CNZ
		49-ball WLCSP	Yes	Extended Commercial	–40 to +85°C	Tape and reel	CS43L36-CWZR

### Table 12-1. Ordering Information

## 13 References

- NXP Semiconductors, UM10204 Rev. 06, April 2014, The I<sup>2</sup>C-Bus Specification and User Manual, http:// www.nxp.com
- JEDEC Solid State Technology Association, *Guidelines for Reporting and Using Electronic Package Thermal Information, JEDEC Standard No. 51-12.01*, November 2012, http://www.jedec.org/



# 14 Revision History

### Table 14-1. Revision History

Revision	Changes
F4 DEC 2018	<ul> <li>Updated headset connection in Fig. 2-1.</li> <li>Updated minimum and maximum values for the external voltage applied to pin parameter in Table 3-2.</li> <li>Updated Footnote 2 and 3 in Table 3-12.</li> <li>Added a note about interchangeable terms in Section 4.</li> <li>Minor update to Step 8 in Section 4.2.2.</li> <li>Minor update to last sentence in Section 4.4.1.2.</li> <li>Updated Fig. 4-18.</li> <li>Clarified behavior of VP Monitor in Section 4.9.1.</li> <li>Added a note about setting or clearing specific enable bits before performing any power-up sequence in Section 5.1.</li> <li>Updated bit field names and descriptions for ASP Receive Enable in Section 6.14 and Section 7.14.1.</li> <li>Corrected bit field value for PDN_ALL in Step 4 of Ex. 5-2.</li> <li>Updated description for ASP_SCPOL_IN_DAC in Section 7.3.6.</li> <li>Removed Footnote 1 in Table 12-1.</li> </ul>
F5 NOV 2019	<ul> <li>Updated Section 4.9.</li> <li>Updated legal boilerplate wording.</li> </ul>
F6 OCT 2020	<ul> <li>Corrected the Reserved and SRC_SDIN_FS register field values in Step 4.12 of Ex. 5-1.</li> <li>Updated the QFN thermal characteristics in Table 11-1, Typical JEDEC Four-Layer, 2s2p Board Thermal Characteristics.</li> </ul>

**Important**: Please check with your Cirrus Logic sales representative to confirm that you are using the latest revision of this document and to determine whether there are errata associated with this device.



### **Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to www.cirrus.com.

#### IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic cheems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its product design, including the specific manner in which it uses Cirrus Logic components, and certain uses or product designs may require an intellectual property license from a third party. Customers are responsible for overall system design, and system security. While Cirrus Logic is confident in the performance capabilities of its components, it is not possible to provide an absolute guarantee that they will deliver the outcomes or results envisaged by each of our customers. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products or Constitute Section is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic.

Copyright © 2014–2020 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cirrus Logic: CS43L36-CWZR CS43L36-CNZR CS43L36-CNZ