#### A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### **General Description**

Operating from a 1.6 V to 5 V power supply, the SLG59M1748C is a self-powered, high-performance, 36 m $\Omega$  pFET integrated power switch designed for high-side power-rail applications up to 2.2 A. When ON, internal reverse-current protection will quickly open the switch in the event of a reverse-voltage condition is detected


(a V<sub>OUT</sub> > V<sub>IN</sub> + 32 mV condition opens the switch). When OFF, the pFET's internal body diode is connected to the higher voltage of V<sub>IN</sub>/V<sub>OUT</sub> to prevent reverse-path leakage current. The SLG59M1748C is an ideal pFET integrated power switch in any application where two power sources are likely to be multiplexed to one output.

#### **Features**

- Integrated 2.2 A Continuous I<sub>DS</sub> pFET Power Switch
- Low Typical RDS<sub>ON</sub>:
  - 36 mΩ at V<sub>IN</sub> = 5 V
  - 46.9 mΩ at V<sub>IN</sub> = 3.3 V
  - 58.9 mΩ at V<sub>IN</sub> = 2.5 V
  - 100 mΩ at V<sub>IN</sub> = 1.6 V
- Input Voltage: 1.6 V to 5 V
- Operating Temperature: -40 °C to 85 °C
- Low θ<sub>JA</sub>, 4-pin 0.8 mm x 0.8 mm, 0.4 mm pitch 4L WLCSP Packaging
- · Pb-Free / Halogen-Free / RoHS compliant


#### **Block Diagram**

#### Pin Configuration



#### **Applications**

- Fast Turn On/Off power rail switching with big load capacitance
- Frequent wake & sleep power cycle
- Mobile devices and portable devices



| Datasheet | Revision 1.03 | 10-Dec-2018                  |
|-----------|---------------|------------------------------|
|           | Page 1 of 20  | © 2019 Dieler Servicenduster |



A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### **Pin Description**

| Pin # | Pin Name | Туре   | Pin Description   |
|-------|----------|--------|---|
| A1    | ON       | Input  | A low-to-high transition on this pin initiates the operation of the SLG59M1748C. ON is an asserted HIGH, level-sensitive CMOS input with $ON_{IL} < 0.3 V$ and $ON_{IH} > 0.85 V$ . As the ON pin input circuit does not have an internal pull-down resistor, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller – do not allow this pin to be open-circuited. |
| B1    | VIN      | MOSFET | Input terminal connection of the p-channel MOSFET. Connect a 10 $\mu$ F (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VIN should be rated at 10 V or higher.  |
| B2    | VOUT     | MOSFET | Output terminal connection of the p-channel MOSFET. Capacitors used at VOUT should be rated at 10 V or higher.  |
| A2    | GND      | GND    | Ground connection. Connect this pin to system analog or power ground plane.   |

#### **Ordering Information**

| Part Number   | Туре                     | Production Flow             |
|---------------|--------------------------|-----------------------------|
| SLG59M1748C   | WLCSP 4L                 | Industrial, -40 °C to 85 °C |
| SLG59M1748CTR | WLCSP 4L (Tape and Reel) | Industrial, -40 °C to 85 °C |



# 

#### A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### **Absolute Maximum Ratings**

| Parameter                | Description  | Conditions   |                         | Min. | Тур. | Max.            | Unit |
|--------------------------|--|--|-------------------------|------|------|-----------------|------|
| V <sub>IN</sub>          | Power Switch Input Voltage                           |  |                         |      |      | 6               | V    |
| V <sub>OUT</sub> to GND  | Power Switch Output Voltage to GND                   |  |                         | -0.3 |      | 6               | V    |
| ON to GND                | ON Pin Voltage to GND                                |  |                         | -0.3 |      | V <sub>IN</sub> | V    |
| Τ <sub>S</sub>           | Storage Temperature                                  |  |                         | -65  |      | 140             | °C   |
| ESD <sub>HBM</sub>       | ESD Protection                                       | Human Body Model   |                         | 2000 |      |                 | V    |
| ESD <sub>CDM</sub>       | ESD Protection                                       | Charged Device Model   |                         | 500  |      |                 | V    |
| MSL                      | Moisture Sensitivity Level                           |  |                         |      | 1    | 1               |      |
| θ <sub>JA</sub>          | Package Thermal Resis-<br>tance, Junction-to-Ambient | 0.8 x 0.8 mm 4L WLCSP; Determi<br>1 in <sup>2</sup> , 1 oz .copper pad under eac<br>VOUT terminal and FR4 pcb mate | h VIN and               |      | 110  |                 | °C/W |
| W <sub>DIS</sub>         | Package Power Dissipation                            |  |                         |      |      | 0.5             | W    |
|                          | Peak Current from VIN to                             |  | V <sub>IN</sub> = 5 V   |      |      | 2.5             | А    |
| MOSFET IDS <sub>PK</sub> | VOUT   | pulse width < 1 ms, 1% duty cycle  | V <sub>IN</sub> = 1.6 V |      |      | 1.5             | А    |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Electrical Characteristics**

 $T_A = -40$  °C to 85 °C. Typical values are at  $T_A = 25$  °C unless otherwise noted.

| Parameter           | Description                          | Conditions  | Min. | Тур. | Max.  | Unit    |
|---------------------|--------------------------------------|---|------|------|-------|---------|
| V <sub>IN</sub>     | Power Switch Input Voltage           | -40 °C to 85 °C                                   | 1.6  |      | 5     | V       |
|                     |                                      | When OFF, V <sub>IN</sub> = 5.0 V, No load        |      | 0.39 | 0.62  | μA      |
|                     |                                      | When OFF, V <sub>IN</sub> = 3.3 V, No load        |      | 0.28 | 0.50  | μA      |
|                     |                                      | When OFF, V <sub>IN</sub> = 2.5 V, No load        |      | 0.24 | 0.46  | μA      |
| I                   | Dower Switch Current (Din B1)        | When OFF, V <sub>IN</sub> = 1.6 V, No load        |      | 0.22 | 0.43  | μA      |
| I <sub>IN</sub>     | Power Switch Current (Pin B1)        | When ON = V <sub>IN</sub> = 5.0 V, No load        |      | 0.47 | 0.72  | μA      |
|                     |                                      | When ON = V <sub>IN</sub> = 3.3 V, No load        |      | 0.36 | 0.53  | μA      |
|                     |                                      | When ON = V <sub>IN</sub> = 2.5 V, No load        |      | 0.33 | 0.47  | μA      |
|                     |                                      | When ON = V <sub>IN</sub> = 1.6 V, No load        |      | 0.30 | 0.44  | μA      |
| I <sub>ON_LKG</sub> | ON Pin Input Leakage                 |   |      |      | 0.15  | μA      |
|                     | ON Resistance, T <sub>A</sub> = 25°C | V <sub>IN</sub> = 5 V, I <sub>DS</sub> = 100 mA   |      | 36   | 45.1  | mΩ      |
| DDC                 |                                      | V <sub>IN</sub> = 3.3 V, I <sub>DS</sub> = 100 mA |      | 46.9 | 57.2  | mΩ      |
| RDS <sub>ON</sub>   |                                      | V <sub>IN</sub> = 2.5 V, I <sub>DS</sub> = 100 mA |      | 58.9 | 72    | mΩ      |
|                     |                                      | V <sub>IN</sub> = 1.6 V, I <sub>DS</sub> = 100 mA |      | 100  | 121   | mΩ      |
|                     |                                      | V <sub>IN</sub> = 5 V, I <sub>DS</sub> = 100 mA   |      | 42.4 | 51    | mΩ      |
| DDC                 | ON Resistance, T <sub>A</sub> = 85°C | V <sub>IN</sub> = 3.3 V, I <sub>DS</sub> = 100 mA |      | 54.5 | 67.1  | mΩ      |
| RDS <sub>ON</sub>   |                                      | V <sub>IN</sub> = 2.5 V, I <sub>DS</sub> = 100 mA |      | 69.2 | 84.2  | mΩ      |
|                     |                                      | V <sub>IN</sub> = 1.6 V, I <sub>DS</sub> = 100 mA |      | 115  | 139   | mΩ      |
|                     | Current from VIN to VOUT             | Continuous, V <sub>IN</sub> = 5 V                 |      |      | 2.2   | Α       |
| IVIUSFET IDS        |                                      | Continuous, V <sub>IN</sub> = 1.6 V               |      |      | 1.2   | А       |
| Datasheet           | •                                    | Revision 1.03                                     |      |      | 10-De | ec-2018 |

## A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP


Electrical Characteristics (continued)  $T_A = -40$  °C to 85 °C. Typical values are at  $T_A = 25$  °C unless otherwise noted.

| Parameter              | Description   | Conditions   | Min. | Тур. | Max.            | Unit |
|------------------------|---|--|------|------|-----------------|------|
| I <sub>FET_OFF</sub>   | MOSFET OFF Leakage Current                          | ON = LOW; V <sub>OUT</sub> = 0 V, V <sub>IN</sub> = 5 V  |      | 0.45 | 1.7             | μA   |
| V <sub>RVD_T</sub>     | Reverse-voltage Detect Threshold<br>Voltage         | V <sub>OUT</sub> – V <sub>IN</sub> ; V <sub>IN</sub> = 5 V;<br>ON = HIGH   |      | 32   |                 | mV   |
| T <sub>RVD_T</sub>     | Reverse-voltage Detect Threshold<br>Response Time   | V <sub>IN</sub> = 5 V; ON = HIGH   |      | 50   |                 | μs   |
| T <sub>RVD_REARM</sub> | Reverse-voltage Detect Rearm Time                   | $V_{IN}$ = 5 V; ON = HIGH;<br>From V <sub>IN</sub> rise higher than V <sub>OUT</sub> until<br>V <sub>OUT</sub> = V <sub>IN</sub> |      | 0.8  |                 | ms   |
| V <sub>RVD_R</sub>     | Reverse-voltage Detect Release<br>Threshold Voltage | V <sub>IN</sub> – V <sub>OUT</sub> ; V <sub>IN</sub> = 5 V;<br>ON = HIGH   |      | 2    |                 | mV   |
| I <sub>REVERSE</sub>   | MOSFET Reverse Leakage Current                      | ON = Don't Care;<br>V <sub>IN</sub> = 0 V, V <sub>OUT</sub> = 5 V  |      | 0.4  | 1.7             | μA   |
|                        |   | 50% ON to 50% V <sub>OUT</sub> ↑; V <sub>IN</sub> = 5 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF                 | 0.9  | 1.3  | 2               | ms   |
| T <sub>ON_Delay</sub>  | ON Delay Time                                       | 50% ON to 50% V <sub>OUT</sub> $\uparrow$ ; V <sub>IN</sub> = 2.5 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF     | 0.79 | 1.1  | 1.6             | ms   |
|                        |   | 50% ON to 50% V <sub>OUT</sub> ↑; V <sub>IN</sub> = 1.6 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF               | 0.70 | 1    | 1.45            | ms   |
|                        |   | 10% to 90% V <sub>OUT</sub> $\uparrow$ ; V <sub>IN</sub> = 5 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 µF          | 0.8  | 1.2  | 1.65            | ms   |
| T <sub>VOUT(R)</sub>   | V <sub>OUT</sub> Rise Time                          | 10% to 90% V <sub>OUT</sub> ↑; V <sub>IN</sub> = 2.5 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 µF                  | 0.5  | 0.76 | 1.1             | ms   |
|                        |   | 10% to 90% V <sub>OUT</sub> $\uparrow$ ; V <sub>IN</sub> = 1.6 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF        | 0.23 | 0.5  | 0.85            | ms   |
|                        |   | 90% to 10% V <sub>OUT</sub> ↓; V <sub>IN</sub> = 5 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF                    | 2.4  | 3.2  | 4               | μs   |
| T <sub>VOUT(F)</sub>   | V <sub>OUT</sub> Fall Time                          | 90% to 10% V <sub>OUT</sub> ↓; V <sub>IN</sub> = 2.5 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 µF                  | 2    | 2.8  | 3.3             | μs   |
|                        |   | 90% to 10% V <sub>OUT</sub> ↓; V <sub>IN</sub> = 1.6 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF                  | 1.8  | 2.6  | 3.3             | μs   |
|                        |   | 50% ON to 50% V <sub>OUT</sub> ↓; V <sub>IN</sub> = 5 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF                 | 4.8  | 6.2  | 7.65            | μs   |
| T <sub>OFF_Delay</sub> | OFF Delay Time                                      | 50% ON to 50% V <sub>OUT</sub> $\downarrow$ ; V <sub>IN</sub> = 2.5 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 µF   | 3.9  | 5.4  | 6.9             | μs   |
|                        |   | 50% ON to 50% V <sub>OUT</sub> $\downarrow$ ; V <sub>IN</sub> = 1.6 V;<br>R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF   | 4.7  | 6.6  | 8.6             | μs   |
| $ON_V_{IH}$            | Initial Turn On Voltage                             |  | 0.85 |      | V <sub>IN</sub> | V    |
| $ON_V_{ L}$            | Low Input Voltage on ON pin                         |  | -0.3 | 0    | 0.3             | V    |




A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

T<sub>Total\_ON</sub>, T<sub>ON\_Delay</sub> and Slew Rate Measurement








| Datasheet      | Revision 1.03 | 10-Dec-2018                 |
|----------------|---------------|-----------------------------|
| CFR0011-120-01 | Page 5 of 20  | © 2018 Dialog Semiconductor |




A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### **Applications Information**

#### $I_{\text{IN}}$ (when OFF) vs. $V_{\text{IN}}$ and Temperature



#### $\mathbf{I}_{\text{IN}}$ (when ON) vs. $\mathbf{V}_{\text{IN}}$ and Temperature




CFR0011-120-01



#### A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP







A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### **Typical Turn-on Waveforms**




Figure 1. Typical Turn ON operation waveform for V<sub>IN</sub> = 1.6 V, C<sub>LOAD</sub> = 0.1  $\mu$ F, R<sub>LOAD</sub> = 10  $\Omega$ 




Figure 2. Typical Turn ON operation waveform for V<sub>IN</sub> = 2.5 V, C<sub>LOAD</sub> = 0.1  $\mu$ F, R<sub>LOAD</sub> = 10  $\Omega$ 

| Datasheet      | Revision 1.03 | 10-Dec-2018                 |
|----------------|---------------|-----------------------------|
| CFR0011-120-01 | Page 8 of 20  | © 2018 Dialog Semiconductor |

A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP




Figure 3. Typical Turn ON operation waveform for V\_{IN} = 5 V, C\_{LOAD} = 0.1  $\mu F,$  R\_{LOAD} = 10  $\Omega$ 

#### **Typical Turn-off Waveforms**




Figure 4. Typical Turn OFF operation waveform for V<sub>IN</sub> = 1.6 V, C<sub>LOAD</sub> = 0.1  $\mu$ F, R<sub>LOAD</sub> = 10  $\Omega$ 

| D | ata | sh | eet |
|---|-----|----|-----|
| _ |     |    |     |



A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP




Figure 5. Typical Turn OFF operation waveform for V<sub>IN</sub> = 2.5 V, C<sub>LOAD</sub> = 0.1  $\mu$ F, R<sub>LOAD</sub> = 10  $\Omega$ 




Figure 6. Typical Turn OFF operation waveform for V<sub>IN</sub> = 5 V, C<sub>LOAD</sub> = 0.1  $\mu$ F, R<sub>LOAD</sub> = 10  $\Omega$ 

| Datasheet      | Revision 1.03 | 10-Dec-2018                 |
|----------------|---------------|-----------------------------|
| CFR0011-120-01 | Page 10 of 20 | © 2018 Dialog Semiconductor |

#### A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### V<sub>IN</sub> Inrush Current Details

When the SLG59M1748C is enabled with ON  $\uparrow$ , the power switch closes to charge the V<sub>OUT</sub> output capacitor to V<sub>IN</sub>. The charging current drawn from V<sub>IN</sub> is commonly referred to as "V<sub>IN</sub> inrush current" and can cause the input power source to collapse if the V<sub>IN</sub> inrush current is too high during the V<sub>OUT</sub> slew time.

Since the V<sub>OUT</sub> rise time of the SLG59M1748C is fixed, V<sub>IN</sub> inrush current is then a function of the output capacitance at VOUT. The expression relating V<sub>IN</sub> inrush current, the SLG59M1748C V<sub>OUT</sub> rise time, and C<sub>LOAD</sub> is:

 $V_{\text{IN}} \text{ Inrush Current} = C_{\text{LOAD}} \times \frac{\Delta V_{\text{OUT}} (10\% \text{ to } 90\%)}{T_{\text{VOUT}(\text{R})} (10\% \text{ to } 90\%)}$ 

where in this expression  $\Delta V_{OUT}$  is equivalent to  $V_{IN}$  if the initial SLG59M1748C's output voltages are zero.

In the table below are examples of V<sub>IN</sub> inrush currents assuming zero initial charge on C<sub>LOAD</sub> as a function of V<sub>IN</sub>.

| V <sub>IN</sub> | T <sub>VOUT(R)</sub> | C <sub>LOAD</sub> | Inrush Current |
|-----------------|----------------------|-------------------|----------------|
| 2.5 V           | 0.76 ms              | 100 μF            | 0.26 A         |
| 5 V             | 1.2 ms               | 100 μF            | 0.33 A         |

Since the relationship is linear and if  $C_{LOAD}$  were increased to 250  $\mu$ F, then  $V_{IN}$  inrush currents would be 2.5x higher in either example. Since the  $V_{OUT}$  slew time is fixed, an upper limit for  $C_{LOAD}$  should be set by the SLG59M1748C's continuous  $I_{DS}$ ; e.g., 2.2 A for 5 V applications and 1.2 A for 1.6 V applications.

If a large  $C_{LOAD}$  capacitor is required in the application and depending upon the strength of the input power source, it may very well be necessary to increase the  $C_{IN}$ -to- $C_{LOAD}$  ratio to minimize  $V_{IN}$  droop during turn-on.

For other V<sub>OUT</sub> rise time options, please contact Dialog for additional information.

#### **Power Dissipation Considerations**

The junction temperature of the SLG59M1748C depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the RDS<sub>ON</sub> generated voltage drop across each power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59M1748C is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

where:

 $\label{eq:pdf} \begin{array}{l} \mathsf{PD}_{\mathsf{TOTAL}} = \mathsf{Total} \; \mathsf{package} \; \mathsf{power} \; \mathsf{dissipation}, \; \mathsf{in} \; \mathsf{Watts} \; (\mathsf{W}) \\ \mathsf{RDS}_{\mathsf{ON}} = \mathsf{Power} \; \mathsf{MOSFET} \; \mathsf{ON} \; \mathsf{resistance}, \; \mathsf{in} \; \mathsf{Ohms} \; (\Omega) \\ \mathsf{I}_{\mathsf{DS}} = \mathsf{Output} \; \mathsf{current}, \; \mathsf{in} \; \mathsf{Amps} \; (\mathsf{A}) \\ \mathsf{and} \end{array}$ 

 $T_J = PD_{TOTAL} \times \theta_{JA} + T_A$ 

where:

T<sub>J</sub> = Die junction temperature, in Celsius degrees (°C)

θ<sub>JA</sub> = Package thermal resistance, in Celsius degrees per Watt (°C/W) – highly dependent on pcb layout

T<sub>A</sub> = Ambient temperature, in Celsius degrees (°C)



A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### **Power Dissipation Considerations (continued)**

In nominal operating mode, the SLG59M1748C's power dissipation can also be calculated by taking into account the voltage drop across the switch ( $V_{IN} - V_{OUT}$ ) and the magnitude of the switch's output current ( $I_{DS}$ ):

$$\begin{split} \mathsf{PD}_{\mathsf{TOTAL}} &= (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{DS}} \text{ or} \\ \mathsf{PD}_{\mathsf{TOTAL}} &= (\mathsf{V}_{\mathsf{IN}} - (\mathsf{R}_{\mathsf{LOAD}} \times \mathsf{I}_{\mathsf{DS}})) \times \mathsf{I}_{\mathsf{DS}} \end{split}$$

where:

 $\label{eq:pdf} \begin{array}{l} \mathsf{PD}_{\mathsf{TOTAL}} = \mathsf{Total} \; \mathsf{package} \; \mathsf{power} \; \mathsf{dissipation}, \; \mathsf{in} \; \mathsf{Watts} \; (\mathsf{W}) \\ \mathsf{V}_{\mathsf{IN}} = \mathsf{Switch} \; \mathsf{input} \; \mathsf{Voltage}, \; \mathsf{in} \; \mathsf{Volts} \; (\mathsf{V}) \\ \mathsf{R}_{\mathsf{LOAD}} = \mathsf{Output} \; \mathsf{Load} \; \mathsf{Resistance}, \; \mathsf{in} \; \mathsf{Ohms} \; (\Omega) \\ \mathsf{I}_{\mathsf{DS}} = \mathsf{Switch} \; \mathsf{output} \; \mathsf{current}, \; \mathsf{in} \; \mathsf{Amps} \; (\mathsf{A}) \end{array}$ 

 $V_{OUT}$  = Switch output voltage, or  $R_{LOAD} \times I_{DS}$ 

#### Multiplexing Two Power Sources to a Common Output

As mentioned in the General Description section on Page 1, the SLG59M1748C can be used in applications for multiplexing two power rails to a common output. A pair of SLG59M1748Cs is necessary for this application and the circuit is illustrated on Figure 7. In this application, a 5 V power rail is connected to VIN1 and 3.3 V power rail is connected to VIN2.




Figure 7. A typical application schematic where a pair of SLG59M1748Cs is used to multiplex two power rails to a common output

By toggling ON1 and ON2 High  $\rightarrow$  Low  $\rightarrow$  High, it is possible to switch between VIN1 and VIN2 power rails with minimal crossover transients.

In the case where VIN1 (the higher of the two power rails) is already turned ON and the output is to be switched to VIN2 (the lower power rail), it is necessary to toggle ON1 Low after ON2 is toggled High, otherwise, the circuit's VOUT will still be locked to VIN1. To minimize  $5 V \rightarrow 3.3 V \rightarrow 5 V$  switchover transients, ON1 can be toggled Low or High while ON2 is always High. To reduce the voltage drop during a 5 V to  $3.3 V \rightarrow 5 V$  switchover, it is recommended to use a larger load capacitance (C<sub>3</sub>) or a larger load resistance (R<sub>3</sub>). For more details of this application's operation with additional waveforms, please consult <u>AN-1096</u>.

| DatasheetRevision 1.0310-Dec-2 |           |               |          |
|--------------------------------|-----------|---------------|----------|
|                                | Datasheet | Revision 1.03 | 10-Dec-2 |



2018

#### A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP



#### Layout Guidelines:

- 1. Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils (0.381 mm) per Ampere. A representative layout, shown in Figure 8, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
- 2. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input  $C_{IN}$  and output  $C_{LOAD}$  low-ESR capacitors as close as possible to the SLG59M1748C's VIN and VOUT pins;
- 3. The GND pin should be connected to system analog or power ground plane.

#### SLG59M1748C Evaluation Board:

A GFET3 Evaluation Board for SLG59M1748C is designed according to the statements above and is illustrated on Figure 8. Please note that evaluation board has D\_Sense and S\_Sense pads. They cannot carry high currents and dedicated only for RDS<sub>ON</sub> evaluation.




Figure 8. SLG59M1748C Evaluation Board

| Datasheet   |  |  |
|---|--|--|
|   |  |  |
| A second s |  |  |



A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP




Figure 9. SLG59M1748C Evaluation Board Connection Circuit

#### **Basic Test Setup and Connections**




Figure 10. SLG59M1748C Evaluation Board Connection Circuit

#### **EVB** Configuration


- 1. Connect oscilloscope probes to D/VIN, S/VOUT, ON, etc.;
- 2. Turn on Power Supply and set desired  $V_{\mbox{\rm IN}}$  from 1.6 V…5 V range;
- 3. Toggle the ON signal High or Low to observe SLG59M1748C operation.

| Datasheet      | Revision 1.03 | 10-Dec-2018                 |
|----------------|---------------|-----------------------------|
| CFR0011-120-01 | Page 14 of 20 | © 2018 Dialog Semiconductor |



A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### Package Top Marking System Definition





N - Part Serial Number Field Line 2 where each "N" character can be A-Z and 0-9

A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP


#### Package Drawing and Dimensions

4 Pin WLCSP Green Package 0.8 x 0.8 mm





**Bump View** 



| TERMINALS ASSIGNMENTS |     |      |  |  |  |  |  |
|-----------------------|-----|------|--|--|--|--|--|
| В                     | VIN | VOUT |  |  |  |  |  |
| A                     | ON  | GND  |  |  |  |  |  |
|                       | 1   | 2    |  |  |  |  |  |

SIDE View

#### Unit: mm


| Symbol | Min   | Nom.  | Max   | Symbol | Min      | Nom. | Max  |
|--------|-------|-------|-------|--------|----------|------|------|
| А      | 0.380 | -     | 0.500 | D      | 0.77     | 0.80 | 0.83 |
| A1     | 0.125 | 0.150 | 0.175 | E      | 0.77     | 0.80 | 0.83 |
| A2     | 0.240 | 0.265 | 0.290 | е      | 0.40 BSC |      |      |
| A3     | 0.015 | 0.025 | 0.035 | N      | 4 (Bump) |      |      |
| b      | 0.195 | 0.220 | 0.245 |        |          |      |      |

| Da | ata | sh | ee | t |
|----|-----|----|----|---|
|    |     |    |    |   |



A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### SLG59M1748C 4 Pin WLCSP PCB Landing Pattern



Solder mask detail (not to scale)




| Datasheet | Revision 1.03 |
|-----------|---------------|
|           |               |
|           |               |



#### A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### **Recommended Reflow Soldering Profile**

For successful reflow of the SLG59M1748C a recommended thermal profile is illustrated below:



Note: This reflow profile is for classification/preconditioning and are not meant to specify board assembly profile. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed parameters depicted on figure above.

Please see more information on IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.352 mm<sup>3</sup> (nominal).

| D | а | ta  | S | h | ρ | e | F. |
|---|---|-----|---|---|---|---|----|
| - | a | LC. | 0 |   | 0 |   |    |




A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP

#### **Tape and Reel Specifications**

| Backago                                  | # of | Nominal              | Max      | Units   | Reel &           | Leade   | eader (min) Trailer (min) |         | ' (min)        | Таре          | Part          |
|--|------|----------------------|----------|---------|------------------|---------|---------------------------|---------|----------------|---------------|---------------|
| Package<br>Type                          | Pins | Package Size<br>[mm] | per Reel | per Box | Hub Size<br>[mm] | Pockets | Length<br>[mm]            | Pockets | Length<br>[mm] | Width<br>[mm] | Pitch<br>[mm] |
| WLCSP4L<br>0.8 x 0.8<br>mm 0.4P<br>Green | 4    | 0.8 x 0.8 x 0.44     | 3000     | 3000    | 178/60           | 100     | 400                       | 100     | 400            | 8             | 4             |

#### **Carrier Tape Drawing and Dimensions**

| Package<br>Type                        | PocketBTM<br>Length | PocketBTM<br>Width | Pocket<br>Depth | Index<br>Hole<br>Pitch | Pocket<br>Pitch | Index Hole<br>Diameter | Index Hole<br>to Tape<br>Edge | Index Hole<br>to Pocket<br>Center | Tape | Tape<br>Thickness |
|--|---------------------|--------------------|-----------------|------------------------|-----------------|------------------------|-------------------------------|-----------------------------------|------|-------------------|
|  | A0                  | B0                 | K0              | P0                     | P1              | D0                     | E                             | F                                 | w    | т                 |
| WLCSP 4L<br>0.8 x 0.8 mm<br>0.4P Green | 0.87                | 0.87               | 0.56            | 4                      | 4               | 1.5                    | 1.75                          | 3.5                               | 8    | 0.2               |



Note: 1.Orientation in carrier: Pin1 is at upper left corner (Quadrant 1).

Refer to EIA-481 specification

A Reverse Blocking 36 m $\Omega$ , 2.2 A pFET Integrated Power Switch in 0.64 mm<sup>2</sup> WLCSP



#### **Revision History**

| Date       | Version | Change  |
|------------|---------|---|
| 12/10/2018 | 1.03    | Updated style and formatting<br>Added Layout Guidelines |
| 7/24/2017  | 1.02    | Updated Tape and Reel Specification                     |
| 5/17/2017  | 1.01    | Added Application Information                           |
| 4/17/2017  | 1.00    | Production Release                                      |

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Dialog Semiconductor: <u>SLG59M1748C</u> SLG59M1748C-EVB