

### **General Description**


The SLG59H1120V is a high-performance, self-powered 18 m $\Omega$  NMOS power switch designed for all 4.5 V to 12 V power rails up to 5 A. Using a proprietary MOSFET design, the SLG59H1120V achieves a stable 18 m $\Omega$  RDS<sub>ON</sub> across a wide input voltage range. In combining novel FET design and copper pillar interconnects, the SLG59H1120V package also exhibits a low thermal resistance for high-current operation.

Designed to operate over a -40 °C to 85 °C range, the SLG59H1120V is available in a low thermal resistance, RoHS-compliant, 1.6 x 3.0 mm STQFN package.

#### **Features**

- · Wide Operating Input Voltage: 4.5 V to 13.2 V
- · Maximum Continuous Current: 5 A
- · Automatic nFET SOA Protection
- High-performance MOSFET Switch Low RDS<sub>ON</sub>: 18 m $\Omega$  at V<sub>IN</sub> = 12 V Low  $\Delta$ RDS<sub>ON</sub>/ $\Delta$ V<sub>IN</sub>: < 0.05 m $\Omega$ /V Low  $\Delta$ RDS<sub>ON</sub>/ $\Delta$ T: < 0.06 m $\Omega$ /°C
- 3-Level, Pin-selectable V<sub>IN</sub> Overvoltage Lockout
- · Capacitor-adjustable Inrush Current Control
- Two stage Current Limit Protection:
   Resistor-adjustable Active Current Limit Internal Short-circuit Current limit
- Open Drain FAULT Signaling
- MOSFET Current Analog Output Monitor: 10 μA/A
- Fast 4 kΩ Output Discharge
  - · Pb-Free / Halogen-Free / RoHS Compliant Packaging

### **Pin Configuration**




# 18-pin STQFN 1.6 x 3.0 mm, 0.40mm pitch (Top View)

#### **Applications**

- Enterprise Computing & Telecom Equipment
   5 V and 12 V Point-of-Load Power Distribution
- PCI/PCIe Adapter Cards
- · General-purpose High-voltage, Power-Rail Switching
- · Multifunction Printers
- · Fan Motor Control

#### Block Diagram and a 12 V / 3 A Typical Application Circuit





# **Pin Description**

| Pin# | Pin Name | Туре   | Pin Description   |
|------|----------|--------|---|
| 1    | ON       | Input  | A low-to-high transition on this pin initiates the operation of the SLG59H1120V's state machine. ON is an asserted HIGH, level-sensitive CMOS input with $ON_{L} < 0.3  V$ and $ON_{L} > 0.9  V$ . As the ON pin input circuit does not have an internal pull-down resistor, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller – do not allow this pin to be open-circuited.  |
| 2    | SEL0     | Input  | As level-sensitive, CMOS inputs with $V_{IL}$ < 0.3 V and $V_{IH}$ > 1.65 V, the SEL0 (LSB) and the SEL1 (MSB) pins select one of three $V_{IN}$ overvoltage lockout thresholds. Please see the Applications Section for additional information and the Electrical Characteristics table for the $V_{IN}$ overvoltage thresholds. A logic LOW on either pin is achieved by connecting the pin of interest to GND; a logic HIGH on either pin is achieved by connecting a 10 k $\Omega$ external resistor from the pin in question to the system's local logic supply. |
| 3    | GND      | GND    | Pin 3 is the main ground connection for the SLG59H1120V's internal charge pump, its gate driver and current-limit circuits as well as its internal state machine. Therefore, use a short, stout connection from Pin 3 to the system's analog or power plane.  |
| 4-8  | VIN      | MOSFET | VIN supplies the power for the operation of the SLG59H1120V, its internal control circuitry, and the drain terminal of the nFET power switch. With 5 pins fused together at VIN, connect a 47 $\mu$ F (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VIN should be rated at 50 V or higher.  |
| 9-13 | VOUT     | MOSFET | Source terminal of n-channel MOSFET (5 pins fused for VOUT). Connect a 22 $\mu$ F (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VOUT should be rated at 50 V or higher.   |
| 14   | SEL1     | Input  | Please see SEL0 Pin Description above   |
| 15   | FAULT    | Output | An open drain output, $\overline{FAULT}$ is asserted within $\overline{TFAULT}_{LOW}$ when a $V_{IN}$ overvoltage, a current-limit, or an over-temperature condition is detected. $\overline{FAULT}$ is deasserted within $\overline{TFAULT}_{HIGH}$ when the fault condition is removed. Connect an 100 k $\Omega$ external resistor from the $\overline{FAULT}$ pin to local system logic supply.   |
| 16   | CAP      | Output | A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the V <sub>OUT</sub> slew rate and overall turn-on time of the SLG59H1120V. For best performance, the range for C <sub>SLEW</sub> values are 10 nF $\leq$ C <sub>SLEW</sub> $\leq$ 20 nF $-$ please see typical characteristics for additional information. Capacitors used at the CAP pin should be rated at 10 V or higher. Please consult Applications Section on how to select C <sub>SLEW</sub> based on V <sub>OUT</sub> slew rate and loading conditions.     |
| 17   | IOUT     | Output | IOUT is the SLG59H1120V's power MOSFET load current monitor output. As an analog current output, this signal when applied to a ground-reference resistor generates a voltage proportional to the current through the n-channel MOSFET. The $I_{OUT}$ transfer characteristic is typically 10 $\mu$ A/A with a voltage compliance range of 0.5 V $\leq$ V $_{IOUT}$ $\leq$ 4 V. Optimal $I_{OUT}$ linearity is exhibited for 0.5 A $\leq$ $I_{DS}$ $\leq$ 5 A. In addition, it is recommended to bypass the IOUT pin to GND with a 0.18 nF capacitor.                  |
| 18   | RSET     | Input  | A 1%-tolerance, metal-film resistor between 18 k $\Omega$ and 91 k $\Omega$ sets the SLG59H1120V's active current limit. A 91 k $\Omega$ resistor sets the SLG59H1120V's active current limit to 1 A and a 18 k $\Omega$ resistor sets the active current limit to 5 A.   |

# **SLG59H1120V**



A 12 V, 18 m $\Omega$ , 5 A Integrated Power Switch with V<sub>IN</sub> Lockout Select and MOSFET Current Monitor Output

# **Ordering Information**

| Part Number   | Туре                         | Production Flow             |
|---------------|------------------------------|-----------------------------|
| SLG59H1120V   | STQFN 18L FC                 | Industrial, -40 °C to 85 °C |
| SLG59H1120VTR | STQFN 18L FC (Tape and Reel) | Industrial, -40 °C to 85 °C |



### **Absolute Maximum Ratings**

| Parameter   | Description  | Conditions   | Min. | Тур. | Max.            | Unit |
|---|--|--|------|------|-----------------|------|
|   |  | Continuous   | -0.3 |      | 30              | V    |
| V <sub>IN</sub> to GND                                | Power Switch Input Voltage to GND                            | Maximum pulsed V <sub>IN</sub> , pulse width < 0.1 s   |      |      | 32              | V    |
| V <sub>OUT</sub> to GND                               | Power Switch Output Voltage to GND                           |  | -0.3 |      | V <sub>IN</sub> | V    |
| ON, SEL[1,0], CAP,<br>RSET, IOUT, and<br>FAULT to GND | ON, SEL[1,0], CAP, RSET, IOUT, and FAULT Pin Voltages to GND |  | -0.3 |      | 7               | V    |
| T <sub>S</sub>  | Storage Temperature  |  | -65  |      | 150             | °C   |
| ESD <sub>HBM</sub>                                    | ESD Protection   | Human Body Model   | 2000 |      |                 | V    |
| ESD <sub>CDM</sub>                                    | ESD Protection   | Charged Device Model   | 500  |      |                 | V    |
| MSL   | Moisture Sensitivity Level                                   |  |      | 1    |                 |      |
| $\theta_{\sf JA}$                                     | Thermal Resistance   | 1.6 x 3.0 mm 18L STQFN;<br>Determined with the device<br>mounted onto a 1 in <sup>2</sup> , 1 oz.<br>copper pad of FR-4 material |      | 40   |                 | °C/W |
| MOSFET IDS <sub>CONT</sub>                            | Continuous Current from VIN to VOUT                          | T <sub>J</sub> < 150 °C  |      |      | 5               | Α    |
| MOSFET IDS <sub>PEAK</sub>                            | Peak Current from VIN to VOUT                                | Maximum pulsed switch current, pulse width < 1 ms  |      |      | 6               | Α    |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Electrical Characteristics**

 $4.5~\text{V} \le \text{V}_{\text{IN}} \le 13.2~\text{V}; \text{C}_{\text{IN}} = 47~\mu\text{F}, \text{T}_{\text{A}} = -40~\text{°C}$  to 85 °C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25 °C

| Parameter             | Description                                       | Conditions  | Min. | Тур. | Max. | Unit |
|-----------------------|---|---|------|------|------|------|
| V <sub>IN</sub>       | Operating Input Voltage                           |   | 4.5  |      | 13.2 | V    |
|                       |   | V <sub>IN</sub> ↑; SEL[1,0] = [0,0]                       | 5.6  | 6    | 6.3  | V    |
| V <sub>IN(OVLO)</sub> | V <sub>IN</sub> Overvoltage Lockout Threshold     | V <sub>IN</sub> ↑; SEL[1,0] = [0,1]                       | 10.2 | 10.8 | 11.4 | V    |
|                       |   | V <sub>IN</sub> ↑; SEL[1,0] = [1,0]                       | 13.5 | 14.4 | 15.2 | V    |
| V <sub>IN(UVLO)</sub> | V <sub>IN</sub> Undervoltage Lockout<br>Threshold | V <sub>IN</sub> ↓   | 2.4  |      | 3.8  | ٧    |
| IQ                    | Quiescent Supply Current                          | ON = HIGH; I <sub>DS</sub> = 0 A                          |      | 0.5  | 0.6  | mA   |
| I <sub>SHDN</sub>     | OFF Mode Supply Current                           | ON = LOW; $I_{DS} = 0 A$                                  | -    | 1    | 3    | μΑ   |
| DDG.                  | ON Resistance                                     | T <sub>A</sub> = 25 °C; I <sub>DS</sub> = 0.1 A           | -    | 18   | 20   | mΩ   |
| RDS <sub>ON</sub>     | ON Resistance                                     | T <sub>A</sub> = 85 °C; I <sub>DS</sub> = 0.1 A           | -    | 22   | 24   | mΩ   |
| MOSFET IDS            | Current from VIN to VOUT                          | Continuous  | -    |      | 5    | Α    |
| 1                     | Active Current Limit, I <sub>ACL</sub>            | $V_{OUT} > 0.5 \text{ V}; R_{SET} = 30.1 \text{ k}\Omega$ | 2.8  | 3.2  | 3.6  | Α    |
| I <sub>LIMIT</sub>    | Short-circuit Current Limit, I <sub>SCL</sub>     | V <sub>OUT</sub> < 0.5 V                                  | -    | 0.5  |      | Α    |
| T <sub>ACL</sub>      | Active Current Limit Response Time                |   |      | 120  |      | μs   |
| R <sub>DISCHRG</sub>  | Output Discharge Resistance                       |   | 3.5  | 4.4  | 5.3  | kΩ   |



#### **Electrical Characteristics (continued)**

 $4.5 \text{ V} \le \text{V}_{\text{IN}} \le 13.2 \text{ V}$ ;  $\text{C}_{\text{IN}} = 47 \text{ } \mu\text{F}$ ,  $\text{T}_{\text{A}} = -40 \text{ }^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $\text{T}_{\text{A}} = 25 \text{ }^{\circ}\text{C}$ 


| Parameter                | Description   | Conditions  | Min.   | Тур.       | Max.                | Unit |
|--------------------------|---|---|--------|------------|---------------------|------|
|                          | MOSFET Current Analog Monitor                                   | I <sub>DS</sub> = 1 A   | 9.3    | 10         | 10.7                | μA   |
| l <sub>OUT</sub>         | Output  | I <sub>DS</sub> = 3 A   | 28.5   | 30         | 31.5                | μΑ   |
| T <sub>IOUT</sub>        | I <sub>OUT</sub> Response Time to Change in Main MOSFET Current | C <sub>IOUT</sub> = 180 pF;<br>Step load 0 to 2.4 A; 0% to 90% I <sub>OUT</sub>   |        | 45         |                     | μs   |
| C <sub>LOAD</sub>        | Output Load Capacitance   | C <sub>LOAD</sub> connected from VOUT to GND  |        | 22         |                     | μF   |
| T                        | ON Delay Time   | 50% ON to 10% $V_{OUT}$ †;<br>$V_{IN}$ = 4.5 V; $C_{SLEW}$ = 10 nF;<br>$R_{LOAD}$ = 100 Ω, $C_{LOAD}$ = 10 μF   |        | 0.3        | 0.5                 | ms   |
| T <sub>ON_Delay</sub>    | ON Delay Time   | 50% ON to 10% $V_{OUT}$ ↑;<br>$V_{IN}$ = 12 V; $C_{SLEW}$ = 10 nF;<br>$R_{LOAD}$ = 100 Ω, $C_{LOAD}$ = 10μF   |        | 0.7        | 1.2                 | ms   |
|                          |   | 50% ON to 90% V <sub>OUT</sub> ↑  | Set by | External ( | C <sub>SLEW</sub> 1 | ms   |
| T <sub>Total_ON</sub>    | Total Turn On Time  | 50% ON to 90% $V_{OUT}$ ↑;<br>$V_{IN}$ = 4.5 V; $C_{SLEW}$ = 10 nF;<br>$R_{LOAD}$ = 100 Ω, $C_{LOAD}$ = 10 μF   |        | 1.4        | 2.1                 | ms   |
|                          |   | 50% ON to 90% $V_{OUT}$ ↑;<br>$V_{IN}$ = 12 V; $C_{SLEW}$ = 10 nF;<br>$R_{LOAD}$ = 100 Ω, $C_{LOAD}$ = 10 μF  |        | 5          | 8                   | ms   |
|                          |   | 10% V <sub>OUT</sub> to 90% V <sub>OUT</sub> ↑  | Set by | External ( | C <sub>SLEW</sub> 1 | V/ms |
| V <sub>OUT(SR)</sub>     | V <sub>OUT</sub> Slew Rate                                      | 10% $V_{OUT}$ to 90% $V_{OUT}$ ↑;<br>$V_{IN}$ = 4.5 V to 12 V; $C_{SLEW}$ = 10 nF;<br>$R_{LOAD}$ = 100 Ω, $C_{LOAD}$ = 10 μF                                    | 2.7    | 3.2        | 3.9                 | V/ms |
| T <sub>OFF_Delay</sub>   | OFF Delay Time  | 50% ON to $V_{OUT}$ Fall Start $\downarrow$ ;<br>$V_{IN}$ = 4.5 V to 12 V<br>$R_{LOAD}$ = 100 Ω, No $C_{LOAD}$  |        | 15         |                     | μs   |
| T <sub>FALL</sub>        | V <sub>OUT</sub> Fall Time                                      | 90% $V_{OUT}$ to 10% $V_{OUT}$ ;<br>ON = HIGH-to-LOW;<br>$V_{IN}$ = 4.5 V to 12 V;<br>$R_{LOAD}$ = 100 $\Omega$ , No $C_{LOAD}$                                 | 10.4   | 12.7       | 14.3                | μs   |
| TFAULT <sub>LOW</sub>    | FAULT Assertion Time  | Abnormal Step Load Current event to FAULT $\downarrow$ ; I <sub>ACL</sub> = 1 A; V <sub>IN</sub> = 12 V; R <sub>SET</sub> = 91 kΩ; switch in 10 $\Omega$ load   |        | 80         |                     | μs   |
| TFAULT <sub>HIGH</sub>   | FAULT De-assertion Time   | Delay to $\overline{FAULT}\uparrow$ after fault condition is removed; $I_{ACL}$ = 1 A; $V_{IN}$ = 12 V; $R_{SET}$ = 91 k $\Omega$ ; switch out 10 $\Omega$ load |        | 180        |                     | μs   |
| FAULT                    | FAULT Output Low Voltage  | I <sub>FAULT</sub> = 1 mA   |        | 0.2        |                     | V    |
| ON_V <sub>IH</sub>       | ON Pin Input High Voltage                                       |   | 0.9    |            | 5                   | V    |
| ON_V <sub>IL</sub>       | ON Pin Input Low Voltage  |   | -0.3   | 0          | 0.3                 | V    |
| SEL[1,0]_V <sub>IH</sub> | SEL[1,0] pins Input High Voltage                                |   | 1.65   |            | 4.5                 | V    |
| SEL[1,0]_V <sub>IL</sub> | SEL[1,0] pins Input Low Voltage                                 |   | -0.3   |            | 0.3                 | V    |
| I <sub>ON(Leakage)</sub> | ON Pin Leakage Current  | 1 V ≤ ON ≤ 5 V or ON = GND  |        |            | 1                   | μΑ   |
| THERMON                  | Thermal Protection Shutdown Threshold                           |   |        | 125        |                     | °C   |
| THERM <sub>OFF</sub>     | Thermal Protection Restart<br>Threshold                         |   |        | 100        |                     | °C   |

Notes

1. Refer to typical Timing Parameter vs. C<sub>SLEW</sub> performance charts for additional information when available.



# $T_{Total\_ON}, T_{ON\_Delay}$ and Slew Rate Measurement




\*Rise and Fall Times of the ON Signal are 100 ns




# **Typical Performance Characteristics**

# $\ensuremath{\mathsf{RDS_{ON}}}$ vs. Temperature, and $\ensuremath{\mathsf{V_{IN}}}$




I<sub>ACL</sub> vs. Temperature and R<sub>SET</sub>






 $I_{ACL}$  vs.  $R_{SET}$  and  $V_{IN}$ 




 $I_{OUT}$  vs. MOSFET IDS and  $V_{IN}$ 




Datasheet Revision 1.02 12-Dec-2018



I<sub>OUT</sub> vs. Temperature and MOSFET IDS




# $\mathbf{V}_{\text{OUT}}$ Slew Rate vs. Temperature, $\mathbf{V}_{\text{IN}},$ and $\mathbf{C}_{\text{SLEW}}$



Datasheet Revision 1.02 12-Dec-2018




# $\rm T_{Total\_ON}$ vs. $\rm C_{SLEW}, \, \rm V_{IN}, \, and \, \, Temperature$






# **Timing Diagram - Basic Operation including Active Current Limit Protection**






# **Timing Diagram - Active Current Limit & Thermal Protection Operation**





### Timing Diagram - Basic Operation including Active Current + Internal FET SOA Protection





# **SLG59H1120V Application Diagram**




Figure 1. Test setup Application Diagram

# **Typical Turn-on Waveforms**




Figure 2. Typical Turn ON operation waveform for  $V_{IN}$  = 4.5 V,  $C_{SLEW}$  = 10 nF,  $C_{LOAD}$  = 10  $\mu$ F,  $R_{LOAD}$  = 100  $\Omega$ 






Figure 3. Typical Turn ON operation waveform for  $V_{IN}$  = 4.5 V,  $C_{SLEW}$  = 18 nF,  $C_{LOAD}$  = 10  $\mu$ F,  $R_{LOAD}$  = 100  $\Omega$  Typical Turn-off Waveforms




Figure 4. Typical Turn OFF operation waveform for V<sub>IN</sub> = 4.5 V,  $C_{SLEW}$  = 10 nF, no  $C_{LOAD}$  ,  $R_{LOAD}$  = 100  $\Omega$ 






Figure 5. Typical Turn OFF operation waveform for  $V_{IN}$  = 4.5 V,  $C_{SLEW}$  = 10 nF,  $C_{LOAD}$  = 10  $\mu$ F,  $R_{LOAD}$  = 100  $\Omega$ 

# **Typical ACL Operation Waveforms**




Figure 6. Typical ACL operation waveform for V  $_{IN}$  = 4.5 V, C  $_{LOAD}$  = 10  $\mu\text{F},$  I  $_{ACL}$  = 1 A, R  $_{SET}$  = 91 k $\Omega$ 






Figure 7. Typical ACL operation waveform for V<sub>IN</sub> = 9 V,  $C_{LOAD}$  = 10  $\mu$ F,  $I_{ACL}$  = 1 A,  $R_{SET}$  = 91  $k\Omega$ 

# **Typical FAULT Operation Waveforms**




Figure 8. Typical FAULT assertion waveform for  $V_{IN}$  = 4.5 V,  $C_{LOAD}$  = 10  $\mu$ F,  $I_{ACL}$  = 1 A,  $R_{SET}$  = 91  $k\Omega$ , switch on 3.3  $\Omega$  load






Figure 9. Typical FAULT de-assertion waveform for V<sub>IN</sub> = 4.5 V, C<sub>LOAD</sub> = 10  $\mu$ F, I<sub>ACL</sub> = 1 A, R<sub>SET</sub> = 91 k $\Omega$ , switch out 3.3  $\Omega$  load



#### **Applications Information**

#### **HFET1 Safe Operating Area Explained**

Dialog's HFET1 integrated power controllers incorporate a number of internal protection features that prevents them from damaging themselves or any other circuit or subcircuit downstream of them. One particular protection feature is their Safe Operation Area (SOA) protection. SOA protection is automatically activated under overpower and, in some cases, under overcurrent conditions. Overpower SOA is activated if package power dissipation exceeds an internal 5W threshold longer than 2.5 ms. HFET1 devices will quickly switch off (open circuit) upon overpower detection and automatically resume (close) nominal operation once overpower condition no longer exists.

One possible way to have an overpower condition trigger SOA protection is when HFET1 products are enabled into heavy output resistive loads and/or into large load capacitors. It is under these conditions to follow carefully the "Safe Start-up Loading" guidance in the Applications section of the datasheet. During an overcurrent condition, HFET1 devices will try to limit the output current to the level set by the external  $R_{\text{SET}}$  resistor. Limiting the output current, however, causes an increased voltage drop across the FET's channel because the FET's RDS<sub>ON</sub> increased as well. Since the FET's RDS<sub>ON</sub> is larger, package power dissipation also increases. If the resultant increase in package power dissipation is higher/equal than 5 W for longer than 2.5 ms, internal SOA protection will be triggered and the FET will open circuit (switch off). Every time SOA protection is triggered, all HFET1 devices will automatically attempt to resume nominal operation after 160 ms.

#### Safe Start-up Condition

SLG59H1120V has built-in protection to prevent over-heating during start-up into a heavy load. Overloading the VOUT pin with a capacitor and a resistor may result in non-monotonic  $V_{OUT}$  ramping. In general, under light loading on VOUT,  $V_{OUT}$  ramping can be controlled with  $C_{SLEW}$  value. The following equation serves as a guide:

$$C_{SLEW} = \frac{T_{RISE}}{V_{IN}} \times 4.9 \,\mu\text{A} \times \frac{20}{3}$$

where

 $T_{RISE}$  = Total rise time from 10%  $V_{OUT}$  to 90%  $V_{OUT}$ 

V<sub>IN</sub> = Input Voltage

C<sub>SI FW</sub> = Capacitor value for CAP pin

When capacitor and resistor loading on VOUT during start up, the following tables will ensure V<sub>OUT</sub> ramping is monotonic without triggering internal protection:

|                  | Safe Start-up Loading for V <sub>IN</sub> = 12 V (Monotonic Ramp) |                        |                       |  |  |  |  |  |  |  |
|------------------|---|------------------------|-----------------------|--|--|--|--|--|--|--|
| Slew Rate (V/ms) | C <sub>SLEW</sub> (nF) <sup>2</sup>                               | C <sub>LOAD</sub> (μF) | R <sub>LOAD</sub> (Ω) |  |  |  |  |  |  |  |
| 1                | 33.3  | 500                    | 20                    |  |  |  |  |  |  |  |
| 2                | 16.7  | 250                    | 20                    |  |  |  |  |  |  |  |
| 3                | 11.1  | 160                    | 20                    |  |  |  |  |  |  |  |
| 4                | 8.3   | 120                    | 20                    |  |  |  |  |  |  |  |
| 5                | 6.7   | 100                    | 20                    |  |  |  |  |  |  |  |

Note 2: Select the closest-value tolerance capacitor.



#### **Setting the SLG59H1120V's Active Current Limit**

| R <sub>SET</sub> (kΩ) | Active Current Limit (A) <sup>3</sup> |
|-----------------------|---------------------------------------|
| 91                    | 1                                     |
| 45                    | 2                                     |
| 30                    | 3                                     |
| 18                    | 5                                     |

Note 3: Active Current Limit accuracy is ±15% over voltage range and over temperature range.

#### Setting the SLG59H1120V's Input Overvoltage Lockout Threshold

As shown in the table below, SEL[1,0] selects the  $V_{IN}$  overvoltage threshold at which the SLG59H1120V's internal state machine will turn OFF (open circuit) the power MOSFET if  $V_{IN}$  exceeds the selected threshold.

| SEL1 | SEL0 | V <sub>IN(OVLO)</sub> (Typ) |
|------|------|-----------------------------|
| 0    | 0    | 6 V                         |
| 0    | 1    | 10.8 V                      |
| 1    | 0    | 14.4 V                      |
| 1    | 1    | Reserved                    |

With an activated SLG59H1120V (ON=HIGH) and at any time  $V_{IN}$  crosses the programmed  $V_{IN}$  overvoltage threshold, the state machine opens the power switch and asserts the FAULT pin within TFAULT LOW.

In applications with a deactivated or inactive SLG59H1120V ( $V_{IN} > V_{IN(UVLO)}$  and ON=LOW) and if the applied  $V_{IN}$  is higher than the programmed  $V_{IN(OVLO)}$  threshold, the SLG59H1120V's state machine will keep the power switch open circuited if the ON pin is toggled LOW-to-HIGH. In these cases, the FAULT pin will also be asserted within TFAULT LOW and will remain asserted until  $V_{IN}$  resumes nominal, steady-state operation.

In all cases, the SLG59H1120V's  $V_{IN}$  undervoltage lockout threshold is fixed at  $V_{IN(UVLO)}$ .



#### **Power Dissipation**

The junction temperature of the SLG59H1120V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59H1120V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD = RDS_{ON} \times I_{DS}^{2}$$

where:

PD = Power dissipation, in Watts (W) RDS $_{ON}$  = Power MOSFET ON resistance, in Ohms ( $\Omega$ )  $I_{DS}$  = Output current, in Amps (A) and

$$T_J = PD \times \theta_{JA} + T_A$$

where:

 $T_J$  = Junction temperature, in Celsius degrees (°C)  $\theta_{JA}$  = Package thermal resistance, in Celsius degrees per Watt (°C/W)  $T_A$  = Ambient temperature, in Celsius degrees (°C)

In current-limit mode, the SLG59H1120V's power dissipation can be calculated by taking into account the voltage drop across the power switch ( $V_{IN}$ - $V_{OUT}$ ) and the magnitude of the output current in current-limit mode ( $I_{ACL}$ ):

$$PD = (V_{IN}-V_{OUT}) \times I_{ACL} \text{ or}$$

$$PD = (V_{IN} - (R_{LOAD} \times I_{ACL})) \times I_{ACL}$$

where:

PD = Power dissipation, in Watts (W)  $V_{IN}$  = Input Voltage, in Volts (V)  $R_{LOAD}$  = Load Resistance, in Ohms ( $\Omega$ )  $I_{ACL}$  = Output limited current, in Amps (A)  $V_{OUT}$  =  $R_{LOAD}$  x  $I_{ACL}$ 



#### **Layout Guidelines:**

- 1. Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils (0.381 mm) per Ampere. A representative layout, shown in Figure 10, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
- To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C<sub>IN</sub> and output C<sub>INAD</sub> low-ESR capacitors as close as possible to the SLG59H1120V's VIN and VOUT pins;
- 3. The GND pin should be connected to system analog or power ground plane.
- 4. 2 oz. copper is recommended for high current operation.

#### SLG59H1120V Evaluation Board:

A HFET1 Evaluation Board for SLG59H1120V is designed according to the statements above and is illustrated on Figure 10. Please note that evaluation board has D\_Sense and S\_Sense pads. They cannot carry high currents and dedicated only for RDS<sub>ON</sub> evaluation.




Figure 10. SLG59H1120V Evaluation Board






Figure 11. SLG59H1120V Evaluation Board Connection Circuit

#### **Basic Test Setup and Connections**




Figure 12. SLG59H1120V Evaluation Board Connection Circuit


#### **EVB** Configuration

- 1. Based on V<sub>IN</sub> voltage, set SEL0, SEL1 to GND or 5 V to configure OVLO;
- 2. Connect oscilloscope probes to D/VIN, S/VOUT, ON, etc.;
- 3. Turn on Power Supply and set desired V<sub>IN</sub> from 4.5 V...12 V range;
- 4 .Toggle the ON signal High or Low to observe SLG59H1120V operation.

Datasheet Revision 1.02 12-Dec-2018



### **Package Top Marking System Definition**



1120V - Part ID Field WW - Date Code Field<sup>1</sup> NNN - Lot Traceability Code Field<sup>1</sup> A - Assembly Site Code Field<sup>2</sup> RR - Part Revision Code Field<sup>2</sup>


Note 1: Each character in code field can be alphanumeric A-Z and 0-9

Note 2: Character in code field can be alphabetic A-Z



# **Package Drawing and Dimensions**

# 18 Lead TQFN Package 1.6 x 3 mm (Fused Lead) JEDEC MO-220, Variation WCEE




# Unit: mm

| Symbol | Min   | Nom.     | Max  | Symbol | Min  | Nom. | Max  |
|--------|-------|----------|------|--------|------|------|------|
| Α      | 0.50  | 0.55     | 0.60 | D      | 2.95 | 3.00 | 3.05 |
| A1     | 0.005 | _        | 0.05 | E      | 1.55 | 1.60 | 1.65 |
| A2     | 0.10  | 0.15     | 0.20 | L      | 0.25 | 0.30 | 0.35 |
| b      | 0.13  | 0.18     | 0.23 | L1     | 0.64 | 0.69 | 0.74 |
| е      | (     | 0.40 BSC | ,    | L2     | 0.15 | 0.20 | 0.25 |
| L3     | 2.34  | 2.39     | 2.44 | L4     | 0.13 | 0.18 | 0.23 |



# SLG59H1120V 18-pin STQFN PCB Landing Pattern



Note: All dimensions shown in micrometers (µm)




### **Tape and Reel Specifications**

| Dookogo                                     | # of | Nominal              | Max Units |         | Reel &           | & Leader (min) |                | Trailer (min) |                | Tape          | Part          |
|---|------|----------------------|-----------|---------|------------------|----------------|----------------|---------------|----------------|---------------|---------------|
| Package<br>Type                             | Pins | Package Size<br>[mm] | per Reel  | per Box | Hub Size<br>[mm] | Pockets        | Length<br>[mm] | Pockets       | Length<br>[mm] | Width<br>[mm] | Pitch<br>[mm] |
| STQFN<br>18L<br>1.6x3mm<br>0.4P FC<br>Green | 18   | 1.6 x 3 x 0.55       | 3,000     | 3,000   | 178 / 60         | 100            | 400            | 100           | 400            | 8             | 4             |

# **Carrier Tape Drawing and Dimensions**

| Package<br>Type                          | PocketBTM<br>Length | PocketBTM<br>Width | Pocket<br>Depth | Index Hole<br>Pitch | Pocket<br>Pitch | Index Hole<br>Diameter | Index Hole<br>to Tape<br>Edge | Index Hole<br>to Pocket<br>Center | Tape Width |
|--|---------------------|--------------------|-----------------|---------------------|-----------------|------------------------|-------------------------------|-----------------------------------|------------|
|  | A0                  | В0                 | K0              | P0                  | P1              | D0                     | E                             | F                                 | W          |
| STQFN 18L<br>1.6x3mm<br>0.4P FC<br>Green | 1.78                | 3.18               | 0.76            | 4                   | 4               | 1.5                    | 1.75                          | 3.5                               | 8          |



# **Recommended Reflow Soldering Profile**

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.64 mm<sup>3</sup> (nominal). More information can be found at www.jedec.org.

# **SLG59H1120V**



A 12 V, 18 m $\Omega$ , 5 A Integrated Power Switch with V<sub>IN</sub> Lockout Select and MOSFET Current Monitor Output

# **Revision History**

| Date       | Version | Change   |  |  |  |
|------------|---------|--|--|--|--|
| 12/12/2018 | 1.02    | Updated style and formatting Updated Charts Updated Scopeshots Added Layout Guidelines Fixed typos |  |  |  |
| 10/03/2016 | 1.01    | Fixed Chart on Page 6  |  |  |  |
| 8/25/2016  | 1.00    | Production Release   |  |  |  |

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**Dialog Semiconductor:** 

SLG59H1120V SLG59H1120V-EVB