Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

R8C/2E Group, R8C/2F Group RENESAS MCU

1. Overview

1.1 Features

The R8C/2E Group and R8C/2F Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2F Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/2E Group and R8C/2F Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2E Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2F Group.

Item	Function	Specification		
CPU	Central	R8C/Tiny series core		
	processing unit	 Number of fundamental instructions: 89 		
		Minimum instruction execution time:		
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)		
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)		
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits		
		• Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits \rightarrow 32 bits		
		Operation mode: Single-chip mode (address space: 1 Mbyte)		
Memory	ROM, RAM	Refer to Table 1.5 Product List for R8C/2E Group.		
Power Supply	Voltage	Power-on reset		
Voltage	detection circuit	Voltage detection 2		
Detection				
I/O Ports	Programmable	Input-only: 3 pins		
	I/O ports	 CMOS I/O ports: 25, selectable pull-up resistor 		
		High current drive ports: 8		
Clock	Clock generation	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),		
	circuits	On-chip oscillator (high-speed, low-speed)		
		(high-speed on-chip oscillator has a frequency adjustment		
		function)		
		 Oscillation stop detection: XIN clock oscillation stop detection 		
		function		
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16		
		Low power consumption modes:		
		Standard operating mode (high-speed clock, high-speed on-chip		
		oscillator, low-speed on-chip oscillator), wait mode, stop mode		
Interrupts		• External: 4 sources, Internal: 13 sources, Software: 4 sources		
		Priority levels: 7 levels		
Watchdog Tim		15 bits \times 1 (with prescaler), reset start selectable		
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)		
		Timer mode (period timer), pulse output mode (output level inverted		
		every period), event counter mode, pulse width measurement mode,		
		pulse period measurement mode		
	Timer RB	8 bits × 1 (with 8-bit prescaler)		
		Timer mode (period timer), programmable waveform generation		
		mode (PWM output), programmable one-shot generation mode,		
	Turne	programmable wait one-shot generation mode		
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM		
		mode (output 3 pins), PWM2 mode (PWM output pin)		
	Timer RE	8 bits × 1		
		Output compare mode		
Serial	UART0	Clock synchronous serial I/O/UART × 1		
Interface				
LIN Module	1	Hardware LIN: 1 (timer RA, UART0)		
A/D Converter	,	10-bit resolution × 12 channels, includes sample and hold function		
D/A Converter		8-bit resolution × 2 circuits		
Comparator		2 circuits		
- sinparator				

 Table 1.1
 Specifications for R8C/2E Group (1)

Item	Specification
Flash Memory	 Programming and erasure voltage: VCC = 2.7 to 5.5 V
	 Programming and erasure endurance: 100 times
	 Program security: ROM code protect, ID code check
	 Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V),
Voltage	f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V)
Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
	Tvp. 23 μ A (VCC = 3.0 V. wait mode (peripheral clock off))
	Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) ⁽¹⁾
Package	32-pin LQFP
	Package code: PLQP0032GB-A (previous code: 32P6U-A)

 Table 1.2
 Specifications for R8C/2E Group (2)

NOTE:

1. Specify the D version if D version functions are to be used.



Item	Function	Specification			
CPU	Central	R8C/Tiny series core			
	processing unit	Number of fundamental instructions: 89			
	proceeding and	Minimum instruction execution time:			
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)			
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)			
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits			
		• Multiply-accumulate instruction: 16 bits \times 16 bits $+$ 32 bits \rightarrow 32 bits			
	5014 5414	Operation mode: Single-chip mode (address space: 1 Mbyte)			
Memory	ROM, RAM	Refer to Table 1.6 Product List for R8C/2F Group.			
Power Supply	Voltage detection	Power-on reset			
Voltage	circuit	Voltage detection 2			
Detection					
I/O Ports	Programmable	Input-only: 3 pins			
	I/O ports	 CMOS I/O ports: 25, selectable pull-up resistor 			
		High current drive ports: 8			
Clock	Clock generation	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),			
	circuits	On-chip oscillator (high-speed, low-speed)			
		(high-speed on-chip oscillator has a frequency adjustment			
		function)			
		Oscillation stop detection: XIN clock oscillation stop detection			
		function			
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16			
		• Low power consumption modes:			
		Standard operating mode (high-speed clock, high-speed on-chip			
		oscillator, low-speed on-chip oscillator), wait mode, stop mode			
Interrupts		• External: 4 sources, Internal: 13 sources, Software: 4 sources			
Interrupts		Priority levels: 7 levels			
Watchdog Tim	or	15 bits × 1 (with prescaler), reset start selectable			
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)			
		Timer mode (period timer), pulse output mode (output level inverted			
		every period), event counter mode, pulse width measurement mode,			
		pulse period measurement mode			
	Timer RB	8 bits × 1 (with 8-bit prescaler)			
		Timer mode (period timer), programmable waveform generation			
		mode (PWM output), programmable one-shot generation mode,			
		programmable wait one-shot generation mode			
	Timer RC	16 bits × 1 (with 4 capture/compare registers)			
	Timer RC	Timer mode (input capture function, output compare function), PWM			
		mode (output 3 pins), PWM2 mode (PWM output pin)			
	Timer RE	8 bits × 1			
		Output compare mode			
Serial	UART0	Clock synchronous serial I/O/UART × 1			
Interface					
LIN Module		Herdword LNI: 1 (timer DA LIADTO)			
		Hardware LIN: 1 (timer RA, UART0)			
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function			
D/A Converter		8-bit resolution × 2 circuits			
Comparator		2 circuits			

RENESAS

Table 1.3 Specifications for R8C/2F Group (1)

Item	Specification
Flash Memory	 Programming and erasure voltage: VCC = 2.7 to 5.5 V
	 Programming and erasure endurance: 10,000 times (data flash)
	1,000 times (program ROM)
	 Program security: ROM code protect, ID code check
	 Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V),
Voltage	f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V)
Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
	Typ. 6 mA (VCC = 3.0 V , f(XIN) = 10 MHz)
	Typ. 23 μ A (VCC = 3.0 V, wait mode (peripheral clock off)) Typ. 0.7 μ A (VCC = 3.0 V, stop mode)
On exeting Ambient Temperature	
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) ⁽¹⁾
Package	32-pin LQFP
	Package code: PLQP0032GB-A (previous code: 32P6U-A)

Table 1.4	Specifications for R8C/2F Group (2)
-----------	-------------------------------------

NOTE:

1. Specify the D version if D version functions are to be used.



Current of Dec. 2007

1.2 Product List

Table 1.5 lists Product List for R8C/2E Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2E Group, Table 1.6 lists Product List for R8C/2F Group, and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/2F Group.

Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F212E2NFP	8 Kbytes	512 bytes	PLQP0032GB-A	N version
R5F212E4NFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	
R5F212E2DFP	8 Kbytes	512 bytes	PLQP0032GB-A	D version
R5F212E4DFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	
R5F212E2NXXXFP	8 Kbytes	512 bytes	PLQP0032GB-A	N version
R5F212E4NXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	Factory programming product ⁽¹⁾
R5F212E2DXXXFP	8 Kbytes	512 bytes	PLQP0032GB-A	D version
R5F212E4DXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	Factory programming product ⁽¹⁾

Table 1.5 Product List for R8C/2E Group

NOTE:

1. The user ROM is programmed before shipment.




Figure 1.1 Part Number, Memory Size, and Package of R8C/2E Group




Part No.	ROM Capacity		RAM	Package Type	Remarks	
Fait NO.	Program ROM	am ROM Data flash		Fackage Type		
R5F212F2NFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	
R5F212F4NFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
R5F212F2DFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version	
R5F212F4DFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
R5F212F2NXXXFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	
R5F212F4NXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	Factory programming	
					product ⁽¹⁾	
R5F212F2DXXXFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version	
R5F212F4DXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	Factory programming	
					product ⁽¹⁾	

Table 1.6 Product List for R8C/2F Group

Current of Dec. 2007


NOTE:


1. The user ROM is programmed before shipment.



1.3 Block Diagram

Figure 1.3 shows a Block Diagram.





1.4 Pin Assignment

Figure 1.4 shows Pin Assignments (Top View). Table 1.7 outlines the Pin Name Information by Pin Number.




Figure 1.4 Pin Assignments (Top View)



Pin				I/O Pin F		of Peripheral I		
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	A/D Converter	D/A Converter	Comparator
1		P3_5		(TRCIOD) ⁽¹⁾				
2		P3_7		TRAO				
3	RESET							
4	XOUT	P4_7						
5	VSS/AVSS							
6	XIN	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0					
10		P1_7	INT1	TRAIO				
11		P3_6	(INT1) ⁽¹⁾					
12		P3_1		TRBO				
13		P5_4		TRCIOD				ACOUT1
14		P5_3		TRCIOC				ACOUT0
15		P1_6			CLK0			
16		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO) ⁽¹⁾		AN11		
19		P1_2	KI2	TRCIOB		AN10		
20	VREF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG		AN9		
22		P1_0	KI0			AN8		
23		P3_3	INT3	TRCCLK				
24		P3_4		(TRCIOC) ⁽¹⁾				
25		P0_7				AN0	DA1	
26		P0_6				AN1	DA0	
27		P0_5				AN2		AVREF0
28		P0_4		TREO		AN3		ACMP0
29		P0_3				AN4		AVREF1
30		P0_2				AN5		ACMP1
31		P0_1				AN6		
32		P0_0				AN7		

 Table 1.7
 Pin Name Information by Pin Number

NOTE:

1. Can be assigned to the pin in parentheses by a program.

1.5 Pin Functions

Table 1.8 list Pin Functions.

Table 1.8Pin Functions

Туре	Symbol	I/О Туре	Description
Power supply input	VCC, VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	I	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins. ⁽¹⁾ To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0	I/O	Clock I/O pin
	RXD0	I	Receive data input pin
	TXD0	0	Transmit data output pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
D/A converter	DA0 to DA1	0	Output pins from D/A converter
Comparator	AVREF0 to AVREF1	I	Reference voltage input pins to comparator
	ACMP0 to ACMP1	I	Analog voltage input pins to comparator
	ACOUT0 to ACOUT1	0	Comparison result output pins of comparator
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5,	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not
	P5_3, P5_4		by a program. P1_0 to P1_7 also function as LED drive ports.
Input port	P4_2, P4_6, P4_7	I	Input-only ports


I: Input O: Output I/O: Input and output

NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/2E Group


Figure 3.1 is a Memory Map of R8C/2E Group. The R8C/2E group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



3.2 R8C/2F Group

Figure 3.2 is a Memory Map of R8C/2F Group. The R8C/2F group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h]		00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
			1000000b ⁽⁴⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h			
0028h			
0029h			
002Ah			
002Bh			
002Ch	High-Speed On-Chip Oscillator Control Register 7	FRA7	When Shipping

Table 4.1SFR Information (1)⁽¹⁾

0030h			
0031h	Voltage Detection Register 1 (2)	VCA1	00001000b
0032h	Voltage Detection Register 2 (2)	VCA2	0010000b
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register ⁽³⁾	VW1C	00001000b
0037h	Voltage Monitor 2 Circuit Control Register ⁽³⁾	VW2C	00h
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect this register.

3. Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect b2 and b3.

4. The CSPROINI bit in the OFS register is set to 0.



Address	Register	Symbol	After reset
0040h	Register	Gymbol	7110110301
0041h			
0042h			
0043h			
0040h			<u> </u>
0045h			<u> </u>
0046h			<u> </u>
0040h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
004711 0048h		TREE	
004011 0049h			
004911 004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004An		TREIC	
004Bh			
004Ch	Kau Innut Interrunt Control Degister	KUPIC	XXXXX000b
	Key Input Interrupt Control Register		XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	
004Fh			
0050h			
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Comparator 0 Interrupt Control Register	CM0IC	XXXXX000b
005Ch	Comparator 1 Interrupt Control Register	CM1IC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			<u> </u>
0061h			
0062h			<u> </u>
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			<u> </u>
006Ah			
006Bh			
006Dh			
006Ch			
006Dh			<u> </u>
006Eh			<u> </u>
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
Villadofinad	·		

SFR Information (2)⁽¹⁾ Table 4.2

X: Undefined NOTE: 1. The The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0080h	rogiotor	Cymbol	7 1101 10001
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			1
0093h			1
0094h			
0095h			
0096h			
0096h			l
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
009Fh	11ART0 Transmit/Receive Mode Register	LIOME	00b
00A0h	UART0 Transmit/Receive Mode Register	UOMR	00h
00A0h 00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A0h 00A1h 00A2h	UART0 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register		XXh XXh
00A0h 00A1h 00A2h 00A3h	UART0 Bit Rate Register UART0 Transmit Buffer Register	U0BRG U0TB	XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0	U0BRG U0TB U0C0	XXh XXh XXh 00001000b
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0	U0BRG U0TB U0C0	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ABh 00ADh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A5h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00AFh 00AFh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A5h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00AFh 00AFh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A8h 00AAh 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B4h 00B3h 00B4h 00B5h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ASh 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A5h 00A5h 00A7h 00A5h 00A7h 00A5h 00A7h 00A5h 00A7h 00A7h 00A5h 00A7h 00A8h 00A7h 0008h 000A7h 0008h 000A7h 00085h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ASh 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A5h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A5h 00A3h 00A5h 00A5h 000A5h 000A5h 000A5h 000A5h 000A5h 000A5h 000A5h 00085h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A5h 00A6h 00A5h 00A8h 00A8h 00A8h 00A8h 00A2h 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B1h 00B3h 00B3h 00B6h 00B7h 00B8h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B3h 00B6h 00B7h 00B8h 00B3h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B3h 00B5h 00B8h 00B9h 00B3h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B4h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B8h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B3h 00B5h 00B8h 00B9h 00B3h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B4h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B8h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A2h 00A2h 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B0h 00B3h 00B3h 00B3h 00B6h 00B6h 00B3h 00B8h 00B8h 00B8h 00B6h 00B6h 00B6h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B3h 00B3h 00B3h 00B5h 00B5h 00B5h 00B3h 00B3h 00B3h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh

SFR Information (3)⁽¹⁾ Table 4.3

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			<u> </u>
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CCh			
00CDh 00CEh			
00CEn 00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A Register 0	DA0	00h
00D9h	-		
00DAh	D/A Register 1	DA1	00h
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh		27.00.1	
00DEh			
00DFh			
00E0h	Port P0 Register	P0	00h
00E0H	Port P1 Register	P1	00h
	Port P0 Direction Register	PD0	00h
00E2h			
00E3h	Port P1 Direction Register	PD1	00h
00E4h		D 2	
00E5h	Port P3 Register	P3	00h
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	00h
00E9h	Port P5 Register	P5	00h
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F8h	Port Mode Register	PMR	00h
00505	Port Mode Register External Input Enable Register		
00F9h		INTEN	00h
00FAh	INT Input Filter Select Register	INTE	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
00FEh	Port P1 Drive Capacity Control Register	P1DRR	00h
00FFh			
X: Undefined			

SFR Information (4)⁽¹⁾ Table 4.4

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h			
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
0103h	Timer RB I/O Control Register	TRBIOC	00h
010An	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	
	Timer RB Phimary Register	IRDPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			1
0118h	Timer RE Counter Data Register	TRESEC	00h
0119h	Timer RE Compare Data Register	TREMIN	00h
011Ah			
011Bh			
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Clock Source Select Register	TRECSR	00001000b
011Eh		INLOON	0000100000
0120h	Timer RC Mode Register	TRCMR	01001000b
0120h	Timer RC Control Register 1	TRCCR1	00h
0121h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0123h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0125h	Timer RC Counter	TRCIORT	00h
01201 0127h		IRC	00h
0127h 0128h	Timer DC Conorol Degister A	TRCGRA	FFh
	Timer RC General Register A	IRCGRA	
0129h	Times DO Oceanal De sister D	TROOPR	FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh		TROOPO	FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh		TROOPR	FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh		70.000	FFh
0130h	Timer RC Control Register 2	TRCCR2	00011111b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h			
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			1
013Ah			t
013Bh			1
013Ch			1
013Dh			<u> </u>
013Eh			1
013Fh			1
010111	1		1

Table 4.5 SFR Information (5)⁽¹⁾

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			İ
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h	Comparator 0 Control Register Comparator 1 Control Register	ACCR0	00001000b
0175h	Comparator 1 Control Register	ACCR1	00001000b
0176h			
0177h	Comparator Mode Register	ACMR	00h
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
X: Undefined			

SFR Information (6)⁽¹⁾ Table 4.6

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0180h		Cymbol	7 1101 10001
0181h			
0182h			
01820			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			t
0194h			1
0195h			t
0196h			1
0197h			ł
0197h 0198h			łł
01900			l
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A311			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			1
01ACh			
01ADh			1
01AEh			ł
			l
01AFh			Į
01B0h			4
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h			
01B5h	Flash Memory Control Register1	FMR1	100000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h			1
01B9h			ł
			l
01BBh			l
01BCh			Į
01BDh			
01BEh			
01BFh			

Table 4.7SFR Information (7)⁽¹⁾

FFFFh Option Function Select Register

X: Undefined NOTES:

L

1. The blank regions are reserved. Do not access locations in these regions.

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

OFS

(Note 2)

Electrical Characteristics 5.

Table 5.1	Absolute Maximum Ratings
-----------	--------------------------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 **Recommended Operating Conditions**

Cumple al		De no no e to n	Conditions		Standard		Lint
Symbol	F	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Viн	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H"	Except P1_0 to P1_7		-	-	-10	mA
	current	P1_0 to P1_7		-	_	-20	mA
IOH(avg)	Average output	Except P1_0 to P1_7		-	_	-5	mA
	"H" current	P1_0 to P1_7		-	-	-10	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	_	80	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_7		-	_	10	mA
	currents	P1_0 to P1_7		-	_	20	mA
IOL(avg)	Average output	Except P1_0 to P1_7		-	-	5	mA
	"L" current	P1_0 to P1_7		-	-	10	mA
f(XIN)	XIN clock input osc	illation frequency	$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	20	MHz
			$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
-	System clock	OCD2 = 0	$3.0~V \leq Vcc \leq 5.5~V$	0	-	20	MHz
		XIN clock selected	$2.7~V \leq Vcc < 3.0~V$	0	-	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			$\begin{array}{l} \mbox{FRA01 = 1} \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{3.0 V} \le Vcc \le 5.5 \ V \end{array}$	-	-	20	MHz
			$\begin{array}{l} \mbox{FRA01} = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.7 V} \leq Vcc \leq 5.5 \ V \end{array}$	-	_	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified. 2. The average output current indicates the average value of current measured during 100 ms.




Figure 5.1	Ports P0, P1,	and P3 to P5	Timing	Measurement	Circuit
------------	---------------	--------------	--------	-------------	---------

Table 5.3	A/D Converter	Characteristics

Symbol		Parameter	Conditions	Standard Standard			Unit
Symbol	1	arameter	Conditions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC	-	-	10	Bits
	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
Rladder	Resistor ladder	•	Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μS
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μS
Vref	Reference voltag	e		2.7	-	AVcc	V
Via	Analog input volta	age ⁽²⁾		0	-	AVcc	V
– A/D operating		Without sample and hold	Vref = AVcc = 2.7 to 5.5 V	0.25	1	10	MHz
	clock frequency	With sample and hold	Vref = AVcc = 2.7 to 5.5 V	1	_	10	MHz

NOTES:

1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Conditions	Standard		Standard			Unit
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Onit		
-	Resolution		-	-	8	Bit		
_	Absolute accuracy		-	-	1.0	%		
tsu	Setup time		-	-	3	μS		
Ro	Output resistor		4	10	20	kΩ		
l∨ref	Reference power input current	(NOTE 2)	-	-	1.5	mA		

NOTES:

1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

 This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Also, even if the VCUT bit in the ADCON1 register is set to 0 (VREF not connected), IVref flows into the D/A converters.

Table 5.5	Comparator Characteri	stics ⁽¹⁾
-----------	-----------------------	----------------------

Symbol	Parameter	Conditions -		Unit		
	Falanielei		Min.	Тур.	Max.	Unit
Vcref	Comparator reference voltage		0	-	Vcc-1.2	V
Vcin	Comparator input voltage		-0.3	-	Vcc+0.3	V
Vofs	Input offset voltage		-	-	±100	mV
Tcrsp	Response time		-	Ì	200	ns

NOTE:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾	R8C/2E Group	100(3)	-	-	times
		R8C/2F Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times
_	Byte program time (program/erase endurance \leq 1,000 times)		-	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		-	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
_	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		-20 ⁽⁸⁾	-	85	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	_	-	year

Table 5.7 Flash Memory (Data flash Block A, Block B) Electrical Characteristics⁽⁴⁾

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. -40°C for D version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.8 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faialletei	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level ⁽⁴⁾		2.7	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		-	40	-	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.7	-	-	V

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version).

2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

 This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.9 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).

2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Symbol	Symbol Parameter	Condition -		Unit		
Symbol			Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽³⁾		-	-	0.1	V
Vpor2	Power-on reset valid voltage		0	-	2.6	V
trth	External power Vcc rise gradient ⁽²⁾		20	-	_	mV/msec

Table 5.10	Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics
------------	--

NOTES:

1. The measurement condition is $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

2. This condition (external power Vcc rise gradient) does not apply if Vcc \ge 1.0 V.

3. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$, maintain tw(por1) for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.




Figure 5.3 Reset Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic
fOCO40M	High-speed on-chip oscillator frequency	Vcc = 4.75 V to 5.25 V	39.2	40	40.8	MHz
	temperature • supply voltage dependence	$0^{\circ}C \leq T_{opr} \leq 60^{\circ}C^{(2)}$				
		Vcc = 3.0 V to 5.5 V	38.8	40	41.2	MHz
		$-20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)}$				
		Vcc = 3.0 V to 5.5 V	38.4	40	41.6	MHz
		$-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)}$				
		Vcc = 2.7 V to 5.5 V	38	40	42	MHz
		$-20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)}$				
		Vcc = 2.7 V to 5.5 V	37.6	40	42.4	MHz
		$-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)}$				
		$Vcc = 5.0 V \pm 10\%$	38.8	40	40.8	MHz
		$-20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)}$				
		$Vcc = 5.0 V \pm 10\%$	38.4	40	40.8	MHz
		$-40^{\circ}C \le T_{opr} \le 85^{\circ}C^{(2)}$				
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864	-	MHz
	correction value in FRA7 register is written to	Vcc = 2.7 V to 5.5 V	-3%	-	3%	%
	FRA1 register	$-20^{\circ}C \le Topr \le 85^{\circ}C$				
-	Value in FRA1 register after reset		08h	-	F7h	-
-	Oscillation frequency adjustment unit of high-	Adjust FRA1 register	-	+0.3	-	MHz
L	speed on-chip oscillator	(value after reset) to -1				
	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	$VCC = 5.0 \text{ V}, \text{ Topr} = 25^{\circ}\text{C}$	-	400	-	μA

NOTES:

1. Vcc = 2.7 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. These standard values show when the FRA1 register value after reset is assumed.

Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol Parameter	Parameter	Condition	Standard			Unit
	Condition	Min.	Тур.	Max.	Unit	
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = $25^{\circ}C$	-	15	-	μA

NOTE:

1. Vcc = 2.7 to 5.5 V, $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.13 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	:	Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	-	2000	μs
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μS

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and $T_{opr} = 25^{\circ}C$.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Symbol	Parameter		Condition		Si	Unit		
Symbol	Pa			Min.	Тур.	Max.	Unit	
Vон	Output "H" voltage	Except P1_0 to P1_7,	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
		XOUT	Іон = –200 μА		Vcc - 0.5	-	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = -10 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -5 mA	Vcc - 2.0	-	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7,	IOL = 5 mA		-	-	2.0	V
		XOUT	IoL = 200 μA		-	-	0.45	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 10 mA	-	-	2.0	V
			Drive capacity LOW	IoL = 5 mA	-	-	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IoL = 500 μA	-	-	2.0	V
Vt+-Vt-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXD0, CLK0			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5 V		_	-	5.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			-	1.0	_	MΩ
Vram	RAM hold voltage	•	During stop mode		1.8	-	-	V

Table 5.14 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.15	Electrical Characteristics (2) [Vcc = 5 V]
	(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

					Standard	k	
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	10	17	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	10	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	-	25	75	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	-	23	60	μΑ
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	0.8	3.0	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	1.2	_	μA

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

Symbol	l Parameter -		Standard		
Symbol			Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	




Figure 5.4 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	




Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

Symbol	Parameter		Standard		
	Falanielei	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	200	-	ns	
tW(CKH)	CLK0 input "H" width	100	-	ns	
tW(CKL)	CLK0 input "L" width	100	-	ns	
td(C-Q)	TXD0 output delay time	-	50	ns	
th(C-Q)	TXD0 hold time	0	-	ns	
tsu(D-C)	RXD0 input setup time	50	-	ns	
th(C-D)	RXD0 input hold time	90	-	ns	




Table 5.19 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Stan	Unit	
Symbol	Falanielei		Max.	Unit
tw(INH)	INTi input "H" width	250 ⁽¹⁾	-	ns
tw(INL)	INTi input "L" width	250(2)	-	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.7 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Symbol	Doro	imeter	Cond	lition	S	tandard		Unit
Symbol	Fdia	Interen	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	IOH = -1 mA		Vcc - 0.5	-	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = -2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = –50 μА	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7, XOUT	IOL = 1 mA		-	-	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IOL = 2 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	-	0.5	V
VT+-VT-	Hysteresis	<u>INT0, INT1, INT3,</u> KI0, KI1, KI2, KI3, TRAIO, RXD0, CLK0			0.1	0.3	-	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current	1	VI = 3 V, Vcc = 3	V	-	_	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3	V	-	-	-4.0	μΑ
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3	V	66	160	500	kΩ
RfXIN	Feedback resistance	XIN			-	3.0	_	MΩ
Vram	RAM hold voltage		During stop mode	9	1.8	-	-	V

Table 5.20 Electrical Characteristics (3) [VCC = 3 V]	Table 5.20	Electrical Characteristics (3) [Vcc = 3 V]
---	------------	--

NOTE: 1. Vcc =2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.21Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standaro	b	Unit
Symbol	Falametei		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		6	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	_	25	70	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	_	23	55	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	0.7	3.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	1.1	_	μA

Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.22 XIN Input

Symbol	Parameter		Standard	
Symbol	Farameter	Min.	Max.	Unit
tc(XIN)	XIN input cycle time	100	-	ns
twh(xin)	XIN input "H" width	40	-	ns
twl(XIN)	XIN input "L" width	40	-	ns




Figure 5.8 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

Symbol	Parameter	Stan	dard	urd Unit	
	Falanielei	Min.	Max.	Onit	
tc(TRAIO)	TRAIO input cycle time	300	=	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
twl(traio)	TRAIO input "L" width	120	-	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.24 Serial Interface	
-----------------------------	--

Symbol	Parameter	Standard		Unit
	Falditielei	Min.	Max.	Max.
tc(CK)	CLK0 input cycle time	300	-	ns
tw(ckh)	CLK0 input "H" width	150	-	ns
tw(CKL)	CLK0 Input "L" width	150	-	ns
td(C-Q)	TXD0 output delay time	-	80	ns
th(C-Q)	TXD0 hold time	0	-	ns
tsu(D-C)	RXD0 input setup time	70	-	ns
th(C-D)	RXD0 input hold time	90	-	ns





Table 5.25 External Interrupt INTi (i = 0, 1, 3) Input


Symbol	Parameter	Standard		Unit
Symbol Farameter		Min.	Max.	
tw(INH)	INTi input "H" width	380 ⁽¹⁾	-	ns
tw(INL)	INTi input "L" width	380(2)	-	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.


2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY	R8C/2E Group, R8C/2F Group Datasheet

Γ

Rev. Date			Description
Rev.	Dale	Page	Summary
0.10	Aug 01, 2007	-	First Edition issued
1.00	Dec 14, 2007	All pages	"Under development" deleted
		2, 4	Table 1.1, Table 1.3: "Interrupts" revised
		6, 7	Table 1.5, Table 1.6: "(D)" deleted
		15, 16	Figure 3.1, Figure 3.2: "Expanded area" deleted
		17	Table 4.1: "002Ch" added
		24	Table 5.2: IOH(sum), NOTE2 revised
		30	Table 5.11: Symbol "fOCO40M"; Parameter added

All trademarks and registered trademarks are the property of their respective owners.

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
 All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as a such as the development of the purpose of any there military use. When exporting the products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 Renesas has used reasonable care in compling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a set experiment on the data discover the such as product states of the data discover the purpose of any data purpose of any data purpose and applications and regulations.
 When using or otherwise regulation by the data discover the purpose of the such assignment on the data discover the purpose of any damages incurred as a set experiment on the data discover the such assignment on the data discover the purpose of any damages incurred as a set experiment or system step of the information in this document.
 When using



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

 R5F212F4DFP#W4
 R5F212F2NFP#U0
 R5F212F4NFP#W4
 R5F212F2NFP#W4
 R5F212F4DFP#W4

 R5F212F4NFP#U0
 R5F212E2YFP#U0
 R5F212E2DFP#W4
 R5F212E4DFP#W4
 R5F212E2NFP#W4

 R5F212E2DFP#U0
 R5F212E4DFP#U0
 R5F212E2NFP#W4
 R5F212E4DFP#W4
 R5F212E2NFP#W4

 R5F212E2DFP#U0
 R5F212E4DFP#W0
 R5F212E2NFP#W0
 R5F212E4NFP#W4
 R5F212E4NFP#W4

 R5F212F2DFP#U0
 R5F212F2DFP#W4
 R5F212E4NFP#W4
 R5F212E4NFP#W4
 R5F212E4NFP#W4