

RZ/G2L Group, RZ/G2LC Group

Overview for User's Manual: Hardware

Renesas Microprocessor RZ Family / RZ/G Series

arm

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.

Trademarks (continued) For the "Cortex" notation, it is used as follows;

- Arm® Cortex®-A55 Arm® Cortex®-M33

Note that after this page, they may be noted as Cortex-A55 and Cortex-M33 respectively.

Examples of trademark or registered trademark used in the RZ/G series, 2nd Generation User's Manual:

Hardware; CoreLink™: CoreLink is a trademark of Arm Limited.

CoreSight™: CoreSight is a trademark of Arm Limited.

Mali™: Mali is a trademark of Arm Limited.

TrustZone®: TrustZone is a registered trademark of Arm Limited.

HyperFlash™: HyperFlash is a trademark of Cypress Semiconductor Corporation.

MIPI®: MIPI is a registered trademark of MIPI Alliance, Inc.

Neon™: Neon is a trademark of Arm Limited.

OpenGL ES™: OpenGL ES is a trademark of Khronos Group, Inc. eMMC™: eMMC is a trademark of MultiMediaCard Association.

Note that in each section of the Manual, trademark notation of ® and TM may be omitted. All other trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Precaution against Electrostatic Discharge (ESD)
 - A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
- 2. Processing at power-on
 - The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
- 3. Input of signal during power-off state
 - Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
- 4. Handling of unused pins
 - Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
- 5. Clock signals
 - After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses
 - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
- 8. Differences between products
 - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

RZ/G2L Group, RZ/G2LC Group

RZ Family, RZ/G Series

R01UH0922EJ0110 Rev.1.10 Aug.10, 2022

1. Overview

1.1 Introduction

The RZ/G2L and RZ/G2LC includes:

RZ/G2L RZ/G2LC

- 1.2GHz Arm® Cortex®-A55 Dual / Single MPCore cores,
- 200-MHz Arm® Cortex®-M33 core,
- 500-MHz Arm® MaliTM-G31,
- Memory controller for DDR4-1600 / DDR3L-1333 with 16 bits,
- · Video processing unit,
- USB2.0 host / function interface,
- · Gigabit Ethernet interface,
- SD card host interface,
- CAN interface.
- Sound interface.

RZ/G2L

- 1 channel MIPI DSI interface or 1channel parallel output interface selectable,
- 1 channel MIPI CSI-2 input interface or 1channel parallel input interface selectable,

RZ/G2LC

- 1 channel MIPI DSI interface,
- 1 channel MIPI CSI-2 input interface,

Note: Arm and Cortex are registered trademark of Arm Limited. All other brands or product names are the property of their respective holders.

1.2 List of Specifications

1.2.1 CPU Core

Item	Description
System CPU Cortex-A55	RZ/G2L RZ/G2LC
	 Arm Cortex-A55 Dual / Single MPCore 1.2 GHz
	 L1 I-cache 32 KBytes (Parity) / D-cache 32 KBytes (ECC)
	L2 cache 0 KByte
	L3 cache 256 KBytes (ECC)
	 NEON™ / FPU supported
	Cryptographic Extension supported
	Arm®v8.2-A architecture
System CPU Cortex-M33	RZ/G2L RZ/G2LC
	Arm Cortex-M33 Processor 200MHz
	Security Extension supported
	Arm®v8-M architecture
Boot	RZ/G2L RZ/G2LC
	6 boot modes
	 Boot Mode 0: Booting from eSD
	— Boot Mode 1: Booting from eMMC (1.8V)
	Boot Mode 2: Booting from eMMC (3.3V)
	 Boot Mode 3: Booting from a serial flash memory (Single / Quad / Octal) connected to the SPI Multi I/O bus space (1.8 V)
	 Boot Mode 4: Booting from a serial flash memory (Single / Quad) connected to the SPI Multi I/O bus space (3.3 V)
	Boot Mode 5: Booting from SCIF download
Debug Interface	RZ/G2L RZ/G2LC
	 Arm® CoreSight[™] architecture
	JTAG / SWD interface supported
	ETF 16 KBytes for program flow trace (each cluster)
	JTAG Disable supported

1.2.2 CPU Peripheral

Clock Pulse Generator (CPG) • Generates the clocks from external clock (EXCLK 24 MHz). — Maximum Arm Cortex-A55 clock: 1.2 GHz — Maximum Arm Cortex-M33 clock: 200 MHz — Maximum DDR clock: 666 MHz (DDR3L-1333), 800 MHz (DDR4-1600) — Maximum 3DGE clock: 500 MHz — Maximum VCP clock: 200 MHz — Maximum AXI-bus clock: 200 MHz — Maximum APB-bus clock: 100 MHz — Maximum APB-bus clock: 100 MHz • SSC (Spread Spectrum Clock) supported Controller (DMAC) Pransfer request: on-chip peripheral request / auto request (software trigger) • A specific DMA transfer interval can be specified to adjust the bus occupancy. • LINK mode (DMA transfer under descriptor control) supported • Transfer information can be automatically reloaded Interrupt Controller RZ/G2L RZ/G2LC • Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 • Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 • External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) • On-chip peripheral Interrupts: priority level set for each module RZ/G2L RZ/G2LC • Message Handling Unit (MHU) • Message handling function between Arm Cortex-A55 and Arm Cortex-M33	1	Description
— Maximum Arm Cortex-A55 clock: 1.2 GHz — Maximum Arm Cortex-M33 clock: 200 MHz — Maximum DDR clock: 666 MHz (DDR3L-1333), 800 MHz (DDR4-1600) — Maximum 3DGE clock: 500 MHz — Maximum VCP clock: 200 MHz — Maximum AXI-bus clock: 200 MHz — Maximum APB-bus clock: 100 MHz — Maximum APB-bus clock: 100 MHz — SSC (Spread Spectrum Clock) supported Direct Memory Access Controller (DMAC) Direct Memory Access Controller (DMAC) Transfer request: on-chip peripheral request / auto request (software trigger) • A specific DMA transfer interval can be specified to adjust the bus occupancy. • LINK mode (DMA transfer under descriptor control) supported • Transfer information can be automatically reloaded Interrupt Controller RZ/G2L RZ/G2LC • Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 • Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 • External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) • On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) • Message handling function between Arm Cortex-A55 and Arm Cortex-M33	k Pulse Generator	RZ/G2L RZ/G2LC
Maximum Arm Cortex-M33 clock: 200 MHz - Maximum DDR clock: 666 MHz (DDR3L-1333), 800 MHz (DDR4-1600) - Maximum 3DGE clock: 500 MHz - Maximum VCP clock: 200 MHz - Maximum AXI-bus clock: 200 MHz - Maximum APB-bus clock: 100 MHz - SSC (Spread Spectrum Clock) supported Direct Memory Access RZ/G2L RZ/G2LC))	Generates the clocks from external clock (EXCLK 24 MHz).
Maximum DDR clock: 666 MHz (DDR3L-1333), 800 MHz (DDR4-1600) Maximum 3DGE clock: 500 MHz Maximum VCP clock: 200 MHz Maximum AXI-bus clock: 200 MHz Maximum APB-bus clock: 100 MHz SSC (Spread Spectrum Clock) supported Direct Memory Access Controller (DMAC) Pransfer request: on-chip peripheral request / auto request (software trigger) A specific DMA transfer interval can be specified to adjust the bus occupancy. LINK mode (DMA transfer under descriptor control) supported Transfer information can be automatically reloaded Interrupt Controller RZ/G2L RZ/G2LC Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) Message handling function between Arm Cortex-A55 and Arm Cortex-M33		Maximum Arm Cortex-A55 clock: 1.2 GHz
 Maximum 3DGE clock: 500 MHz Maximum VCP clock: 200 MHz Maximum AXI-bus clock: 200 MHz Maximum APB-bus clock: 100 MHz SSC (Spread Spectrum Clock) supported Parameter request: on-chip peripheral request / auto request (software trigger) A specific DMA transfer interval can be specified to adjust the bus occupancy. LINK mode (DMA transfer under descriptor control) supported Transfer information can be automatically reloaded Interrupt Controller RZ/G2L RZ/G2LC Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) Message handling function between Arm Cortex-A55 and Arm Cortex-M33 		 Maximum Arm Cortex-M33 clock: 200 MHz
Maximum VCP clock: 200 MHz Maximum AXI-bus clock: 200 MHz Maximum APB-bus clock: 100 MHz Maximum APB-bus clock: 100 MHz SSC (Spread Spectrum Clock) supported RZ/G2L RZ/G2LC		 Maximum DDR clock: 666 MHz (DDR3L-1333), 800 MHz (DDR4-1600)
— Maximum AXI-bus clock: 200 MHz — Maximum APB-bus clock: 100 MHz • SSC (Spread Spectrum Clock) supported Direct Memory Access Controller (DMAC) Pransfer request: on-chip peripheral request / auto request (software trigger) • A specific DMA transfer interval can be specified to adjust the bus occupancy. • LINK mode (DMA transfer under descriptor control) supported • Transfer information can be automatically reloaded Interrupt Controller Practical RZ/G2L RZ/G2LC • Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 • Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 • External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) • On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) Message handling function between Arm Cortex-A55 and Arm Cortex-M33		Maximum 3DGE clock: 500 MHz
- Maximum APB-bus clock: 100 MHz • SSC (Spread Spectrum Clock) supported SSC (Spread Spectrum Clock) supported		Maximum VCP clock: 200 MHz
SSC (Spread Spectrum Clock) supported Direct Memory Access RZ/G2L RZ/G2LC		Maximum AXI-bus clock: 200 MHz
Direct Memory Access Controller (DMAC) PZ/G2L RZ/G2LC 2 modules, 16 channels per module Transfer request: on-chip peripheral request / auto request (software trigger) A specific DMA transfer interval can be specified to adjust the bus occupancy. LINK mode (DMA transfer under descriptor control) supported Transfer information can be automatically reloaded RZ/G2L RZ/G2LC Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module RZ/G2L RZ/G2LC Message Handling Unit (MHU) Message handling function between Arm Cortex-A55 and Arm Cortex-M33		 Maximum APB-bus clock: 100 MHz
Controller (DMAC) • 2 modules, 16 channels per module • Transfer request: on-chip peripheral request / auto request (software trigger) • A specific DMA transfer interval can be specified to adjust the bus occupancy. • LINK mode (DMA transfer under descriptor control) supported • Transfer information can be automatically reloaded Interrupt Controller RZ/G2L RZ/G2LC • Arm® CoreLink TM Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 • Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 • External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) • On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) • Message handling function between Arm Cortex-A55 and Arm Cortex-M33		SSC (Spread Spectrum Clock) supported
 2 modules, 16 channels per module Transfer request: on-chip peripheral request / auto request (software trigger) A specific DMA transfer interval can be specified to adjust the bus occupancy. LINK mode (DMA transfer under descriptor control) supported Transfer information can be automatically reloaded RZ/G2L RZ/G2LC Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module Message Handling Unit Message handling function between Arm Cortex-A55 and Arm Cortex-M33 	-	RZ/G2L RZ/G2LC
Iransfer request: on-chip peripheral request / auto request (software trigger) A specific DMA transfer interval can be specified to adjust the bus occupancy. LINK mode (DMA transfer under descriptor control) supported Transfer information can be automatically reloaded RZ/G2L RZ/G2LC Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) Message handling function between Arm Cortex-A55 and Arm Cortex-M33		2 modules, 16 channels per module
LINK mode (DMA transfer under descriptor control) supported Transfer information can be automatically reloaded Interrupt Controller RZ/G2L RZ/G2LC Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) RZ/G2L RZ/G2LC Message handling function between Arm Cortex-A55 and Arm Cortex-M33	λC)	Transfer request: on-chip peripheral request / auto request (software trigger)
Transfer information can be automatically reloaded RZ/G2L RZ/G2LC Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) RZ/G2L RZ/G2LC Message handling function between Arm Cortex-A55 and Arm Cortex-M33		A specific DMA transfer interval can be specified to adjust the bus occupancy.
Interrupt Controller RZ/G2L Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module RZ/G2L RZ/G2LC Message Handling Unit (MHU) RZ/G2L RZ/G2LC Message handling function between Arm Cortex-A55 and Arm Cortex-M33		LINK mode (DMA transfer under descriptor control) supported
Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55 Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) RZ/G2L RZ/G2LC Message handling function between Arm Cortex-A55 and Arm Cortex-M33		Transfer information can be automatically reloaded
Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module RZ/G2L RZ/G2LC Message handling function between Arm Cortex-A55 and Arm Cortex-M33	rupt Controller	RZ/G2L RZ/G2LC
External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0) On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) Message handling function between Arm Cortex-A55 and Arm Cortex-M33		 Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55
On-chip peripheral Interrupts: priority level set for each module Message Handling Unit (MHU) RZ/G2L RZ/G2LC Message handling function between Arm Cortex-A55 and Arm Cortex-M33		 Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33
Message Handling Unit (MHU) RZ/G2L RZ/G2LC Message handling function between Arm Cortex-A55 and Arm Cortex-M33		 External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0)
 (MHU) Message handling function between Arm Cortex-A55 and Arm Cortex-M33 		On-chip peripheral Interrupts: priority level set for each module
······································	sage Handling Unit	RZ/G2L RZ/G2LC
	(MHU)	Message handling function between Arm Cortex-A55 and Arm Cortex-M33
 Assert interrupt to inform message and response from/to Arm Cortex-A55, Cortem M33 		 Assert interrupt to inform message and response from/to Arm Cortex-A55, Cortex-M33
General-purpose I/O (GPIO) RZ/G2L RZ/G2LC	eral-purpose I/O (GPIO)	RZ/G2L RZ/G2LC
 General-purpose I/O ports 		General-purpose I/O ports
Thermal Sensor Unit (TSU) RZ/G2L RZ/G2LC	rmal Sensor Unit (TSU)	RZ/G2L RZ/G2LC
• 1 channel		• 1 channel

1.2.3 Internal Memory

Item	Description
On-chip RAM	RZ/G2L RZ/G2LC
	RAM of 128 Kbytes (ECC)

1.2.4 **External Memory Interface** Item Description External Bus Controller for RZ/G2L RZ/G2LC DDR3L / DDR4 SDRAM Support DDR3L-1333 / DDR4-1600 (DDR) Bus Width: 16-bit In line ECC supported (Support error detection interrupt) Memory Size: Up to 4 GB · Auto Refresh supported SPI Multi I/O Bus Controller RZ/G2L • 1 channel (8bit Double data rate) • Up to 2 serial flash memories with multiple I/O bus sizes (single / quad) can be connected Connectable with 1 Octal-SPI flash memory Connectable with 1 HyperFlash memory External address space read mode (built-in read cache) SPI operation mode Maximum Clock Frequency: 50 MHz (Quad-SPI DDR), 66 MHz (Quad-SPI SDR), 100 MHz (Octal-SPI, HyperFlash) RZ/G2LC • 1 channel (4bit Double data rate) • 1 serial flash memories with multiple I/O bus sizes (single / quad) can be connected External address space read mode (built-in read cache) SPI operation mode • Maximum Clock Frequency: 50 MHz (Quad-SPI DDR), 66 MHz (Quad-SPI SDR) SD Card Host Interface / RZ/G2L RZ/G2LC Multimedia Card Interface • 2 channels (SD/MMC) · Channel 0 supports SDHI / e-MMC (boot supported) Channel 1 supports SDHI SD memory I/O card interface (1-bit / 4-bit SD bus) SD, SDHC and SDXC SD memory card access supported Compliant with SD 3.0 Default, high-speed, UHS-I/SDR50, SDR104 transfer modes supported • Error check function: CRC7 (Command/response), CRC16 (Data) Card detection function, write protect supported

- MMC interface (1-bit / 4-bit / 8-bit MMC bus)
- e-MMC device access supported
- Compliant with eMMC 4.51
- High-speed, HS200 transfer modes supported

1.2.5 Graphics Unit

Item	Description
3D Graphics Engine	RZ/G2L RZ/G2LC
(3DGE)	Arm Mali-G31
	One single-pixel shader core
	8 Kbytes L2 Cache
	 OpenGL ES1.1 / 2.0 / 3.0 / 3.1 and 3.2 Supported
	OpenCL 2.0 Full Profile Supported

1.2.6 Video Processing Unit

Item	Description	
Video Codec Processor	RZ/G2L	
(VCP)	H.264 codec module	
	Encoding / Decoding support	
	H.264 / AVC (High Profile / Main Profile / Baseline Profile)	
	H.264 / MVC (Stereo High Profile)	
	 Maximum pixel rate: 1920 x 1080 x 30 fps 	
	 Color format (input in encoding): YcbCr 4:2:0 semi-planar supported 	
	 Color format (output in decoding): YcbCr 4:2:0 semi-planar supported 	
Image Scaling Unit	RZ/G2L RZ/G2LC	
(ISU)	Scaling down function with bilinear interpolation	
	 Input image Size (max): 5M (2800×2047) 	
	 Output image Size (max): Full HD (1920×1080) 	
	Support Color format Conversion	
	 RGB / ARGB / YcbCr422 / YcbCr420 / RAW(Grayscale) 	

1.2.7 Camera Interfaces

Item

Description

MIPI CSI-2 Interface

RZ/G2L RZ/G2LC

- 1 channel
- The number of Lane: 1/2/4-laneSupport 5MP, 30 fps (RAW12)
- Maximum Bandwidth: 1.5 Gbps per lane
- Select 1 VC from 4 VC (virtual channel) supported
- Support Input Image Data Formats:

YUV420 8-bit / 10-bit

Legacy YUV420 8-bit

YUV420 8-bit / 10-bit (Chroma Shifted Pixel Sampling)

YUV422 8-bit / 10-bit

RGB444 / RGB555 / RGB565/ RGB666 / RGB888

RAW6 / RAW7 / RAW8 / RAW10 / RAW12 / RAW14 / RAW16 / RAW20

- Generic short packet code 1 / 2 / 3 / 4 / 5 / 6 / 7 / 8
- Generic long packet data type 1 / 2 / 3 / 4
- User Defined 8-bit data type 1 / 2 / 3 / 4 / 5 / 6 / 7 / 8

Parallel Input Interface

RZ/G2L

- 1 channel
- Support ITU-R BT.656 Interface (Interlace supported, YcbCr422 8-bit / 10-bit)
- · Support HD,

30 fps (YCbCr422 Interleave), 60fps (YCbCr422 Y/CbCr separate data, binary data)


Maximum input pixel frequency: 108MHz

• Support Input Data Format:

YcbCr422 8-bit / 10-bit

Binary data 16-bit

• VSYNC / HSYNC / FIELD timing signal supported





Item

RZ/G2L

MIPI CSI-2 / Parallel to AXI Bridge Module

RZ/G2LC

MIPI CSI-2 to AXI Bridge Module

Description

RZ/G2L

- 1 channel (MIPI CSI-2 Input or Parallel Input)
- Support Image Processing:

Clipping

Frame Sampling

LUT

Color format conversion

Color space conversion

• Support Color Formats for Image Processing:

YUV422 8/10-bit

RGB565 / RGB666 / RGB888

RAW8 / 10 / 12 / 14 / 16 (Clipping and Frame Sampling only)

• Support Output Data Formats:

YCbCr422 8-bit (Interleave/Semi planar, Interlace/Progressive)

YCbCr420 8-bit (Interleave, Interlace)

Y-Only

RGB888 / ARGB8888

RAW8/10/12/14/16 (without Image Processing)

MIPI CSI-2 V2.1 Recommended Memory storage data (without Image Processing)

RZ/G2LC

- 1 channel (MIPI CSI-2 Input)
- Support Image Processing:

Clipping

Frame Sampling

LUT

Color format conversion

Color space conversion

Support Color Formats for Image Processing:

YUV422 8/10-bit

RGB565 / RGB666 / RGB888

RAW8 / 10 / 12 / 14 / 16 (Clipping and Frame Sampling only)

Support Output Data Formats:

Y-Only

RGB888 / ARGB8888

RAW8/10/12/14/16 (without Image Processing)

MIPI CSI-2 V2.1 Recommended Memory storage data (without Image Processing)

1.2.8 Display Interface

Item	Description
LCD Controller	RZ/G2L
	1 channel (MIPI DSI output or Parallel output)
	RZ/G2LC
	1 channel (MIPI DSI output)
	RZ/G2L RZ/G2LC
	 2 planes blending (can blend 2 different size images)
	Support Image Processing:
	Dither processing (RGB666)
	Clipping
	RGB Gamma Correction LUT
	Support Input Data Format:
	RGB565 / RGB666 / RGB888
	ARGB1555 / ARGB4444 / ARGB8888
	YcbCr444 8-bit / YcbCr422 8-bit / YcbCr420 8-bit
MIPI DSI Interface	RZ/G2L RZ/G2LC
	1 channel
	The number of Lane: 4-lane
	 Support up to Full HD (1920 x 1080), 60 fps (RGB888)
	Maximum Bandwidth: 1.5 Gbps per lane
	Support Output Data Format:
	RGB666 / RGB888
Parallel Output Interface	RZ/G2L
	1 channel
	• Support WXGA (1280x800), 60 fps
	Support Output Data Format:
	RGB666 / RGB888
	CLK / HD / VD timing signal supported

1.2.9 Sound Interface

Item	Description
Serial Sound Interface	RZ/G2L
(SSI)	4 channels bidirectional serial transfer
	RZ/G2LC
	3 channels bidirectional serial transfer
	RZ/G2L RZ/G2LC
	2 external clock sources available
	 Full Duplex communication (channel 0, 1, and 3)
	 Support of I2S / Monaural / TDM audio formats
	Support of master and slave functions
	Generation of programmable word clock and bit clock
	Multi-channel formats
	 Support of 8, 16, 18, 20, 22, 24, and 32-bit data formats
	 Support of 32-stage FIFO for transmission and reception
	Support of LR-clock continue function in which the LR-clock signal is not stopped
Sampling Rate Converter	RZ/G2L RZ/G2LC
(SRC)	1 channel
	Data format: 16-bit (stereo / monaural)
	Sampling Rate
	Input: Selectable from 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz
	Output: Selectable from 8 kHz*, 16 kHz*, 32 kHz, 44.1 kHz, 48 kHz (*:can select in 44.1kHz input mode)
	SNR: more than or equal to 80db

1.2.10 Storage and Network

Item	Description
USB2.0 Host / Function	RZ/G2L RZ/G2LC
(USB)	• 2 channels (ch0: Host-Function ch1: Host only)
	Compliance with USB2.0
	Supports On-The-Go (OTG) Function
	Supports Battery Charging Function
	Internal dedicated DMA
Gigabit Ethernet Interface	RZ/G2L
(GbE)	2 channels
	RZ/G2LC
	• 1 channel
	RZ/G2L RZ/G2LC
	 Supports transfer at 1000 Mbps and 100 Mbps, 10Mbps
	Supports filtering of Ethernet frames
	 Supports interface conforming to IEEE802.3 PHY RGMII (Reduced Gigabit Media Independent Interface)
	Supports interface conforming to IEEE802.3 PHYMII (Media Independent Interface)

RZ/G2L, RZ/G2LC

Item	Description
CANFD Interface	RZ/G2L RZ/G2LC
(RS-CANFD)	• 2 channels
	 ISO 11898-1 (2003) compliant
	 CAN-FD ISO 11898-1 (CD2014) compliant
	Message buffer
	Up to 64 x 2-channel receive message buffer: shared among all channels
	16 transmit message buffers per channel

1.2.11 Timer

Multi-function Timer Pulse Unit 3 (MTU3a)

RZ/G2L

• 9 channels (16 bits x 8 channels, 32 bits x 1 channel)

RZ/G2LC

• 8 channels (16 bits x 7 channels, 32 bits x 1 channel)

RZ/G2L RZ/G2LC

- Module clock frequency (P0φ): 100 MHz
- · Maximum 28 lines of pulse inputs/outputs and 3 lines of pulse inputs
- 14 types of count clocks selectable
- · Input capture function
- · 39 outputs compare and input capture registers
- Counter clear operation (Simultaneous counter clearing by Compare match or Input capture is available)
- Simultaneous writing to multiple timer counters (TCNT)
- Synchronous input/output of each register due to synchronous operation of the counter
- · Buffered operation
- Cascade-connected operation
- · 43 types of interrupt sources
- Automatic transfer of register data
- Pulse output modes

Toggle, PWM, complementary PWM, and reset-synchronized PWM modes

- · Synchronization of multiple counters
- · Phase counting mode

16-bit mode (channel 1 and 2)

32-bit mode (channel 1 and 2)

- Counter function of dead time compensation
- Digital filter functions for the input capture and external count clock pin

Port Output Enable 3 (POE3)

RZ/G2L RZ/G2LC

- Control of the high-impedance state of the MTU3a waveform output pins
- · Activation with four input pins
- Activation on detection of short-circuited outputs (detection of simultaneous PWM output to the active level)
- · Activation by register write
- Additional programming of output control target pins is possible.



RZ/G2L, RZ/G2LC

Item	Description
General PWM Timer	RZ/G2L
(GPT)	32 bits x 8 channels
	RZ/G2LC
	32 bits x 4 channels
	RZ/G2L RZ/G2LC
	 Counting up or down (sawtooth wave), counting up and down (triangular wave) selectable for all channels
	Independent selectable for each channel
	2 input/output pins per channel
	2 output compare / input capture registers per channel
	 For the 2 output compare / input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use
	 In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms
	 Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow)
	Generation of dead times in PWM operation
	Synchronous start / stop / clear of counters on arbitrary channels
	 Starting, stopping, and clearing up/down counters in response to a maximum of eight events
	 Starting, stopping, and clearing up/down counters in response to input level comparison
	 Starting, stopping, and clearing up/down counters in response to a maximum of four external triggers
	 Output pin invalidation functions due to dead time error or detection of short circuit between output pins
	Digital filter functions for the input capture and external trigger pins
Port Output Enable for GPT	RZ/G2L RZ/G2LC
(POEG)	Output prohibition control of the GPT waveform output pin
	Activation with up to four input pins
	 Activation by dead time error detection or output short detection
	Activation by register write
Watchdog Timer	RZ/G2L RZ/G2LC
(WDT)	3 channels
	A counter overflow can reset the LSI
	CPU parity error can reset the LSI
General Timer	RZ/G2L RZ/G2LC
(GTM)	32 bits x 3 channels
	Two operating modes
	- Interval timer mode
	- Free-running comparison mode

1.2.12 Peripheral Module

IZC Bus Interface (IZC)	Item	Description
Master mode and slave mode supported Support for 7-bit and 10-bit slave address formats Support for multi-master operation Timeout detection RZG2L Serial Communication Interface with FIFO (SCIFA) RZG2L SZG2LC Stannels RZG2L SZG2LC Support for multi-master operation SZG2L SZG2LC Support for synchronous mode selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator SZG2L SZG2LC SZG2L SZG2LC SZG2LC SZG2L SZG2LC SZG	I2C Bus Interface	RZ/G2L RZ/G2LC
Serial Communication Interface with FIFO (SCIFA) Serial Communication Interface Serial Communication Interface Serial Communication Interface (SCIg) Serial Peripheral Interface (SCIg) Revision Serial Peripheral Interface (RSPI) Serial Revision Serial Peripheral Interface (RSPI) Serial Communication Serial Peripheral Interface (RSPI) Serial Revision Serial Peripheral Interface (RSPI)	(I2C)	• 4 channels
Serial Communication Interface with FIFO (SCIFA) RZ/G2L • 5 channels RZ/G2L • 4 channels RZ/G2L • 2 (lock synchronous mode or asynchronous mode selectable • 5 simultaneous transmission and reception (full-duplex communication) supported • Dedicated baud rate generator • Separate 16-Byte FIFO registers for transmission and reception • Modem control function (channel 0, 1, and 2 in asynchronous mode) RZ/G2L RZ/G2LC • 2 channels (SCIg) Serial Communication Interface (SCIg) Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable • Simultaneous transmission and reception (full-duplex communication) supported • Dedicated baud rate generator • LSB first / MSB first selectable • Modem control function • Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) Renesas Serial Peripheral Interface (RSPI) Master mode and slave mode supported • Programmable bit length, clock polarity, clock phase can be selected • Consecutive transfers		Master mode and slave mode supported
Serial Communication Interface with FIFO (SCIFA) RZG2L • 5 channels RZG2L • 4 channels RZG2L • Clock synchronous mode or asynchronous mode selectable • Simultaneous transmission and reception (full-duplex communication) supported • Dedicated baud rate generator • Separate 16-Byte FIFO registers for transmission and reception • Modem control function (channel 0, 1, and 2 in asynchronous mode) RZG2L RZG2LC • 2 channels (SCIg) RZG2L RZG2LC • 2 channels • Simultaneous transmission and reception (full-duplex communication) supported • Dedicated baud rate generator • LSB first / MSB first selectable • Modem control function • Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) RRenesas Serial Peripheral Interface (RSPI) RYG2L RZG2LC • 3 channels • SPI operation • Master mode and slave mode supported • Programmable bit length, clock polarity, clock phase can be selected • Consecutive transfers		 Support for 7-bit and 10-bit slave address formats
Serial Communication Interface with FIFO (SCIFA) Schannels RZG2LC		Support for multi-master operation
Interface with FIFO (SCIFA) * 5 channels **RZG2L** * 4 channels **RZG2L** **Clock synchronous mode or asynchronous mode selectable * Simultaneous transmission and reception (full-duplex communication) supported * Dedicated baud rate generator * Separate 16-Byte FIFO registers for transmission and reception * Modem control function (channel 0, 1, and 2 in asynchronous mode) * Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable * Simultaneous transmission and reception (full-duplex communication) supported * Dedicated baud rate generator * LSB first / MSB first selectable * Modem control function * Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) * Renesas Serial Peripheral Interface (RSPI) * SPI operation * Master mode and slave mode supported * Programmable bit length, clock polarity, clock phase can be selected * Consecutive transfers		Timeout detection
(SCIFA) RZG2L A channels RZG2L RZG2LC Clock synchronous mode or asynchronous mode selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator Separate 16-Byte FIFO registers for transmission and reception Modem control function (channel 0, 1, and 2 in asynchronous mode) Serial Communication Interface (SCIg) RZG2L RZG2LC 1 2 channels Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZG2L RZG2LC 3 channels SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		RZ/G2L
POUTE **A channels **RZG2L **RZZG2LC* **Clock synchronous mode or asynchronous mode selectable **Simultaneous transmission and reception (full-duplex communication) supported **Dedicated baud rate generator **Separate 16-Byte FIFO registers for transmission and reception **Modem control function (channel 0, 1, and 2 in asynchronous mode) **RZZG2L **RZZG2LC** **2 channels **Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable **Simultaneous transmission and reception (full-duplex communication) supported **Dedicated baud rate generator* **LSB first / MSB first selectable **Modem control function **Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) **Renesas Serial Peripheral Interface (RSPI) **RZG2L **RZZG2LC** **Adamsels* **SPI operation **Master mode and slave mode supported **Programmable bit length, clock polarity, clock phase can be selected **Consecutive transfers*		• 5 channels
RZ/G2L RZ/G2LC • Clock synchronous mode or asynchronous mode selectable • Simultaneous transmission and reception (full-duplex communication) supported • Dedicated baud rate generator • Separate 16-Byte FIFO registers for transmission and reception • Modem control function (channel 0, 1, and 2 in asynchronous mode) RZ/G2L RZ/G2LC • 2 channels • Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable • Simultaneous transmission and reception (full-duplex communication) supported • Dedicated baud rate generator • LSB first / MSB first selectable • Modem control function • Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC • 3 channels • SPI operation • Master mode and slave mode supported • Programmable bit length, clock polarity, clock phase can be selected • Consecutive transfers	(SCIFA)	RZ/G2LC
Clock synchronous mode or asynchronous mode selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator Separate 16-Byte FIFO registers for transmission and reception Modem control function (channel 0, 1, and 2 in asynchronous mode) RZ/G2L RZ/G2LC 2 channels Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RY/G2L RZ/G2LC 3 channels SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		• 4 channels
Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator Separate 16-Byte FIFO registers for transmission and reception Modem control function (channel 0, 1, and 2 in asynchronous mode) RZ/GZL RZ/GZLC 1 Communication Interface (SCIg) RZ/GZL RZ/GZLC 1 Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) RZ/GZL RZ/GZLC 3 channels SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		RZ/G2L RZ/G2LC
Dedicated baud rate generator Separate 16-Byte FIFO registers for transmission and reception Modem control function (channel 0, 1, and 2 in asynchronous mode) RZ/G2L RZ/G2LC 1 2 channels Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) RZ/G2L RZ/G2LC RZ/G2L RZ/G2LC Selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) RZ/G2L RZ/G2LC Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		 Clock synchronous mode or asynchronous mode selectable
Serial Communication Interface (SCIg) RZ/G2L RZ/G2LC 2 channels Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC 3 channels SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		Simultaneous transmission and reception (full-duplex communication) supported
Modem control function (channel 0, 1, and 2 in asynchronous mode) RZ/G2L RZ/G2LC 2 channels Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		Dedicated baud rate generator
Serial Communication Interface (SCIg) PZ/G2L RZ/G2LC Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC A schannels SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		 Separate 16-Byte FIFO registers for transmission and reception
Interface (SCIg) • 2 channels • Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable • Simultaneous transmission and reception (full-duplex communication) supported • Dedicated baud rate generator • LSB first / MSB first selectable • Modem control function • Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC • 3 channels • SPI operation • Master mode and slave mode supported • Programmable bit length, clock polarity, clock phase can be selected • Consecutive transfers		Modem control function (channel 0, 1, and 2 in asynchronous mode)
(SCIg) Clock synchronous mode, asynchronous mode, or smart card interface mode is selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		RZ/G2L RZ/G2LC
Clock synchronous mode, asynchronous mode, of smart card interface mode is selectable Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud rate generator LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC 3 channels SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		2 channels
Dedicated baud rate generator LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC 3 channels SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers	(SCIg)	
LSB first / MSB first selectable Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC 3 channels SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		Simultaneous transmission and reception (full-duplex communication) supported
Modem control function Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC 3 channels SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		Dedicated baud rate generator
Encoding and decoding of IrDA communications waveforms in accord with version 1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC 3 channels SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers		LSB first / MSB first selectable
1.0 of the IrDA standard (on channel 0) Renesas Serial Peripheral Interface (RSPI) Page 1		Modem control function
Renesas Serial Peripheral Interface (RSPI) RZ/G2L RZ/G2LC • 3 channels • SPI operation • Master mode and slave mode supported • Programmable bit length, clock polarity, clock phase can be selected • Consecutive transfers		
Interface (RSPI) SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers	Renesas Serial Peripheral	
 SPI operation Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers 	Interface	
 Master mode and slave mode supported Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers 		
 Programmable bit length, clock polarity, clock phase can be selected Consecutive transfers 		
Consecutive transfers		
		LSB first / MSB first selectable
Maximum transfer rate: 50 Mbps		Maximum transfer rate: 50 Mbps

1.2.13 Security

Item	Description
Trusted Secure IP	RZ/G2L RZ/G2LC
(TSIP)	Security algorism
[option]	Common key encryption: AES
	Non-common key encryption: RSA, ECC
	Other features
	TRNG (true-random number generator)
	Hash value generation: SHA-1, SHA-224, SHA-256, GHASH
	Support of Unique ID
One Time Programmable	RZ/G2L RZ/G2LC
memory (OTP)	A nonvolatile memory that can be written only once
	Security setting, authentication setting are possible
	Support one time read function (512 Bytes)

1.2.14 Analog

Item	Description
A/D Converter	RZ/G2L
(ADC)	8 channels
	Resolution: 12-bit
	Input Range: 0V ~ 1.8V
	Conversion Time: 1us
	Operation Mode: select mode / scan mode
	Conversion Mode: single mode / repeat mode
	 Condition for A/D conversion start
	Software trigger
	Asynchronous trigger: External trigger supported
	Synchronous trigger: MTU and PWM timer

1.2.15 Others

Item	Description
Boundary Scan	RZ/G2L RZ/G2LC
	 Boundary scan based on IEEE 1149.1 via JTAG interface is supported.
	Note that some module pins are not available on this boundary scan.

1.2.16 Power supply voltage

Item	Description
Power supply voltage	RZ/G2L RZ/G2LC
	 VDD, PLLn_DVDD11 (n=23,5): 1.05 ~ 1.15V,
	 DDR_VDDQ: 1.14 ~ 1.26V (DDR4) / 1.283 ~ 1.45V (DDR3L),
	 VDD18, ADC_AVDD18, PLLn_AVDD18 (n=1,23,4,5,6): 1.62 ~ 1.98V,
	 OTP_VDD18, USB_VDD18, CSI_VDD18, DSI_VDD18: 1.65 ~ 1.95V,
	 PVDD: 2.97 ~ 3.63V, USB_VDD33: 3.00 ~ 3.60V,
	 SDn_PVDD(n=0,1), SPI_PVDD: 2.97 ~ 3.63V / 1.70 ~ 1.95V,
	 PVDD182533: 2.97 ~ 3.63V / 2.25 ~ 2.75V / 1.62 ~ 1.98V

1.2.17 Temperature range

Item	Description	
Temperature range	RZ/G2L RZ/G2LC	
	• Ta: -40°C to +85 °C (*1)	
	• Tj:-40°C to +125 °C	

(*1): If wider temp is required than this range, use case has to be investigated.

1.2.18 Quality level

Item	Description	
Quality level	RZ/G2L RZ/G2LC	
	Industrial usage, etc.	

1.2.19 Package

Item	Description
Package	RZ/G2L
	 551-pin BGA, 21-mm square, 0.8-mm pitch
	 456-pin BGA, 15-mm square, 0.5-mm pitch
	RZ/G2LC
	361-pin BGA, 13-mm square, 0.5-mm pitch

1.3 Product Lineup

Table 1.3 Product Lineup

Group	Package	Part Number	CPU	Security *
RZ/G2L	21mm BGA	R9A07G044L28GBG	2x Cortex-A55, 1x Cortex-M33	Available
		R9A07G044L18GBG	1x Cortex-A55, 1x Cortex-M33	
		R9A07G044L24GBG	2x Cortex-A55, 1x Cortex-M33	Not supported
		R9A07G044L14GBG	1x Cortex-A55, 1x Cortex-M33	
	15mm BGA	R9A07G044L27GBG	2x Cortex-A55, 1x Cortex-M33	Available
		R9A07G044L17GBG	1x Cortex-A55, 1x Cortex-M33	
		R9A07G044L23GBG	2x Cortex-A55, 1x Cortex-M33	Not supported
		R9A07G044L13GBG	1x Cortex-A55, 1x Cortex-M33	
RZ/G2LC	13mm BGA	R9A07G044C26GBG	2x Cortex-A55, 1x Cortex-M33	Available
		R9A07G044C16GBG	1x Cortex-A55, 1x Cortex-M33	
		R9A07G044C22GBG	2x Cortex-A55, 1x Cortex-M33	Not supported
		R9A07G044C12GBG	1x Cortex-A55, 1x Cortex-M33	

Note: * The product with security function supports the following features.

- -Crypto Extension (Cortex-A55 configuration)
- -Trusted Secure IP
- -Trust Zone
- -Secure Software PKG
- -Secure Boot
- -Secure Debug
- -HW Key protection
- -True Random Generator
- -Trusted Execution Environment (TEE)

REVISION HISTORY RZ/G2L Group, RZ/G2LC Group Overview for User's Manual: Hard	ware
---	------

Rev.	Date	Description		
		Page	Summary	
1.0	Sep.24, 2021	_	First Edition issued	
1.1	Aug.10, 2022	1-3	1.2.2 CPU Peripheral	
			Description of Clock Pulse Generator (CPG), modified (EXTAL → EXCLK)	
		1-9	1.2.9 Sound Interface	
			Serial Sound Interface (SSI), modified under [RZ/G2LC] (2 channels bidirectional serial transfer \rightarrow 3 channels bidirectional serial transfer)	
		1-12	1.2.12 Peripheral Module	
			Serial Communication Interface with FIFO (SCIFA), modified under [RZ/G2LC] (3 channels → 4 channels)	
		1-13	1.2.13 Security	
			Trusted Secure IP (TSIP) [option]: ECC is added to Security algorism	

RZ/G2L Group, RZ/G2LC Group Overview for User's Manual: Hardware

Publication Date: Rev.1.10 Aug. 10, 2022

Published by: Renesas Electronics Corporation

RZ/G2L Group, RZ/G2LC Group



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

R9A07G044L23GBG#BC0 R9A07G044L23GBG#AC0 R9A07G044L23GBG#YJ0