

1. General description

DA9211 and DA9212 are PMUs optimised for the supply of CPUs, GPUs, and DDR memory rails in smartphones, tablets and other handheld applications. The fast transient response (10A/µs) and load regulation are optimised for the new generation of multi-core application processors.

DA9212 integrates two dual-phase buck converters, each phase using a small external 0.47 μ H inductor. Each buck is capable of delivering up to 6 A output current at an output voltage in the range 0.3 - 1.57 V. The input voltage range of 2.8 – 5.5 V makes it suited for a wide variety of low voltage systems, including all Li-lon battery-powered applications.

DA9211 operates as a single four-phase buck converter delivering up to 12 A output current. To guarantee the highest accuracy and to support multiple PCB routing scenarios without loss of performance, a remote sensing capability is implemented in both DA9211 and DA9212.

The power devices are fully integrated, so no external FETs or Schottky diodes are needed.

A programmable soft start-up can be enabled, which limits the inrush current from the input node and secures a slope-controlled activation of the rail.

The Dynamic Voltage Control (DVC) supports adaptive adjustment of the supply voltage depending on the processor load, either via direct register writes through the communication interface (I2C or SPI compatible) or via an input pin.

A voltage tracking functionality is implemented allowing the buck output voltage to be controlled by an analogue input signal. This feature allows complete control of the buck converter from external signals in the platform.

DA9211 and DA9212 feature integrated over-temperature and over-current protection for increased system reliability without the need for external sensing components. The safety feature set is completed by a V_{DDIO} under voltage lockout.

The configurable I2C address selection via GPI allows multiple instances of DA9211 and DA9212 or both to be placed in the application sharing the same communication interface with different addresses.

2. Key features

- 2.8 V to 5.5 V Input voltage
- 0.3 V to 1.57 V Output voltage
- 12 A Output Current (DA9211)
- 2x 6 A Output Current (DA9212)
- 3 MHz nominal Switching Frequency
- Max Inductor height 1.0 mm
- ±1 % Accuracy (static)
- ±3 % Accuracy (dynamic)
- Dynamic Voltage Control (DVC)

- Automatic Phase Shedding
- Integrated Power Switches
- Remote Sensing at Point of Load
- I2C/SPI compatible Interface
- Output Voltage Tracking Capability
- Adjustable Soft Start
- -40 to +85 °C Temperature Range
- Package 42 WL-CSP 0.4 mm pitch

© 2022 Renesas Electronics



3. Applications

- Smartphones, Mobile Phones and Ultra books Portable Navigation Devices, TV and Media players
- Tablet PCs, E-Book Readers and Car Infotainment

4. System diagrams




Figure 1: DA9211 System diagram






Figure 2: DA9212 System diagram



Contents

| 1. | Gene | ral description | . 1 | | | | | | | | | |
|-----|-------|---|-----|--|--|--|--|--|--|--|--|--|
| 2. | Key f | eatures | . 1 | | | | | | | | | |
| 3. | Appli | cations | . 2 | | | | | | | | | |
| 4. | Syste | System diagrams2 | | | | | | | | | | |
| 5. | Revis | sion history | . 7 | | | | | | | | | |
| 6. | Term | s and definitions | . 7 | | | | | | | | | |
| 7. | Orde | ring information | . 8 | | | | | | | | | |
| | | nformation | | | | | | | | | | |
| | | lute maximum ratings | | | | | | | | | | |
| | | • | | | | | | | | | | |
| | | mmended operating conditions | | | | | | | | | | |
| | | rical characteristics | | | | | | | | | | |
| | | cal Characteristics | | | | | | | | | | |
| 13. | | tional description | | | | | | | | | | |
| | 13.1 | DC-DC Buck Converter | 32 | | | | | | | | | |
| | | 13.1.1 Switching Frequency | 33 | | | | | | | | | |
| | | 13.1.2 Operation Modes and Phase Selection | | | | | | | | | | |
| | | 13.1.3 Output Voltage Selection | 33 | | | | | | | | | |
| | | 13.1.4 Soft Start up | 34 | | | | | | | | | |
| | | 13.1.5 Current Limit | 34 | | | | | | | | | |
| | 13.2 | Ports Description | 35 | | | | | | | | | |
| | | 13.2.1 VDDIO | 35 | | | | | | | | | |
| | | 13.2.2 IC_EN | 35 | | | | | | | | | |
| | | 13.2.3 nlRQ | 35 | | | | | | | | | |
| | | 13.2.4 GPIO Extender | 36 | | | | | | | | | |
| | 13.3 | Operating Modes | 38 | | | | | | | | | |
| | | 13.3.1 ON Mode | 38 | | | | | | | | | |
| | | 13.3.2 OFF Mode | 38 | | | | | | | | | |
| | 13.4 | Control Interfaces | 39 | | | | | | | | | |
| | | 13.4.1 4-WIRE Communication | 39 | | | | | | | | | |
| | | 13.4.2 2-WIRE Communication | 43 | | | | | | | | | |
| | | 13.4.3 Details of the 2-WIRE control bus protocol | 44 | | | | | | | | | |
| | 13.5 | Internal Temperature Supervision | 47 | | | | | | | | | |
| 14. | Regis | ster definitions | 48 | | | | | | | | | |
| | 14.1 | Register map | 48 | | | | | | | | | |
| | | Register Definitions | | | | | | | | | | |
| | | 14.2.1 Register Page Control | | | | | | | | | | |
| | | 14.2.2 Register Page 0 | | | | | | | | | | |
| | | | | | | | | | | | | |

Datasheet

22-Feb-2022

DA9211 and DA9212



Datasheet

| 14.2.3 Register Page 1 | 56 |
|-----------------------------|----|
| 14.2.4 Register Page 2 | 63 |
| 15. Application Information | |
| 15.1 Capacitor Selection | 70 |
| 15.2 Inductor Selection | 70 |
| 16. Package information | 72 |



Figures

| Figure 1: DA9211 System diagram | |
|---|-----|
| Figure 2: DA9212 System diagram | |
| Figure 4: Connection diagram | |
| Figure 5: 2-WIRE Bus Timing | |
| Figure 6: 4-WIRE Bus Timing | |
| Figure 32: Interface of DA9211/12 with DA9063 and the host processor | |
| Figure 33: Typical application of DA9211 | |
| Figure 34: Typical application of DA9212 | |
| Figure 35: Concept of control of the buck's output voltage | |
| Figure 36: GPIO principle of operation (example paths) | |
| Figure 37: Schematic of 4-WIRE and 2-WIRE Power Manager Bus | |
| Figure 38: 4-WIRE Host Write and Read Timing (nCS_POL = '0', CPOL = '0', CPHA = '0') | |
| Figure 39: 4-WIRE Host Write and Read Timing (nCS_POL= '0', CPOL = '0', CPHA = '1') | |
| Figure 40: 4-WIRE Host Write and Read Timing (nCS_POL = '0', CPOL = '1', CPHA = '0') | 42 |
| Figure 41: 4-WIRE Host Write and Read Ttiming (nCS_POL = '0', CPOL = '1', CPHA = '1') | |
| Figure 42: Timing of 2-WIRE START and STOP Condition | |
| Figure 43: 2-WIRE Byte Write (SDA Line) | |
| Figure 44: Examples of 2-WIRE Byte Read (SDA Line) | |
| Figure 45: Examples of 2-WIRE Page Read (SDA Line) | |
| Figure 46: 2-WIRE Page Write (SDA Line) | |
| Figure 47: 2-WIRE Repeated Write (SDA Line) | |
| Figure 49: DA9211/12 WL-CSP package outline drawing | /2 |
| Tables | |
| Table 1: Ordering information | 8 |
| Table 2: Pin description | ç |
| Table 3: Pin type definition | |
| Table 4: Absolute maximum ratings (Note 1) | |
| Table 5: Recommended operating conditions (Note 1) | |
| Table 6: Buck Converters Characteristics | 12 |
| Table 7: IC Performance and Supervision | |
| Table 8: Digital I/O Characteristics | |
| Table 9: 2-WIRE Control Bus Characteristics | |
| Table 10: 4-WIRE Control Bus Characteristics | |
| Table 11: Graphs of Typical Characteristics | |
| Table 12: Selection of the buck current limit from the coil parameters | |
| Table 13: 4-WIRE Clock Configurations | |
| Table 14: 4-WIRE Interface Summary | |
| Table 15: Over-temperature thresholds | |
| Table 16: Register map | 4.0 |
| | |
| Table 17: Recommended capacitor types | 70 |

© 2022 Renesas Electronics



5. Revision history

| Version | Date | Description |
|---------|---------------|---|
| 2.0 | Feb 2014 | Initial Release |
| 2.1 | July 2014 | Updated transient line Updated UVLO electrical characteristics Swapped GPIO0 and GPIO1 Updated IC_EN electrical characteristics Update OSC_TUNE register Updated quiescent current in PFM |
| 2.2 | November 2014 | Updated GPI0-4, SCL, SDA VIH and VIL specification Updated IC_EN description and timing relation to VDD_IO Updated use case 2-phases Update IQ according to NEROII-34 Fixed block diagrams assignment to DA9211 and DA9212 Added limitation on use of power good Removed force PFM mode selection Added minimum on time Updated load and line transient performances Updated quiescent current in PWM |
| 3.0 | February 2015 | Added performance plots (to be done) Updated IQ Added Typical Characteristics Updated Application Information Added power dissipation Updated UVLO of VDDIO min value Updated description in selection of A-/B- voltage |
| 3.1 | December 2020 | Removed confidential markings Updated header, footer and disclaimer pages to latest format. |

6. Terms and definitions

| AP | Application Processor |
|------|---|
| CPU | Central Processing Unit |
| DDR | Double Data Rate SDRAM (Synchronous Dynamic Random Access Memory) |
| DVC | Dynamic Voltage Control |
| GPU | Graphic Processing Unit |
| IC | Integrated Circuit |
| OTP | One Time Programmable memory |
| PCB | Printed Circuit Board |
| PMIC | Power Management Integrated Circuit |
| POL | Point Of Load |



7. Ordering information

The order number consists of the part number followed by a suffix indicating the packing method. For details, please consult the customer portal on the Dialog web site or your local sales representative.

Table 1: Ordering information

| Part number | Package | Package description | Package outline |
|--------------|-----------|---------------------|-----------------|
| DA9211-xxUU2 | 42 WL-CSP | T&R, 5000pcs | Figure 49 |
| DA9211-xxUU6 | 42 WL-CSP | Waffle | |
| DA9212-xxUU2 | 42 WL-CSP | T&R, 5000pcs | |
| DA9212-xxUU6 | 42 WL-CSP | Waffle | |

8. Pin information




Figure 4: Connection diagram



Table 2: Pin description

| Pin Name | Signal Name | Second function | Type (See Table 3) | Description |
|----------|-------------|-----------------|--------------------------|---|
| B1, B2 | LX_A1 | | AO | Switching node for Buck A phase 1 |
| E1, E2 | LX_A2 | | AO | Switching node for Buck A phase 2 |
| B6, B7 | LX_B1 | | AO | Switching node for Buck B phase 1 |
| E6, E7 | LX_B2 | | AO | Switching node for Buck B phase 2 |
| A1, A2 | VDD_A1 | | PS | Supply voltage for Buck A phase 1 To be connected to VSYS |
| F1, F2 | VDD_A2 | | PS | Supply voltage for Buck A phase 2 To be connected to VSYS |
| A6, A7 | VDD_B1 | | PS | Supply voltage for Buck B phase 1 To be connected to VSYS |
| F6, F7 | VDD_B2 | | PS | Supply voltage for Buck B phase 2 To be connected to VSYS |
| F5 | IC_EN | | DI | Integrated Circuit (IC) Enable Signal |
| F3 | nIRQ | | DO | Interrupt line towards the host |
| E5 | VDDIO | | PS | I/O Voltage Rail |
| C3 | FBAP | | Al | Positive sense node for the Buck A |
| D3 | FBAN | | AI | Negative sense node for the Buck A |
| C5 | FBBP | | Al | Positive sense node for the Buck B for DA9212 |
| | N/C | | AI | For DA9211 |
| D5 | FBBN | | Al | Negative sense node for the Buck B for DA9212 |
| | N/C | | Al | For DA9211 |
| A5 | GPI0 | TRK | DI/AI | General purpose input, input track |
| B5 | GPI1 | | DI | General purpose input |
| B4 | GPIO2 | | DIO | General purpose input/output |
| A3 | SDA | SI | DIO | 2-WIRE data, 4-WIRE data input/output |
| A4 | SCL | SK | DI | 2-WIRE clock, 4-WIRE clock |
| D4 | nCS | GPI4 | DI | 4-WIRE chip select, general purpose input |
| C4 | so | GPIO3 | DIO | 4-WIRE data output, general purpose input/output |
| B3 | NC | | | Leave floating |
| F4 | VSYS | | PS | Supply for IC and input for voltage supervision |
| E3 | VSS | | VSS | |
| E4 | VSS_ANA | | VSS | |



| Pin Name | Signal Name | Second function | Type (See Table 3) | Description |
|----------|-------------|-----------------|--------------------------|------------------|
| C1, C2 | VSS_A1, | | VSS | Connect together |
| D1, D2 | VSS_A2 | | | |
| C6, C7 | VSS_B1 | | | |
| D6, D7 | VSS_B2 | | | |

Table 3: Pin type definition

| Pin type | Description | Pin type | Description |
|----------|----------------------|----------|-----------------------|
| DI | Digital Input | Al | Analogue Input |
| DO | Digital Output | AO | Analogue Output |
| DIO | Digital Input/Output | AIO | Analogue Input/Output |
| PS | Power Supply | | |
| VSS | Ground | | |



9. Absolute maximum ratings

Table 4: Absolute maximum ratings (Note 1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|---|--|------|------|------------------------------------|------|
| T _{STG} | Storage temperature | | -65 | | +165 | °C |
| T _{A_LIM} | Limiting ambient temperature | | -40 | | +85 | °C |
| V _{DD_LIM} | Limiting supply voltage | | -0.3 | | 5.5 | V |
| VPIN | Limiting voltage at all pins except above | | -0.3 | | V _{DD} + 0.3 (max 5.5) | V |
| P _{TOT} | total power dissipation (Note 2) | derating factor above T _A = 70°C: 23 mW/°C | 1265 | 1610 | | mW |
| Vesd_HBM | Electrostatic discharge voltage | Human Body Model | | | 2 | kV |

Note 1 Stresses beyond those listed under 'Absolute maximum ratings' may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2 Obtained from simulation on a 2S2P 4L JEDEC Board (EIA/JESD51-2). Influenced by PCB technology and layout

10. Recommended operating conditions

Table 5: Recommended operating conditions (Note 1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------|-----------------------------|------------|-----|-----|--------------------|------|
| V_{DD} | Supply voltage | | 2.8 | | 5.5 | V |
| V _{DDIO} | Input/output supply voltage | | 1.2 | | 3.6 (Note 2) | V |

Note 1 Within the specified limits, a life time of 10 years is guaranteed

Note 2 V_{DDIO} is not allowed to be higher than V_{DD}



11. Electrical characteristics

Table 6: Buck Converters Characteristics

Unless otherwise noted, the following is valid for T_A = -40 to +85 °C, V_{DD} = 2.8 V to 5.5 V, C_{OUT} = 22 μF /phase, local sensing

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|--|--|----------------|--------|----------------|------|
| V _{DD} | Supply voltage | VDD_x = VSYS | 2.8 | | 5.5 | V |
| Соит | Output capacitance (per | Including voltage and | 11 | 22 | 28.6 | μF |
| | phase) | temperature coefficient | 23 | 47 | 61 | μF |
| ESR _{COUT} | Equivalent series resistance (per phase) | f > 100 kHz | | | 10 | mΩ |
| LPHASE047 | Inductance (per phase) | Including current and temperature dependence | 0.23 | 0.47 | 0.62 | μΗ |
| LPHASE022 | Inductance (per phase) | Including current and temperature dependence | 0.11 | 0.22 | 0.29 | μH |
| DCRLPHASE | Inductor resistance | | | 30 | 100 | mΩ |
| Vвиск | Buck output voltage (Note 1) | Io = 0 to Io_max | 0.3 | | 1.57 | V |
| Voacc | Output voltage accuracy PWM mode | Incl. static line/load reg and voltage ripple V _{BUCK} ≥ 1 V | -2.0 | | +2.0 | % |
| | | Incl. static line/load reg and voltage ripple VBUCK < 1 V | | ±20 | | mV |
| | | V _{BUCK} = 1 V V _{DD} = 3.8 V no load | -1.0 | | +1.0 | % |
| | | $V_{\text{BUCK}} = 1 \text{ V}$ $V_{\text{DD}} = 3.8 \text{ V}$ no load $T_{\text{A}} = 27 ^{\text{0}}\text{C}$ | -0.5 | | +0.5 | % |
| VTR_LOAD | Load regulation transient voltage | $I_O = 0$ to 5 A, 10 A/µs 4-phase operation, PWM $V_{BUCK} \ge 1 \text{ V}$ $0.6 \text{ V} \le V_{BUCK} < 1 \text{ V}$ | -3 -30 mV | Note 2 | +3 +30 mV | % |
| | | $I_O = 0$ to 5 A, 10 A/µs phase shedding, PWM $V_{DD} \le 4.2 \text{ V}$ $V_{BUCK} \ge 1 \text{ V}$ $0.6 \text{ V} \le V_{BUCK} < 1 \text{ V}$ | -3.5 -35 mV | Note 2 | +3.5 +35 mV | % |



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|--|---|----------------|-------------------|----------------|------|
| | | $I_{O} = 0$ to 5 A, 10 A/ μ s auto mode, ph shedding $C_{OUT} = 47 \mu$ F $V_{BUCK} \ge 1 V$ $0.6 V \le V_{BUCK} < 1 V$ | -3.5 -35 mV | Note 2 | +3.5 +35 mV | % |
| VTR_LINE | Line regulation transient voltage | $V_{DD} = 3 \text{ to.} 3.6 \text{ V}$ $dt = 10 \text{ µs}$ $I_{O} = I_{O(MAX)}/2$ | | 8 | | mV |
| Rrs_max | Maximum remote sensing resistance (Note 3) | To sense connection at point of load | | 10 | | mΩ |
| LRS_MAX | Maximum remote sensing inductance (Note 3) | To sense connection at point of load | | 10 | | nH |
| Io_max | Maximum output current | Per phase | 3000 | | | mA |
| I _{LIM_MIN} | Minimum current limit per phase (programmable) | BUCKA_ILIM BUCKB_ILIM = 0000 | -20% | 2000 | 20% | mA |
| I _{LIM_MAX} | Maximum current limit per phase (programmable) | BUCKA_ILIM BUCKB_ILIM = 1111 | -20% | 5000 | 20% | mA |
| IQ_PWM | Quiescent current @ synchronous rectification mode | Per phase No load V _{DD} = 3.7 V | | 10 | | mA |
| fsw | Switching frequency | | | 3 | | MHz |
| t _{ON_MIN} | minimum on time | | | 20 | | ns |
| tstup | Start up time | BUCKA_UP_CTRL BUCKB_UP_CTRL = 011 | | 50 (Note 4) | | μs |
| R _{O_PD} | Output pull-down resistance | For each phase at the LX node @0.5 V, (see BUCKx_PD_DIS) | | 150 | 200 | Ω |
| PFM Mode | | | | | | |
| V _{BUCK_PFM} | Buck output voltage in PFM | $I_O = 0$ mA to I_{O_MAX} | 0.3 | | 1.57 | V |
| IQ_PFM_A2 | DA9212 quiescent current Buck A enabled | No load V _{DD} = 3.7 V | | 56 | | μΑ |
| IQ_PFM_A4 | DA9211 quiescent current Buck enabled | No load V _{DD} = 3.7 V | | 70 | | μΑ |



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------|---|------------------------------------|-----|-----|-----|------|
| IQ_PFM_A2B2 | DA9212 quiescent current Buck A enabled Buck B enabled | No load V _{DD} = 3.7 V | | 104 | | μΑ |

- Note 1 Programmable in 10 mV increments
- **Note 2** Additionally to the dc accuracy. The value is intended measured directly at C_{OUT(EXT)}. In case of remote sensing, parasitics of PCB and external components may affect this value.
- Note 3 (ca 13 cm) trace routed over a ground plane (approx 1.2 nH/cm)
- Note 4 Time from begin to end of the voltage ramp. Additional 10 μs typical delay, plus internal sync to the enable port



Table 7: IC Performance and Supervision

 $T_A = -40 \text{ to } +85 \, ^{\circ}\text{C}$

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|---|---|------|------|------|------|
| I _{DD_OFF} | Off state supply current @VSYS,VDDx | IC_EN = 0 T _A = 27 °C | | 0.1 | 1 | μΑ |
| Idd_on | On state supply current @VSYS,VDDx | IC_EN = 1 Buck A/B off T _A = 27 °C | | 12 | | μΑ |
| V _{TH_PG} | Power good threshold voltage | referred to V _{BUCK} | | -50 | | mV |
| VHYS_PG | Power good hysteresis voltage | | | 50 | | mV |
| VTH_UVLO_VDD | Under voltage lockout threshold @ V _{DD} | | | 2.0 | | V |
| VTH_UVLO_IO | Under voltage lockout threshold @ VDDIO | | 1.33 | 1.45 | 1.55 | V |
| VHYS_UVLO_IO | Under voltage lockout hysteresis @ VDDIO | | | 70 | | mV |
| T _{TH_WARN} | Thermal warning threshold temperature | | 110 | 125 | 140 | °C |
| T _{TH_CRIT} | Thermal critical threshold temperature | | 125 | 140 | 155 | °C |
| T _{TH_POR} | Thermal power on reset threshold temperature | | 135 | 150 | 165 | °C |
| fosc | Internal oscillator frequency | | -7% | 6.0 | +7% | MHz |



Table 8: Digital I/O Characteristics

 $T_A = -40 \text{ to } +85 \, ^{\circ}\text{C}$

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------|---|---|-------------------------------|-----|-------------------------------|----------|
| V _{IH_EN} | HIGH level input voltage @ pin IC_EN | | 0.7*V _{DDIO} | | | V |
| VIL_EN | LOW level input voltage @ pin IC_EN | | | | 0.3*V _{DDIO} | V |
| ten | Enable time | I/F operating | | 750 | | μs |
| Ro_pu_gpo | Pull up resistor @ GPO | V _{DDIO} = 1.8 V V _{GPO} = 0V | | 100 | | kΩ |
| R _{I_PD_GPI} | Pull down resistor @ GPI | $V_{DDIO} = 1.8V$ $V_{GPI} = V_{DDIO}$ | | 150 | | kΩ |
| VIH | GPI0-4, SCL, SDA, (2-WIRE mode) HIGH level input voltage | VLDOCORE mode VDDIO mode | 1.75 0.7*V _{DDIO} | | | V |
| VIL | GPI0-4, SCL, SDA, (2-WIRE mode) LOW level input voltage | VLDOCORE mode VDDIO mode | | | 0.75 0.3*V _{DDIO} | ٧ |
| V _{IH_4} WIRE | SK, nCS, SI (4-WIRE Mode) HIGH level input voltage | | 0.7*V _{DDIO} | | | V |
| VIL_4WIRE | SK, nCS, SI (4-WIRE Mode) LOW level input voltage | | | | 0.3*V _{DDIO} | ٧ |
| V _{ОН} | GPO2-3, SO (4-WIRE mode) HIGH level output voltage | push-pull mode @1mA V _{DDIO} ≥ 1.5 V | 0.8*V _{DDIO} | | | > |
| V _{OL1} | GPO2-3, SDA (2-WIRE mode) SO (4-WIRE mode) LOW level output voltage @IoL = 1 mA | | | | 0.3 | ٧ |
| V _{OL3} | SDA (2-WIRE Mode) LOW level output voltage @IoL = 3 mA | | | | 0.24 | \ |
| V _{OL20} | SDA (2-WIRE Mode) LOW level output voltage @I _{OL} = 20 mA | | | | 0.4 | V |
| Cin | CLK, SDA (2-WIRE Mode) input capacitance | | | 2.5 | 10 | pF |



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---|--|----------------------|-----|------------------|------|
| t _{SP} | CLK, SDA (2-WIRE Mode) spike suppression pulse width | Fast/Fast+ mode High Speed mode | 0 | | 50 10 | ns |
| t _{fDA} | Fall time of SDA signal (2-WIRE Mode) | Fast @ Cb<550pF HS @ 10 <cb<100pf HS @ Cb<400pF</cb<100pf | 20+0.1Cb 10 20 | | 120 80 160 | ns |

Table 9: 2-WIRE Control Bus Characteristics

 $T_A = -40 \text{ to } +85 \, {}^{\circ}\text{C}$

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------|--|-------------------|------------|-----|------|------|
| t _{BUF} | Bus free time from STOP to START condition | | 0.5 | | | μs |
| Св | Bus line capacitive load | | | | 150 | pF |
| Standard/F | ast/Fast+ Mode | | • | | | |
| fscL | Clock frequency @ pin SCL | | 0 (Note 1) | | 1000 | kHz |
| tsu_sta | START condition set-up time | | 0.26 | | | μs |
| t _{H_STA} | START condition hold time | | 0.26 | | | μs |
| tw_cL | Clock LOW duration | | 0.5 | | | μs |
| tw_ch | Clock HIGH duration | | 0.26 | | | μs |
| t _R | Rise time @ pin CLK and DATA | Input requirement | | | 1000 | ns |
| tF | Fall time @ pin CLK and DATA | Input requirement | | | 300 | ns |
| t _{SU_D} | Data set-up time | | 50 | | | ns |
| t _{H_D} | Data hold time | | 0 | | | ns |
| High Speed | d Mode | | | • | • | |
| fscl_Hs | Clock frequency @ pin SCL | | 0 (Note 1) | | 3400 | kHz |
| t _{SU_STA_HS} | START condition set-up time | | 160 | | | ns |
| th_sta_hs | START condition hold time | | 160 | | | ns |
| tw_cl_Hs | Clock LOW duration | | 160 | | | ns |
| tw_ch_нs | Clock HIGH duration | | 60 | | | ns |
| t _{R_HS} | Rise time @ pin CLK and DATA | Input requirement | | | 160 | ns |



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------|---------------------------------|-------------------|-----|-----|-----|------|
| t _{F_HS} | Fall time @ pin CLK and DATA | Input requirement | | | 160 | ns |
| tsu_D_HS | Data set-up time | | 10 | | | ns |
| th_D_HS | Data hold time | | 0 | | | ns |
| t _{SU_STO_HS} | STOP condition set-up time | | 160 | | | ns |

Note 1 Minimum clock frequency is 10 kHz if 2WIRE_TO is enabled




Figure 5: 2-WIRE Bus Timing



Table 10: 4-WIRE Control Bus Characteristics

 $T_A = -40 \text{ to } +85 \, ^{\circ}\text{C}$

| Symbol | Parameter | Label in plot | Min | Тур | Max | Unit |
|-------------------|---------------------------|------------------------------------|----------------------|-----|-----|------|
| Св | Bus line capacitive load | | | | 100 | pF |
| tc | Cycle time | 1 | 70 | | | ns |
| tsu_cs | Chip select setup time | 2, from CS active to first SK edge | 20 | | | ns |
| th_cs | Chip select hold time | 3, from last SK edge to CS idle | 20 | | | ns |
| tw_cl | Clock LOW duration | 4 | 0.4 x t _C | | | ns |
| tw_ch | Clock HIGH duration | 5 | 0.4 x t _C | | | ns |
| tsu_sı | Data input setup time | 6 | 10 | | | ns |
| t _{H_SI} | Data input hold time | 7 | 10 | | | ns |
| tv_so | Data output valid time | 8 | | | 22 | ns |
| t _{H_SO} | Data output hold time | 9 | 6 | | | ns |
| tw_cs | Chip select HIGH duration | 10 | 20 | | | ns |




Figure 6: 4-WIRE Bus Timing




Table 11: Graphs of Typical Characteristics

| Patameter | Test Conditions | Figure |
|----------------|--|-----------|
| Efficiency | Efficiency vs Output Current, Vout = 1.0 V, 4 phases | Figure 7 |
| | Efficiency vs Output Current, VouT = 1.2 V, 4 phases | Figure 8 |
| | Efficiency vs Output Current, V _{OUT} = 0.9 V, 4 phases | Figure 9 |
| | Efficiency vs Output Current, VouT = 1.0 V, 2 phases | Figure 10 |
| | Efficiency vs Output Current, VouT = 1.2 V, 2 phases | Figure 11 |
| | Efficiency vs Output Current, Vout = 0.9 V, 2 phases | Figure 12 |
| | Efficiency vs Input Voltage, IouT = 100 mA | Figure 13 |
| | Efficiency vs Input Voltage, I _{OUT} = 2 A | Figure 14 |
| | Efficiency vs Input Voltage, IouT = 10 A | Figure 15 |
| Start-up | no load, STARTUP_CTRL=000 (slowest), V _{DD} =3.7 V, V _{OUT} =1.0 V | Figure 16 |
| | no load, STARTUP_CTRL=100 (default), V _{DD} =3. 7 V, V _{OUT} =1.0 V | Figure 17 |
| | no load, STARTUP_CTRL=110 (fastest), V _{DD} =3. 7 V, V _{OUT} =1.0 V | Figure 18 |
| | 1Ω load, STARTUP_CTRL=000 (slowest), V _{DD} =3. 7 V, V _{OUT} =1.0 V | Figure 19 |
| | 1Ω load, STARTUP_CTRL=100 (default), V _{DD} =3. 7 V, V _{OUT} =1.0 V | Figure 20 |
| | 1Ω load, STARTUP_CTRL=110 (fastest), V _{DD} =3. 7 V, V _{OUT} =1.0 V | Figure 21 |
| | Start up from IC_EN no load, STARTUP_CTRL=100 (default), V _{DD} =3.7V, V _{OUT} =1.0V | Figure 22 |
| DVC | DVC no load, slowest speed 2.5mV/μs, V _{DD} =3.7V, V _{OUT} 1.2V/0.8V | Figure 23 |
| | DVC no load, default speed 10mV/μs, V _{DD} =3.7V, V _{OUT} 1.2V/0.8V | Figure 24 |
| | DVC no load, fastest speed 20mV/μs, V _{DD} =3.7V, V _{OUT} 1.2V/0.8V | Figure 25 |
| Switching | PWM, no load, V _{DD} =3.7 V, V _{OUT} =1.0 V | Figure 26 |
| waveforms | Voltage and current ripple, PWM, no load, V _{DD} =3.7 V, V _{OUT} =1.0 V | Figure 27 |
| | PFM, no load, V _{DD} =3.7 V, V _{OUT} =1.0 V | Figure 28 |
| Load Transient | PWM, 4-phases, 0→5A in 10 A/µs, V _{DD} =3.7 V, V _{OUT} =1.0 V | Figure 29 |
| response | PWM, 4-phases, 1→5A in 10 A/µs, V _{DD} =3.7 V, V _{OUT} =1.0 V | Figure 30 |
| | Auto, 4-phases, 10mA→5A in 10 A/µs, V _{DD} =3.7 V, V _{OUT} =1.0 V | Figure 31 |



12. Typical Characteristics








Figure 7








gure 9 Figure 10








Figure 11




Figure 12





Figure 13 Figure 14



Figure 18

Datasheet



Start up no load,
STARTUP_CTRL=100 (default)
STARTUP_CTRL=110 (fastest)

VDD=3.7V, VouT=1.0V

VDD=3.7V, VouT=1.0V

STARTUP_CTRL=110 (fastest)

VDD=3.7V, VouT=1.0V

VDD=3.7V, VouT=1.0V

Datasheet Revision 3.2 22-Feb-2022


CFR0011-120-00 Rev 3 23 of 74 © 2022 Renesas Electronics

Figure 17



Start up 1Ω load,
STARTUP_CTRL=000 (slowest)
VDD=3.7V, VOUT=1.0V

Start up 1Ω load, STARTUP_CTRL=100 (default) V_{DD} =3.7V, V_{OUT} =1.0V







Figure 19 Figure 20

Start up 1Ω load, STARTUP_CTRL=110 (fastest) V_{DD} =3.7V, V_{OUT} =1.0V

Start up from IC_EN no load, STARTUP_CTRL=100 (default) V_{DD}=3.7V, V_{OUT}=1.0V








Figure 21 Figure 22









Voltage and current ripple,
PWM, no load
VDD=3.7V, VOUT=1.0V
VDD=3.7V, VOUT=1.0V

VDD=3.7V, VOUT=1.0V

Transient Load , PWM, 4-phases 0→5A in 10A/μs, V_{DD}=3.7 V, V_{OUT}=1.0 V

Figure 27

Transient Load , PWM, 4-phases 1→5A in 10A/μs, V_{DD}=3.7 V, V_{OUT}=1.0 V

Figure 28




Figure 29 Figure 30



© 2022 Renesas Electronics

Datasheet

Transient Load , Auto, 4-phases 10mA→5A in 10A/μs, V_{DD}=3.7 V, V_{OUT}=1.0 V




Figure 31



13. Functional description

Flexible configurability and the availability of different control schemes make both DA9211 and DA9212 the ideal single/dual buck companion ICs to expand the existing capabilities of a master PMIC.

Due to the advanced compatibility between both DA9211 and DA9212 and the DA9063, they offer several advantages when they are operated together. These advantages include:

- DA9211 and DA9212 can be enabled and controlled by DA9063 during the power up sequence, thanks to DA9063's dedicated output signals during power-up, and compatible input controls in both DA9211 and DA9212.
- DA9211 and DA9212 can be used in a completely transparent way for the host processor and can share the same Control Interface (same SPI chip select or I2C address), thanks to the compatible registers map. DA9211 and DA9212 has a dedicated register space for configuration and control which doesn't conflict with DA9063.
- DA9211 and DA9212 supports a Power-good configurable port for enhanced communication to the host processor and improved power-up sequencing.
- DA9211 and DA9212 can both share the same interrupt line with DA9063.

In addition, the 2-WIRE / 4-WIRE interfaces allow DA9211 and DA9212 to fit to many standard PMU parts and power applications.




Figure 32: Interface of DA9211/12 with DA9063 and the host processor



As shown in Figure 32, a typical application case includes a host processor, a Main PMIC (for example, DA9063) and DA9211 or DA9212 used as companion IC for the high power core supply.

The easiest way of controlling DA9211 and DA9212 is through the Control Interface. The master initiating the communication must always be the host processor that reads and writes to the main PMIC, and to the DA9211 and DA9212 registers. To poll the status of DA9211 or DA9212, the host processor must access the dedicated register area through the Control Interface. DA9211 and DA9212 can be additionally controlled by means of hardware inputs.




Figure 33: Typical application of DA9211

DA9211 and DA9212



Datasheet

Figure 33 shows a typical use case of DA9211 for the supply of CPU, GPU, or DDR rails. The IC is enabled and disabled by the main PMIC via IC_EN port as part of its sequencer. Once the IC is enabled, the CORE application processor enables the buck converter with the EN1 signal and manages the output voltage selection with the VSEL signal.

The VSEL signal can be shared between the main PMIC and the DA9211. Three GPI/GPIOs embedded in DA9211 are used in this case:

- GPIO2 signals the insertion of an external charger in the application (through interrupt to the host processor)
- GPIO3 indicates a power-good-condition, either to proceed with the power up sequence or to enable an external supply connected to the port
- GPI4 is used for the I2C interface address hardware selection






Figure 34: Typical application of DA9212

Figure 34 shows a typical use case of DA9212 for the simultaneous supply of a CPU and a GPU rail. The CORE application processor enables and disables the IC, the CPU and the GPU individually via dedicated ports on DA9212.



13.1 DC-DC Buck Converter

DA9211 is a four-phase 12 A high efficiency synchronous step-down DVC regulator, operating at a high frequency of typically 3 MHz. It supplies an output voltage of typically 1.0 V for a CPU rail, configurable in the range 0.3 – 1.57 V, with high accuracy in steps of 10 mV.

DA9212 contains two buck converters, Buck A and Buck B, each capable of delivering 6 A

To improve the accuracy of the delivered voltage, each buck converter is able to support a differential sensing of the configured voltage directly at the point of load via dedicated positive and negative sense pins.

Both Buck A and Buck B have two voltage registers each. One defines the normal output voltage, while the other offers an alternative retention voltage. In this way different application power modes can easily be supported. The voltage selection can be operated either via GPI or via control interface to guarantee the maximum flexibility according to the specific host processor status in the application.

When a buck is enabled, its output voltage is monitored and a power-good signal indicates that the buck output voltage has reached a level higher than the V_{TH(PG)} threshold. The power-good is lost when the voltage drops below V_{TH(PG)} - V_{HYS(PG)}, which is the level at which the signal is de-asserted. The power good signalling should not be used in conjunction with fast start up rates, configured in BUCKx_UP_CTRL register fields and can be individually masked during DVC transitions using the PGA_DVC_MASK and PGB_DVC_MASK bits. For each of the buck converters the status of the power-good indicator can be read back via I2C from the PWRGOOD_A and PWRGOOD_B status bits. It can be also individually assigned to either GPIO2 or GPIO3 using BUCKA_PG_SEL and BUCKB_PG_SEL. For correct functionality, the GPIO ports need to be configured as output. An I2C write in GPIOx_MODE can overwrite the internal configuration so that a new update will be automatically done only when the internal power-good indicator changes status.

The buck converters are capable of supporting DVC transitions that occur:

- When the active and selected A-voltage or B-voltage is updated to a new target value.
- When the voltage selection is changed from the A-voltage to the B-voltage (or B-voltage to the A-voltage) using VBUCKA_SEL and VBUCKB_SEL.

The DVC controller operates in Pulse Width Modulation (PWM) mode with synchronous rectification. When the host processor changes the output voltage, the voltage transition of each buck converter can be individually signalled with a READY signal routed to either GPIO2 or GPIO3. The port has to be configured as GPO and selected for the functionality via READYA_CONF or READYB_CONF. In contrast to the power-good signal, the READY only informs the host processor about the completion of the digital DVC ramp without confirming that the target voltage has actually been reached.

The slew rate of the DVC transition is individually programmed for each buck converter at 10mV per (4, 2, 1 or 0.5 µs) via control bit SLEW_RATE_A and SLEW_RATE_B.

The typical supply current is in the order of 8 mA per phase (quiescent current and charge/discharge current) and drops to $<1 \mu$ A when the buck is turned off.

When the buck is disabled, a pull-down resistor (typically 150 Ω) for each phase is activated depending of the value stored in register bits BUCKA_PD_DIS and BUCKB_PD_DIS. Phases disabled using PHASE_SEL_A and PHASE_SEL_B will not have any pull-down. The pull-down resistor is always disabled at all phases when DA9211 and DA9212 are OFF.



13.1.1 Switching Frequency

The switching frequency is chosen to be high enough to allow the use of a small 0.47 µH inductor (see a complete list of coils in the Application Information section (see section 15). The buck switching frequency can be tuned using register bit OSC_TUNE. The internal 6 MHz oscillator frequency is tuned in steps of 180 kHz. This impacts the buck converter frequency in steps of 90 kHz and helps to mitigate possible disturbances to other HF systems in the application.

13.1.2 Operation Modes and Phase Selection

The buck converters can operate in synchronous PWM mode and PFM mode. The operating mode is selected using register bits BUCKA_MODE and BUCKB_MODE.

An automatic phase shedding can be enabled for each buck converter in PWM mode via PH_SH_EN_A, PH_SH_EN_B, thereby automatically reducing or increasing the number of active phases depending on the output load current. For DA9212 the phase shedding will automatically change between 1-phase and 2-phase operation at a typical current of 1.3 A. For DA9211 the phase shedding will automatically change between 1-phase and 4-phase operation at a typical current of 1.6 A. The PHASE_SEL_A and PHASE_SEL_B register fields limit the maximum number of active phases under any conditions.

If the automatic operation mode is selected on BUCKA_MODE or BUCKB_MODE, the buck converters will automatically change between synchronous PWM mode and PFM depending on the load current. This improves the efficiency of the converters across the whole range of output load currents.

13.1.3 Output Voltage Selection

The switching converter can be configured using either a 2-WIRE or a 4-WIRE interface. For security reasons, the re-programming of registers that can cause damage when wrongly programmed (for example, the voltage settings) can be disabled by asserting the control V_LOCK. When V_LOCK is asserted, reprogramming the registers 0xD0 to 0x14F from control interfaces is disabled.

For each buck converter two output voltages can be pre-configured inside registers VBUCKA_A and VBUCKB_A, and registers VBUCKA_B and VBUCKB_B. The output voltage can be selected by either toggling register bits VBUCKA_SEL and VBUCKB_SEL or by re-programming the selected voltage control register. Both changes will result into ramped voltage transitions, during which the READY signal is asserted. After being enabled, the buck converter will by default use the register settings in VBUCKA_A and VBUCKB_A unless the output voltage selection is configured via the GPI port.

Regardless of the values programmed in the VBUCKx_A and VBUCKx_B registers, the registers VBUCKA_MAX, VBUCKB_MAX will individually limit the output voltage that can be set for each of the buck converters .

The buck converter provides an optional hardware enable/disable via selectable GPI, and configured via control register bits BUCKA_GPI and BUCKB_GPI. A change of the output voltage from the state of a GPI is enabled via control register bits VBUCKA_GPI and VBUCKB_GPI. After detecting a rising or falling edge at the related GPIs, DA9211 and DA9212 will configure the buck converters according to their status.

In addition to selecting between the A/B voltages, a track mode can be activated for Buck A to set the output voltage. In the DA9211, the track mode is applied to the 4-phase buck converter. This feature can be enabled on GPI0 via GPI0_PIN. The output voltage will be configured to follow the value applied at a selected GPI pin. The voltage applied at GPI0 must be in the same range as the nominal



output voltage selectable for the buck rail (see VBUCKA_A and VBUCKA_B registers). In Track Mode, only single ended remote sensing is possible.

In Track Mode, the content of the VBUCKA_SEL bit is ignored, as well as VBUCKA_A and VBUCKA_B bits. They will become active again once the voltage track mode is disabled. The GPI0 does not generate any event in this case.




Figure 35: Concept of control of the buck's output voltage

13.1.4 Soft Start up

To limit in-rush current from VSYS, the buck converters can perform a soft-start after being enabled. The start-up behaviour is a compromise between acceptable inrush current from the battery and turn-on time. In DA9211 and DA9212, different ramp times can be individually configured for each buck converter on register BUCKA_UP_CTRL and BUCKB_UP_CTRL. Rates higher than 20 mV/µs may produce overshoot during the start-up phase, so they should be considered carefully.

A ramped power-down can be selected on register bits BUCKA_DOWN_CTRL and BUCKB_DOWN_CTRL. When no ramp is selected, the output node will be discharged only by the pull-down resistor, if enabled via BUCKA_PD_DIS and BUCKB_PD_DIS.

13.1.5 Current Limit

The integrated current limit is meant to protect DA9211 and DA9212's power stages and the external coil from excessive current. The bucks' current limit should be configured to be at least 40% higher than the required maximum continuous output current (see table below).

When reaching the current limit, each buck converter generates an event and an interrupt to the host processor unless the interrupt has been masked using the OCx_MASK controls. These OCA_MASK and OCB_MASK control bits can be used to mask the generation of over-current events during DVC transitions. An extra masking time as defined in OCx_MASK will be automatically added to the DVC interval after the DVC has finished in order to ensure that the possible high current levels needed for DVC do not influence the event generation.



Table 12: Selection of the buck current limit from the coil parameters

| Min ISAT (mA) | Frequency (MHz) | Buck current limit (mA) | Average current (mA) |
|---------------|-----------------|-------------------------|----------------------|
| 5060 | 3 | 4600 | 3300 |
| 4180 | 3 | 3800 | 2700 |
| 3080 | 3 | 2800 | 2000 |
| 1760 | 3 | 1600 | 1100 |

13.2 Ports Description

This section describes the functionality of each input / output port.

13.2.1 VDDIO

VDDIO is an independent IO supply rail input to DA9211 and DA9212 that can be assigned to the power manager interface and to the GPIOs (see control PM_IF_V and GPI_V). The rail assignment determines the IO voltage levels and logical thresholds (see also the Digital I/O Characteristics in Table 8).

An integrated under voltage lockout circuit for the VDDIO prevents internal errors by disabling the I2C communication when the voltage drops below V_{ULO_IO}. In that case the buck converters are also disabled and can not be re-enabled (even via input port) until the VDDIO under-voltage condition has been resolved. At the exit of the VDDIO under voltage condition an event E_UVLO_IO is generated and the nIRQ line is driven active if the event is not masked.

The VDDIO under-voltage circuit monitors voltages relative to a nominal voltage of 1.8V. If a different rail voltage is being used, the under-voltage circuit can be disabled via UVLO_IO_DIS.

Note that the maximum speed at 4-WIRE interface is only available if the selected supply rail is greater than 1.6 V.

13.2.2 IC EN

IC_EN is a general enable signal for DA9211 and DA9212, turning on and off the internal circuitry (for example, the reference, the digital core, etc). Correct control of this port has a direct impact on the quiescent current of the whole application. A low level of IC_EN allows the device to reach the minimum quiescent current. The voltage at this pin is continuously sensed by a dedicated analogue circuit.

The host processor will be allowed to start the communication with DA9211 and DA9212 through the Control Interface and, for example to turn on the buck converters, a delay time of ten after assertion of the IC_EN pin. If the bucks are enabled via OTP (see BUCKA_EN and BUCKB_EN controls), they will start up automatically after assertion of IC_EN.

The IC_EN signal shall be asserted and deasserted only when the VDD_IO supply is available and its level is above the undervoltage threshold level VTH_UVLO_IO.

13.2.3 nIRQ

The nIRQ port indicates that an interrupt-causing event has occurred and that the event/status information is available in the related registers. The nIRQ is an output signal that can either be



push-pull or open drain (selected via IRQ_TYPE). If an active high IRQ signal is required, it can be achieved by asserting control IRQ_LEVEL (recommended for push-pull mode).

Examples of this type of information can be critical temperature and voltage, fault conditions, status changes at GPI ports, and so forth. The event registers hold information about the events that have occurred. Events are triggered by a status change at the monitored signals. When an event bit is set, the nIRQ signal is asserted unless this interrupt is masked by a bit in the IRQ mask register. The nIRQ will not be released until all event registers with asserted bits have been read and cleared. New events that occur during reading an event register are held until the event register has been cleared, ensuring that the host processor does not miss them.

13.2.4 GPIO Extender

DA9211 and DA9212 includes a GPIO extender that offers up to five 5 V-tolerant general purpose input/output ports. Each port is ontrolled via registers from the host processor.

The GPIO3 and GPI4 ports are pin-shared with the 4-WIRE Control Interface. For instance, if GPIO3_PIN = 01, GPI4_PIN = 01 (Interface selected), the GPIO3 and GPI4 ports will be exclusively dedicated to output and chip-select signaling for 4-WIRE purposes. If the alternative function is selected, all GPIOs configuration as per registers 0x58 to 0x5A and 0x145 will be ignored.

GPIs are supplied from the internal rail VDDCORE or VDDIO (selected via GPI_V) and can be configured to be active high or active low (selected via GPIOx_TYPE). The input signals can be debounced or directly change the state of the assigned status register GPIx to high or low, according to the setting of GPIOx_MODE. The debouncing time is configurable via control DEBOUNCE (10 ms default).

When ever the status has changed to its configured active state (edge sensitive), the assigned event register is set and the nIRQ signal is asserted (unless this nIRQ is masked, see also Figure 36).

Whenever DA9211 and DA9212 is enabled and enters ON mode (also when enabled changing the setting of GPIOx_PIN) the GPI status bits are initiated towards their configured passive state. This ensures that already active signals are detected, and that they create an event immediately after the GPI comparators are enabled.

The buck enable signal (BUCKx_EN) can be controlled directly via a GPI, if so configured in the BUCKA_GPI and BUCKB_GPI registers. If it is required that GPI ports do not generate an event when configured for the HW control of the switching regulator, the relative mask bit should be set.

GPIs can alternatively be selected to toggle the VBUCKA_SEL and VBUCKB_SEL from rising and falling edges at this inputs.

All GPI ports have the additional option of activating a 100 k Ω pull-down resistor via GPIOx_PUPD, which ensures a well defined level in case the input is not actively driven.

If enabled via ADDR_SEL_CONF, the I2C address selection can be assigned to a specific GPI. An active voltage level at the selected GPI configures the slave address of DA9211 and DA9212 to IF_BASE_ADDR1 while a passive voltage level configures the slave address to IF_BASE_ADDR2. If no GPI is selected then the IF_BASE_ADDR1 is automatically used.

If defined as an output, GPIOs can be configured to be open-drain or push-pull. If configured as push-pull, the supply rail is VDDIO. By disabling the internal 120 k Ω pull-up resistor in open-drain mode, the GPO can also be supplied from an external rail. The output state will be assigned as configured by the GPIO register bit GPIOx MODE.

A specific power-good port for each of the buck converters can be configured via BUCKA_PG_SEL and BUCKB_PG_SEL. The respective port must be configured as GPO for correct operation. If assigned to the same GPO, it is necessary that the power-good indicators for Buck A and Buck B are



both active (supply voltages in range) to assert the overall power-good. The signal will be released as soon as one of the single power-good signals is not active (that is, at least one supply is out of range).

The power good signalling should not be used in conjunction with fast start up rates, configured in BUCKx_UP_CTRL register fields.

Whenever the GPIO unit is off (POR or OFF Mode) all ports are configured as open drain active high (pass device switched off, high impedance state). When leaving POR the pull-up or pull-down resistors will be configured from register GPIOx_PUPD.




Figure 36: GPIO principle of operation (example paths)



13.3 Operating Modes

13.3.1 ON Mode

DA9211 and DA9212 is in ON Mode when the IC_EN port is higher than EN_ON and the supply voltage is higher than V_{TH(UVLO)(VDD)}. Once enabled, the host processor can start the communication with DA9211 and DA9212 via Control Interface after the t_{EN} delay needed for internal circuit start up.

If BUCKA_EN or BUCKB_EN is asserted when DA9211 and DA9212 is in ON Mode the power up of the related buck converter is initiated. If the bucks are controlled via GPI, the level of the controlling ports is checked when entering ON mode, so that an active level will immediately have effect on the buck. If BUCKA_EN or BUCKB_EN are not asserted and all controlling GPI ports are inactive, the buck converter will stay off with the output pull-down resistor enabled/disabled according to the setting of BUCKA_PD_DIS and BUCKB_PD_DIS.

13.3.2 OFF Mode

DA9211 and DA9212 is in OFF Mode when the IC_EN port is lower than EN_OFF. In OFF Mode, the bucks are always disabled and the output pull-down resistors are disabled independently of BUCKA_PD_DIS and BUCKB_PD_DIS. All I/O ports of DA9211 and DA9212 are configured as high impedance.



13.4 Control Interfaces

All the features of DA9211 and DA9212 can be controlled by SW through a serial control interfaces. The communication is selectable to be either a 2-WIRE (I2C compliant) or a 4-WIRE connection (SPI compliant) via control IF_TYPE, which will be selected during the initial OTP read. If 4-WIRE is selected, the GPIO3 and GPI4 are automatically configured as interface pins. Data is shifted into or out of DA9211 and DA9212 under the control of the host processor, which also provides the serial clock. In a normal application case the interface is only configured once from OTP values, which are loaded during the initial start-up of DA9211 and DA9212.

DA9211 and DA9212 reacts only on read/write commands where the transmitted register address (using the actual page bits as a MSB address range extensions) is within 0x50 to 0x67, 0xD0 to DF, 0x140 to 0x14F and (read only) 0x200 to 0x27F. Host access to registers outside these ranges will be ignored. This means there will be no acknowledge after receiving the register address in 2-WIRE Mode, and SO stays HI-Z in 4-WIRE Mode. During debug and production modes write access is available to page 4 (0x200 to 0x27F). DA9211 and DA9212 will react only on write commands where the transmitted register address is 0x00, 0x80, 0x100 to0x106. The host processor must read the content of those registers before writing, thereby changing only the bit fields that are not marked as reserved (the content of the read back comes from the compatible PMIC, for example DA9063).

If the STAND_ALONE bit is asserted (OTP bit), DA9211 and DA9212 will also react to read commands.

13.4.1 4-WIRE Communication

In 4-WIRE Mode the interface uses a chip-select line (nCS/nSS), a clock line (SK), data input (SI) and data output line (SO).

The DA9211 and DA9212 register map is split into four pages that each contain up to 128 registers. The register at address zero on each page is used as a page control register. The default active page after turn-on includes registers 0x50 to 0x6F. Writing to the page control register changes the active page for all subsequent read/write operations unless an automatic return to page 0 was selected by asserting bit REVERT. Unless the REVERT bit was asserted after modifying the active page, it is recommended to read back the page control register to ensure that future data exchange is accessing the intended registers.

All registers outside the DA9211 and DA9212 range are write only, that is, the DA9211 and DA9212 will not answer to a read command and the data bus is tri-state (they are implicitly directed to DA9063). In particular the information contained in registers 0x105 and 0x106 is used by DA9211 and DA9212 to configure the control interface. They must be the same as the main PMIC (DA9063), so that a write to those registers configures both the main PMIC and DA9211 and DA9212 at the same time. The default OTP settings also need to be identical for a correct operation of the system.

The 4-WIRE interface features a half-duplex operation, that is, data can be transmitted and received within a single 16-bit frame at enhanced clock speed (up to 14 MHz). It operates at the clock frequencies provided by the host.



Input data is registered at SK

edge

Rising

Falling

Falling

Rising

Datasheet




Figure 37: Schematic of 4-WIRE and 2-WIRE Power Manager Bus

A transmission begins when initiated by the host. Reading and writing is accomplished by the use of an 8-bit command, which is sent by the host prior to the exchanged 8-bit data. The byte from the host begins shifting in on the SI pin under the control of the serial clock SK provided from the host. The first seven bits specify the register address (0x01 to 0x07) that will be written or read by the host. The register address is automatically decoded after receiving the seventh address bit. The command word ends with an R/W bit, which together with the control bit R/W POL specifies the direction of the following data exchange. During register writing the host continues sending out data during the following eight SK clocks. For reading, the host stops transmitting and the 8-bit register is clocked out of DA9211 and DA9212 during the consecutive eight SK clocks of the frame. Address and data are transmitted with MSB first. The polarity (active state) of nCS is defined by control bit nCS_POL. nCS resets the interface when inactive and it has to be released between successive cycles.

The SO output from DA9211 and DA9212 is normally in high-impedance state and active only during the second half of read cycles. A pull-up or pull-down resistor may be needed at the SO line if a floating logic signal can cause unintended current consumption inside other circuits.

edge

Falling

Rising

Rising

Falling

| | | Configurations |
|------------|------------|------------------------------|
| CPHA clock | CPOL clock | Output data is updated at SK |

phase

0

1

0

1

Table 13: 4-WIRE Clock Configurations

polarity

0 (idle low)

0 (idle low)

1 (idle high)

1 (idle high)

DA9211 and DA9212's 4-WIRE interface offers two further configuration bits. Clock polarity (CPOL) and clock phase (CPHA) define when the interface will latch the serial data bits. CPOL determines whether SK idles high (CPOL = 1) or low (CPOL = 0). CPHA determines on which SK edge data is shifted in and out. With CPOL = 0 and CPHA = 0, DA9211 and DA9212 latch data on the SK rising edge. If the CPHA is set to 1 the data is latched on the SK falling edge. CPOL and CPHA states allow four different combinations of clock polarity and phase. Each setting is incompatible with the other three. The host and DA9211 and DA9212 must be set to the same CPOL and CPHA states to communicate with each other.






Figure 38: 4-WIRE Host Write and Read Timing (nCS_POL = '0', CPOL = '0', CPHA = '0')




Figure 39: 4-WIRE Host Write and Read Timing (nCS_POL= '0', CPOL = '0', CPHA = '1')






Figure 40: 4-WIRE Host Write and Read Timing (nCS_POL = '0', CPOL = '1', CPHA = '0')




Figure 41: 4-WIRE Host Write and Read Ttiming (nCS_POL = '0', CPOL = '1', CPHA = '1')



Table 14: 4-WIRE Interface Summary

| Parameters | | | | | | | |
|----------------|---------------------------|---|--|--|--|--|--|
| | nCS | Chip select | | | | | |
| Signal Lines | SI Serial input data | Master out Slave in | | | | | |
| olgilai Eilles | SO Serial output data | Master in Slave out | | | | | |
| | SK | Transmission clock | | | | | |
| Interface | Push-pull with tristate | | | | | | |
| Supply voltage | Selected from VDDIO | 1.6 V to 3.3 V | | | | | |
| Data rate | Effective read/write data | Up to 7 Mbps | | | | | |
| Transmission | Half-duplex | MSB first | | | | | |
| Transmission | 16 bit cycles | 7-bit address, 1 bit read/write, 8-bit data | | | | | |
| | CPOL | Clock polarity | | | | | |
| Configuration | СРНА | Clock phase | | | | | |
| | nCS_POL | nCS is active low/high | | | | | |

Note that reading the same register at high clock rates directly after writing it does not guarantee a correct value. It is recommended to keep a delay of one frame until re-accessing a register that has just been written (for example, by writing/reading another register address in between).

13.4.2 2-WIRE Communication

The IF_TYPE bit in the INTERFACE2 register can be used to configure the DA9211 and DA9212 control interface as a 2-WIRE serial data interface. In this case the GPIO3 and GPI4 are free for regular input/output functions. DA9211 and DA9212 has a configurable device write address (default: 0xD0) and a configurable device read address (default: 0xD1). See control IF_BASE_ADDR1 for details of configurable addresses. The ADDR_SEL_CONF bit is used to configure the device address as IF_BASE_ADDR1 or IF_BASE_ADDR2 depending on the voltage level applied at a configurable GPI port (see GPIO Extender).

The SK port functions as the 2-WIRE clock and the SI port carries all the power manager bi-directional 2-WIRE data. The 2-WIRE interface is open-drain supporting multiple devices on a single line. The bus lines have to be pulled HIGH by external pull-up resistors (in the 2 k Ω to 20 k Ω range). The attached devices only drive the bus lines LOW by connecting them to ground. As a result two devices cannot conflict if they drive the bus simultaneously. In standard/fast mode the highest frequency of the bus is 400 kHz. The exact frequency can be determined by the application and does not have any relation to the DA9211 and DA9212 internal clock signals. DA9211 and DA9212 will follow the host clock speed within the described limitations, and does not initiate any clock arbitration or slow down. An automatic interface reset can be triggered using control 2WIRE_TO if the clock signal stops to toggle for more than 35 ms.

The interface supports operation compatible to Standard, Fast, Fast-Plus and High Speed mode of the I2C-bus specification Rev 4. Operation in high speed mode at 3.4 MHz requires mode changing in order to set spike suppression and slope control characteristics to be compatible with the I2C-bus specification. The high speed mode can be enabled on a transfer by transfer basis by sending the master code (0000 1XXX) at the begin of the transfer. DA9211 and DA9212 do not make use of clock stretching, and deliver read data without additional delay up to 3.4 MHz.

Alternatively, PM_IF_HSM configures the interface to use high speed mode continuously. In this case, the master code is not required at the beginning of every transfer. This reduces the communication overhead on the bus but limits the slaves attachable to the bus to compatible devices.



The communication on the 2-WIRE bus always takes place between two devices, one acting as the master and the other as the slave. The DA9211 and DA9212 will only operate as a SLAVE.

In contrast to the 4-WIRE mode, the 2-WIRE interface has direct access to two pages of the register map (up to 256 addresses). The register at address zero on each page is used as a page control register (with the 2-WIRE bus ignoring the LSB of control REG_PAGE). Writing to the page control register changes the active page for all subsequent read/write operations unless an automatic return to page 0 was selected by asserting control REVERT. Unless REVERT was asserted after modifying the active page, it is recommended to read back the page control register to ensure that future data exchange is accessing the intended registers.

In 2-WIRE operation DA9211 and DA9212 offer an alternative way to access register page 2 and page 3. It removes the need for preceeding page selection writes by incrementing the device write/read address by one (default 0xD2/0xD3) for any direct access of page 2 and page 3 (page 0 and 1 access requires the basic write/read device address with the MSB of REG_PAGE to be '0').

13.4.3 Details of the 2-WIRE control bus protocol

All data is transmitted across the 2-WIRE bus in groups of eight bits. To send a bit the SDA line is driven towards the intended state while the SCL is LOW (a low on SDA indicates a zero bit). Once the SDA has settled, the SCL line is brought HIGH and then LOW. This pulse on SCL clocks the SDA bit into the receiver's shift register.

A two-byte serial protocol is used containing one byte for address and one byte data. Data and address transfer are transmitted MSB first for both read and write operations. All transmissions begin with the START condition from the master while the bus is in IDLE state (the bus is free). It is initiated by a high to low transition on the SDA line while the SCL is in the high state (a STOP condition is indicated by a low to high transition on the SDA line while the SCL is in the high state).



Figure 42: Timing of 2-WIRE START and STOP Condition

The 2-WIRE bus is monitored by DA9211 and DA9212 for a valid SLAVE address whenever the interface is enabled. It responds immediately when it receives its own slave address. The acknowledge is done by pulling the SDA line low during the following clock cycle (white blocks marked with 'A' in Figure 43 to Figure 47).

The protocol for a register write from master to slave consists of a start condition, a slave address with read/write bit and the 8-bit register address followed by eight bits of data terminated by a STOP condition. DA9211 and DA9212 respond to all bytes with Acknowledge. This is illustrated in Figure 43.






Figure 43: 2-WIRE Byte Write (SDA Line)

When the host reads data from a register it first has to write to DA9211 and DA9212 with the target register address and then read from DA9211 and DA9212 with a Repeated START or alternatively a second START condition. After receiving the data, the host sends No Acknowledge and terminates the transmission with a STOP condition. This is illustrated in Figure 44.




Figure 44: Examples of 2-WIRE Byte Read (SDA Line)

Consecutive (page) read out mode is initiated from the master by sending an Acknowledge instead of Not acknowledge after receipt of the data word. The 2-WIRE control block then increments the address pointer to the next 2-WIRE address and sends the data to the master. This enables an unlimited read of data bytes until the master sends a Not acknowledge directly after the receipt of data, followed by a subsequent STOP condition. If a non-existent 2-WIRE address is read out, the DA9211 and DA9212 will return code zero. This is illustrated in Figure 45.




Figure 45: Examples of 2-WIRE Page Read (SDA Line)

Note that the slave address after the Repeated START condition must be the same as the previous slave address.

Consecutive (page) write mode is supported if the Master sends several data bytes following a slave register address. The 2-WIRE control block then increments the address pointer to the next 2-WIRE address, stores the received data and sends an Acknowledge until the master sends the STOP condition. This is illustrated in Figure 46.






Figure 46: 2-WIRE Page Write (SDA Line)

Via control WRITE_MODE an alternate write mode can be configured. Register addresses and data are sent in alternation like in Figure 47 to support host repeated write operations that access several non consecutive registers. Data will be stored at the previously received register address.

An update of WRITE_MODE can not be done without interruption within a transmission frame. Thus, if not previously selected or not set as OTP default, the activation of Repeated Write must be done with a regular write on WRITE_MODE followed by a stop condition. The next frame after a start condition can be written in Repeated Write.




Figure 47: 2-WIRE Repeated Write (SDA Line)

If a new START or STOP condition occurs within a message, the bus will return to IDLE-mode.



13.5 Internal Temperature Supervision

To protect DA9211 and DA9212 from damage due to excessive power dissipation, the internal temperature is continuously monitored. There are three temperature thresholds,

Table 15: Over-temperature thresholds

| Temperature threshold | Typical temperature setting | Interrupt event | Status bit | Masking bit |
|-----------------------|-----------------------------------|-----------------|------------|-------------|
| TEMP_WARN | 125 °C | E_TEMP_WARN | TEMP_WARN | M_TEMP_WARN |
| TEMP_CRIT | 140 °C | E_TEMP_CRIT | TEMP_CRIT | M_TEMP_CRIT |
| TEMP_POR | 150 °C | | | |

When the junction temperature reaches the TEMP_WARN threshold, DA9211 and DA9212 will assert the bit TEMP_WARN and will generate the event E_TEMP_WARN. If not masked using bit M_TEMP_WARN, the output port nIRQ will be asserted. The status bit TEMP_WARN will remain asserted as long as the junction temperature remains higher than TEMP_WARN.

When the junction temperature increases further to TEMP_CRIT, DA9211 and DA9212 will immediately disable the buck converter, assert the bit TEMP_CRIT, and will generate the event E_TEMP_CRIT. If not masked via bit M_TEMP_CRIT, the output port nIRQ will be asserted. The status bit TEMP_CRIT will remain asserted as long as the junction temperature remains higher than TEMP_CRIT. The buck converter will be kept disabled as long as the junction temperature is above TEMP_CRIT. It will not be automatically re-enabled even after the temperature drops below the valid threshold (even if the controlling GPI is asserted). A direct write into BUCKA_EN or BUCKB_EN, or a toggling of the controlling GPI, is needed to enable the buck converter.

Whenever the junction temperature exceeds TEMP_POR, a power on reset to the digital core is immediately asserted, which will stops all functionalities of DA9211 and DA9212. This is needed to prevent possible permanent damage in the case of a rapid temperature increase.



14. Register definitions

14.1 Register map

Table 16: Register map

All bits loaded from OTP are marked in bold

| A ddr | Function | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-----------------------|----------------------|-------------------|---------------------------------|---------------------|-----------------------|-------------|-------------|----------------------|
| | | | | Register Pa | age 0 | | | | |
| 0x00 | PAGE_CON | REVERT | WRITE_MODE | Reserved | Reserved | | REG | _PAGE | |
| | | | | | | | | | |
| 0x50 | STATUS_A | Reserved | Reserved | Reserved | GP14 | GPB | GP12 | GPI1 | GPI0 |
| 0x51 | STATUS_B | Reserved | Reserved | OV_CURR_B | OV_CURR_A | TEMP_CRIT | TEMP_WARN | PWRGOOD_B | PWRGOOD_A |
| 0x52 | EVENT_A | Reserved | E_UVLO_IO | Reserved | E_GPI4 | E_GP13 | E_GPI2 | E_GPI1 | E_GPI0 |
| 0x53 | EVENT_B | Reserved | Reserved | E_OV_CURR_B | E_OV_CURR_A | E_TEMP_CRIT | E_TEMP_WARN | E_PWRGOODB | E_PWRGOOD_A |
| 0x54 | MASK_A | Reserved | M_UVLO_IO | Reserved | M_GPI4 | M_GP13 | M_GP12 | M_GPI1 | M_GPI0 |
| 0x55 | MASK_B | Reserved | Reserved | M_OV_CURR_B | M_OV_CURR_A | M_TEMP_CRIT | M_TEMP_WARN | M_PWRGOOD_B | M_PWRGOOD_A |
| 0x56 | CONTROL_A | V_LOCK | SLEW_R | ATE_B | SLEW | _RATE_A | | DEBOUNCING | |
| 0x57 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| 0x58 | GPI00-1 | GPI1_M ODE | GPI1_TYPE | GPI | _P IN | GPI0_M ODE | GPI0_TYPE | GP | 10_P IN |
| 0x59 | GPI02-3 | GPIO3_M ODE | GPIO3_TYPE | GPIO | 3_PIN | GPIO2_M ODE | GPIO2_TYPE | GPI | 02_P IN |
| 0x5A | GP104 | Reserved | Reserved | Res | erved | GPI4_M ODE | GPI4_TYPE | GP | I4_PIN |
| 0x5B | Reserved | Reserved | Reserved | Res | erved | Reserved | Reserved | Re | served |
| 0:6C | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| 0x5D | BUCKA_CONT | Reserved | VBUCK | A_GPI | VBUCKA_SEL | BUCKA_PD_DIS | BUC | KA_GPI | BUCKA_EN |
| 0x5E | BUCKB_CONT | Reserved | VBUCK | | VBUCKB_SEL | BUCKB_PD_DIS | | KB_GPI | BUCKB_EN |
| | | | | Register Pa | | | | | |
| 0x80 | PAGE CON | REVERT | WRITE MODE | Reserved | Reserved | Reserved | | REG_PAGE | |
| 5.00 | | | | | | | | | |
| 0xD0 | BUCK_ILIM | I | BUCKB ILI | м | | | BUC | (A ILIM | |
| 0xD1 | BUCKA CONF | ВІ | CKA_DOWN_CTRL | | | BUCKA_UP_CTRL BUCKA_M | | | A MODE |
| 0x02 | BUCKB CONF | | CKB DOWN CTRL | | | | | | B MODE |
| 0xD3 | BUCK CONF | Reserved | Reserved | Reserved | PH SH EN B | PH SH EN A | PHASE SEL B | PHASE_SEL_A | |
| 0xD4 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| 0xD5 | VBUCKA_MAX | Reserved | Reserved | RESUIVEG | RESUIVEG | VBUCKA_MAX | Reserved | Reserved | Resulved |
| 0xD6 | VBUCKB_MAX | Reserved | | | | VBUCKB MAX | | | |
| 0xD7 | VBUCKA_A | Reserved | | | | VBUCKA_A | | | |
| 0xD8 | VBUCKB_B | Reserved | | | | VBUCKA_B | | | |
| 0xD9 | VBUCKB_A | Reserved | | | | VBUCKB_A | | | |
| 0xDA | VBUCKB B | Reserved | | | | VBUCKB_B | | | |
| U.D.A | VDOORD_D | Negerved | | Register Pa | 200 2 | | | | |
| 0x100 | PAGE_CON | REVERT | WRITE_MODE | Recover | Received | Pasaniad | T | REG_PAGE | |
| 0x101 | OTP_CONT | Reserved | Reserved | Reserved | Reserved | PC_DONE | OTP_APPS_RD | Reserved | OTP_TIM |
| 0x101 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| 0x02 0x103 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| 0x104 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| 0x105 | INTERFACE | Neserved | IF BASE AD | | Keserved | R/W_POL | CPHA | CPOL | nCS_POL |
| 0x05 | INTERFACE2 | IF TYPE | PM_IF_HSM | PM IF FMP | PM IF V | R/W_POL Reserved | Reserved | Reserved | Reserved |
| UXU6 | INTERFACE2 | IF_ITPE | FM_IF_HSM | EM_IC_EMP | r m _IF_V | Neserved | Keserved | Keserved | rveserved |
| 0x140 | OTP CONT2 | OTP_CONF_LOCK | OTP APPS LOCK | Reserved | Decement | Reserved | Reserved | Reserved | Reserved |
| 0x140 0x141 | OTP_CON12 OTP_ADDR | STP_CONF_LOCK | OIP_APPS_LUCK | Keserved | Reserved OTP 4 | | Reserved | Keserved | Keserved |
| 0x141 0x142 | | | OTP_ADDR OTP_DATA | | | | | | |
| 0x142 0x143 | OTP_DATA CONFIG_A | Reserved | | | | GPI V | Reserved | IRQ_TYPE | IRQ LEVEL |
| 0x143 0x144 | | UVLO IO DIS | | PGA DVC MASK | 2WIRE_TO | | | MASK | |
| | CONFIG_B | | PGB_DVC_MASK | | | B_M A S K | | | Reserved |
| 0x145 | CONFIG_C | Reserved BUCKB PG | Reserved | Reserved | GPI4_PUPD PG SEL | GPIO3_PUPD READYB | GPIO2_PUPD | GPI1_PUPD | GPI0_PUPD YA_CONF |
| 0x146 | CONFIG_D | STAND ALONE | SLAVE SEL | | | | LONP | OSC_TUNE | IA_CONF |
| 0x147 | CONFIG_E | STAND_ALONE | | Reserved | Reserved | Reserved | P | | 251 2215 |
| 0x148 | CONFIG_F | | IF_BASE_AD | IF_BASE_ADDR2 Reserved Reserved | | | | | SEL_CONF |



14.2 Register Definitions

14.2.1 Register Page Control

| Register | Bit | Туре | Label | Def | Description |
|------------------|-----|------|------------|-----|---|
| 0x00 PAGE_CON | 7 | R/W | REVERT | 0 | Resets REG_PAGE to 000 after read/write access has finished |
| | 6 | R/W | WRITE_MODE | 0 | 2-WIRE multiple write mode (Note 1) 0: Page Write Mode 1: Repeated Write Mode |
| | 5:3 | R/W | (reserved) | 000 | |
| | 3:0 | R/W | REG_PAGE | 000 | 000: Selects Register 0x01 to 0x3F 001: Selects Register 0x81 to 0xCF 010: Selects Register 0x101 to 0x1CF >010: Reserved for production and test |

Note 1 Not used for 4-WIRE-IF

14.2.2 Register Page 0

14.2.2.1 System Control and Event

The STATUS registers report the current value of the various signals at the time that it is read out.

| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|------------|-----|-------------|
| 0x50 | 7:5 | R | (reserved) | 000 | |
| STATUS_A | 4 | R | GPI4 | 0 | GPI4 level |
| | 3 | R | GPI3 | 0 | GPI3 level |
| | 2 | R | GPI2 | 0 | GPI2 level |
| | 1 | R | GPI1 | 0 | GPI1 level |
| | 0 | R | GPI0 | 0 | GPI0 level |

| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|------------|-----|---|
| 0x51 | 7:6 | R | (reserved) | 00 | |
| STATUS_B | 5 | R | OV_CURR_B | 0 | Asserted as long as the current limit for Buck B is hit |
| | 4 | R | OV_CURR_A | 0 | Asserted as long as the current limit for Buck A is hit |
| | 3 | R | TEMP_CRIT | 0 | Asserted as long as the thermal shutdown threshold is reached |
| | 2 | R | TEMP_WARN | 0 | Asserted as long as the thermal warning threshold is reached |



| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|-----------|-----|---|
| | 1 | R | PWRGOOD_B | 0 | Asserted as long as the Buck B output voltage is in range |
| | 0 | R | PWRGOOD_A | 0 | Asserted as long as the Buck A output voltage is in range |

The EVENT registers hold information about events that have occurred in DA9211 and DA9212. Events are triggered by a change in the status register which contains the status of monitored signals. When an EVENT bit is set in the event register, the IRQ signal is asserted unless the event is masked by a bit in the mask register. **The IRQ triggering event register will be cleared from the host by writing back its read value.** New events occurring during clearing will be delayed before they are passed to the event register, ensuring that the host controller does not miss them.

| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|------------|-----|--|
| 0x52 | 7 | R | (reserved) | 0 | |
| EVENT_A | 6 | R | E_UVLO_IO | 0 | UVLO_IO caused the event |
| | 5 | R | (reserved) | 0 | |
| | 4 | R | E_GPI4 | 0 | GPI4 event according to active state setting |
| | 3 | R | E_GPI3 | 0 | GPI3 event according to active state setting |
| | 2 | R | E_GPI2 | 0 | GPI2 event according to active state setting |
| | 1 | R | E_GPI1 | 0 | GPI1 event according to active state setting |
| | 0 | R | E_GPI0 | 0 | GPI0 event according to active state setting |

| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|-------------|-----|-------------------------------------|
| 0x53 | 7:6 | R | (reserved) | 00 | |
| EVENT_B | 5 | R | E_OV_CURR_B | 0 | OV_CURR Buck B caused event |
| | 4 | R | E_OV_CURR_A | 0 | OV_CURR Buck A caused event |
| | 3 | R | E_TEMP_CRIT | 0 | TEMP_CRIT caused event |
| | 2 | R | E_TEMP_WARN | 0 | TEMP_WARN caused event |
| | 1 | R | E_PWRGOOD_B | 0 | PWRGOOD loss at Buck B caused event |
| | 0 | R | E_PWRGOOD_A | 0 | PWRGOOD loss at Buck A caused event |



| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|------------|-----|------------------------------|
| 0x54 | 7 | R/W | (reserved) | 0 | |
| MASK_A | 6 | R/W | M_UVLO_IO | 0 | Mask UVLO_IO caused nIRQ |
| | 5 | R/W | (reserved) | 0 | |
| | 4 | R/W | M_GPI4 | 0 | Masks nIRQ interrupt at GPI4 |
| | 3 | R/W | M_GPI3 | 0 | Masks nIRQ interrupt at GPI3 |
| | 2 | R/W | M_GPI2 | 0 | Masks nIRQ interrupt at GPI2 |
| | 1 | R/W | M_GPI1 | 0 | Masks nIRQ interrupt at GPI1 |
| | 0 | R/W | M_GPI0 | 0 | Masks nIRQ interrupt at GPI0 |

| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|-------------|-----|-----------------------------|
| 0x55 | 7:6 | R/W | (reserved) | 00 | |
| MASK_B | 5 | R/W | M_OV_CURR_B | 0 | OV_CURR Buck B caused event |
| | 4 | R/W | M_OV_CURR_A | 0 | OV_CURR Buck A caused event |
| | 3 | R/W | M_TEMP_CRIT | 0 | TEMP_CRIT caused event |
| | 2 | R/W | M_TEMP_WARN | 0 | TEMP_WARN caused event |
| | 1 | R/W | M_PWRGOOD_B | 0 | PWRGOOD Buck B caused event |
| | 0 | R/W | M_PWRGOOD_A | 0 | PWRGOOD Buck A caused event |



| Register | Bit | Туре | Label | Def | Description |
|-------------------|-----|------|-------------|-----|--|
| 0x56 CONTROL_A | 7 | R/W | V_LOCK | 0 | 0: Allows host writes into registers 0xD0 to 0x14F |
| _ | | | | | Disables register 0xD0 to 0x14F re- programming from control interfaces |
| | 6:5 | R/W | SLEW_RATE_B | 10 | Buck B DVC slewing is executed at |
| | | | | | 00: 10mV every 4.0 μs |
| | | | | | 01: 10mV every 2.0 μs |
| | | | | | 10: 10mV every 1.0 μs |
| | | | | | 11: 10mV every 0.5 μs |
| | 4:3 | R/W | SLEW_RATE_A | 10 | Buck A DVC slewing is executed at |
| | | | | | 00: 10mV every 4.0 μs |
| | | | | | 01: 10mV every 2.0 μs |
| | | | | | 10: 10mV every 1.0 μs |
| | | | | | 11: 10mV every 0.5 μs |
| | 0:2 | R/W | DEBOUNCE | 011 | Input signals debounce time: |
| | | | | | 000: no debounce time |
| | | | | | 001: 0.1 ms |
| | | | | | 010: 1.0 ms |
| | | | | | 011: 10 ms |
| | | | | | 100: 50 ms |
| | | | | | 101: 250 ms |
| | | | | | 110: 500 ms |
| | | | | | 111: 1000 ms |

14.2.2.2 GPIO Control

| Register | Bit | Туре | Label | Def | Description |
|----------------|-----|------|-----------|-----|---|
| 0x58 GPI0-1 | 7 | R/W | GPI1_MODE | 0 | 0: GPI: debouncing off 1: GPI: debouncing on |
| | 6 | R/W | GPI1_TYPE | 1 | 0: GPI: active low 1: GPI: active high |
| | 5:4 | R/W | GPI1_PIN | 00 | PIN assigned to: 00: GPI >00: Reserved |
| | 3 | R/W | GPI0_MODE | 0 | 0: GPI: debouncing off 1: GPI: debouncing on |
| | 2 | R/W | GPI0_TYPE | 1 | 0: GPI: active low 1: GPI: active high |
| | 1:0 | R/W | GPI0_PIN | 00 | PIN assigned to: 00: GPI 01: Track enable 1x: Reserved |



| Register | Bit | Туре | Label | Def | Description |
|-----------------|-----|------|------------|-----|--|
| 0x59 GPIO2-3 | 7 | R/W | GPIO3_MODE | 0 | 0: GPI: debouncing off GPO: Sets output to passive level 1: GPI: debouncing on GPO: Sets output to active level |
| | 6 | R/W | GPIO3_TYPE | 1 | 0: GPI/GPO: active low 1: GPI/GPO: active high |
| | 5:4 | R/W | GPIO3_PIN | 00 | PIN assigned to: 00: GPI 01: Reserved 10: GPO (Open drain) 11: GPO (Push-pull) |
| | 3 | R/W | GPIO2_MODE | 0 | O: GPI: debouncing off GPO: Sets output to passive level 1: GPI: debouncing on GPO: Sets output to active level |
| | 2 | R/W | GPIO2_TYPE | 1 | 0: GPI/GPO: active low 1: GPI/GPO: active high |
| | 1:0 | R/W | GPIO2_PIN | 00 | PIN assigned to: 00: GPI 01: Reserved 10: GPO (Open drain) 11: GPO (Push-pull) |

| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|------------|------|---|
| 0x5A | 7:4 | R/W | (reserved) | 0000 | |
| GPI4 | 3 | R/W | GPI4_MODE | 0 | 0: GPI: debouncing off 1: GPI: debouncing on |
| | 2 | R/W | GPI4_TYPE | 1 | 0: GPI: active low 1: GPI: active high |
| | 1:0 | R/W | GPI4_PIN | 00 | PIN assigned to: 00: GPI 01: Reserved 1x: Reserved |



14.2.2.3 Regulators Control

| Register | Bit | Туре | Label | Def | Description |
|----------------|-----|-------|--------------|-----|--|
| 0x5D | 7 | R/W | (reserved) | 0 | |
| BUCKA_CON T | | | | | Selects the GPI that specifies the target voltage of VBUCKA. This is VBUCKA_A on active to passive transition, VBUCKA_B on passive to active transition. |
| | 6:5 | R/W | VBUCKA_GPI | 00 | Active high/low is controlled by GPIx_TYPE. |
| | | | | | 00: Not controlled by GPIO |
| | | | | | 01: GPIO1 controlled |
| | | | | | 10: GPIO2 controlled |
| | | | | | 11: GPIO4 controlled |
| | | | | | Buck A voltage is selected from (ramping): |
| | 4 | R/W | VBUCKA_SEL | 0 | 0: VBUCKA_A |
| | | | | | 1: VBUCKA_B |
| | 3 | 3 R/W | BUCKA PD DIS | 0 | 0: Enable pull-down resistor of Buck A when the buck is disabled |
| | 3 | 10,00 | BOCKA_FD_DIS | | Disable pull-down resistor of Buck A when the buck is disabled |
| | | | | | GPIO enables the Buck A on passive to active state transition, disables the Buck A on active to passive state transition |
| | 2:1 | R/W | BUCKA GPI | 00 | 00: Not controlled by GPIO |
| | | | | | 01: GPIO0 controlled |
| | | | | | 10: GPIO1 controlled |
| | | | | | 11: GPIO3 controlled |
| | | DAM | BUCKA EN | 0 | 0: Buck A disabled |
| | 0 | R/W | BUCKA_EN | 0 | 1: Buck A enabled |

| Register | Bit | Type | Label | Def | Description |
|----------------|-----|------|------------|-----|---|
| 0x5E | 7 | R/W | (reserved) | 0 | |
| BUCKB_CON T | 6:5 | R/W | VBUCKB_GPI | 00 | Selects the GPI that specifies the target voltage of VBUCKB. This is VBUCKB_A on active to passive transition, VBUCKB_B on passive to active transition. Active high/low is controlled by GPIx_TYPE. O0: Not controlled by GPIO 01: GPIO1 controlled 10: GPIO2 controlled 11: GPIO4 controlled |
| | 4 | R/W | VBUCKB_SEL | 0 | Buck A voltage is selected from (ramping): 0: VBUCKB_A 1: VBUCKB_B |



| Register | Bit | Туре | Label | Def | Description |
|----------|-----|-------|---------------|-----|--|
| | 2 | DAA | DITCKD DD DIC | 0 | 0: Enable pull-down resistor of Buck B when the buck is disabled |
| | 3 | R/W | BUCKB_PD_DIS | 0 | 1: Disable pull-down resistor of Buck B when the buck is disabled |
| | | | | 00 | GPIO enables the Buck B on passive to active state transition, disables the Buck B on active to passive state transition |
| | 2:1 | R/W | BUCKB_GPI | | 00: Not controlled by GPIO |
| | | | | | 01: GPIO0 controlled |
| | | | | | 10: GPIO1 controlled |
| | | | | | 11: GPIO3 controlled |
| | | D 444 | | | 0: Buck B disabled |
| | 0 | R/W | BUCKB_EN | 0 | 1: Buck B enabled |



14.2.3 Register Page 1

| Register | Bit | Туре | Label | Def | Description |
|------------------|-----|-------|------------|-----|---|
| 0x80 PAGE_CON | 7 | R/W | REVERT | 0 | Resets REG_PAGE to 000 after read/write access has finished |
| | | | | | 2-WIRE multiple write mode |
| | 6 | R/W | WRITE_MODE | 0 | 0: Page Write Mode |
| | | | | | 1: Repeated Write Mode |
| | 5:3 | R/W | (reserved) | 000 | |
| | | | | | 000: Selects Register 0x01 to 0x3F |
| | 3:0 | R/W | DEC DACE | 000 | 001: Selects Register 0x81 to 0xCF |
| | 3.0 | IK/VV | REG_PAGE | 000 | 010: Selects Register 0x101 to 0x1CF |
| | | | | | >010: Reserved for production and test |

14.2.3.1 Regulators Settings

| Register | Bit | Туре | Label | Def | Description |
|-------------------|-----|------|------------|------|---|
| 0xD0 BUCK_ILIM | 7:4 | R/W | BUCKB_ILIM | 1001 | Current limit per phase: 0000: 2000 mA 0001: 2200 mA 0010: 2400 mA continuing through 1001: 3800 mA to 1110: 4800 mA |
| | 3:0 | R/W | BUCKA_ILIM | 1001 | 1111: 5000 mA Current limit per phase: 0000: 2000 mA 0001: 2200 mA 0010: 2400 mA continuing through 1001: 3800 mA to 1110: 4800 mA 1111: 5000 mA |



| Register | Bit | Туре | Label | Def | Description |
|------------------------|-----|------|---------------------|-----|---|
| 0xD1 BUCKA_CON F | 7:5 | R/W | BUCKA_DOWN_ CTRL | 111 | Buck A voltage ramping during power down 000: 1.25 mV/μs 001: 2.5 mV/μs 010: 5 mV/μs 011: 10 mV/μs 100: 20 mV/μs 101: 30 mV/μs 101: 40 mV/μs |
| | | | | | 111: no ramped power down |
| | 4:2 | R/W | BUCKA_UP_CTR L | 100 | Buck A voltage ramping during start up 000: 1.25 mV/µs 001: 2.5 mV/µs 010: 5 mV/µs 011: 10 mV/µs 100: 20 mV/µs (Note 1) 101: 30 mV/µs 110: 40 mV/µs 111: target voltage applied immediately (no soft start) |
| | 1:0 | R/W | BUCKA_MODE | 10 | 00: Reserved 01: Reserved 10: Buck A always operates in PWM mode 11: Automatic mode |

Note 1 Settings higher than 20 mV/µs may cause significant overshoot



| Register | Bit | Туре | Label | Def | Description |
|------------------------|-----|------|---------------------|-----|---|
| 0xD2 BUCKB_CON F | 7:5 | R/W | BUCKB_DOWN_ CTRL | 111 | Buck B voltage ramping during power down 000: 1.25 mV/µs 001: 2.5 mV/µs 010: 5 mV/µs 011: 10 mV/µs 100: 20 mV/µs 101: 30 mV/µs 101: 40 mV/µs |
| | | | | | 111: no ramped power down |
| | 4:2 | R/W | BUCKB_UP_CTR L | 100 | Buck B voltage ramping during start up 000: 1.25 mV/µs 001: 2.5 mV/µs 010: 5 mV/µs 011: 10 mV/µs 100: 20 mV/µs (Note 1) 101: 30 mV/µs 110: 40 mV/µs 111: target voltage applied immediately (no soft start) |
| | 1:0 | R/W | BUCKB_MODE | 10 | 00: Reserved 01: Reserved 10: Buck B always operates in PWM mode 11: Automatic mode |

Note 1 Settings higher than 20mV/µs may cause significant overshoot



| Register | Bit | Туре | Label | Def | Description |
|-----------|-----|-------|-------------|-----|---|
| 0xD3 | 7:5 | R/W | (reserved) | 000 | |
| BUCK_CONF | 4 | R/W | PH_SH_EN_B | 1 | Enable current dependant phase shedding in PWM for Buck B |
| | 3 | R/W | PH_SH_EN_A | 1 | Enable current dependant phase shedding in PWM for Buck A |
| | | | PHASE_SEL_B | 1 | Phase selection for Buck B in PWM |
| | 2 | R/W | | | 0: 1 phase is selected |
| | | | | | 1: 2 phases are selected |
| | | | | | Phase selection for Buck A in PWM mode. Settings >01 apply only for DA9211 otherwise the number of phases is limited to max 2 |
| | 4.0 | D 444 | BUAGE OF A | 44 | 00: 1 phase is selected |
| | 1:0 | R/W | PHASE_SEL_A | 11 | 01: 2 phases are selected |
| | | | | | 10: 3 phases are selected (uneven 0/90/180 phase shift) |
| | | | | | 11: 4 phases are selected |

| Register | Bit | Туре | Label | Def | Description |
|----------------|-----|------|------------|------|--|
| 0xD5 | 7 | R/W | (reserved) | 0 | |
| VBUCKA_MA X | | | | | Sets the maximum voltage allowed for Buck A (OTP programmed, access only in test mode) |
| | | | | | 0000000: 0.30 V |
| | | | | | 0000001: 0.31 V |
| | | | | | 0000010: 0.32 V |
| | 6:0 | R | VBUCKA_MAX | 0x7F | Continuing through |
| | | | | | 1000110: 1.0 V |
| | | | | | to |
| | | | | | 1111101: 1.55 V |
| | | | | | 1111110: 1.56 V |
| | | | | | 1111111: 1.57 V |



| Register | Bit | Туре | Label | Def | Description |
|----------------|-----|------|------------|------|--|
| 0xD6 | 7 | R/W | (reserved) | 0 | |
| VBUCKB_MA X | | | | | Sets the maximum voltage allowed for Buck B (OTP programmed, access only in test mode) |
| | | | | | 0000000: 0.30 V |
| | | | | | 0000001: 0.31 V |
| | | | | | 0000010: 0.32 V |
| | 6:0 | R | VBUCKB_MAX | 0x7F | Continuing through 1000110: 1.0 V to 1111101: 1.55 V 1111110: 1.56 V |
| | | | | | 1111111: 1.57 V |

| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|------------|------|--------------------|
| 0xD7 | 7 | R/W | (reserved) | 0 | |
| VBUCKA_A | | | | | 0000000: 0.30 V |
| | | | | | 0000001: 0.31 V |
| | | | | | 0000010: 0.32 V |
| | | | | | Continuing through |
| | 6:0 | R/W | VBUCKA_A | 0x46 | 1000110: 1.0 V |
| | | | | | to |
| | | | | | 1111101: 1.55 V |
| | | | | | 1111110: 1.56 V |
| | | | | | 1111111: 1.57 V |



| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|------------|------|---|
| 0xD8 | 7 | R/W | (reserved) | 0 | |
| VBUCKA_B | | | | | 0000000: 0.30 V |
| | | | | | 0000001: 0.31 V 0000010: 0.32 V |
| | 6:0 | R/W | VBUCKA_B | 0x46 | Continuing through 1000110: 1.0 V to 1111101: 1.55 V 1111111: 1.56 V |

| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|------------|------|---|
| 0xD9 | 7 | R/W | (reserved) | 0 | |
| VBUCKB_A | 6:0 | R/W | VBUCKB_A | 0x46 | 0000000: 0.30 V 0000001: 0.31 V 0000010: 0.32 V Continuing through 1000110: 1.0 V to |
| | | | | | 1111101: 1.55 V 1111110: 1.56 V 1111111: 1.57 V |



| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|----------------------|-----------|---|
| 0xDA | 7 | R/W | (reserved) | 0 | |
| VBUCKB_B | 6:0 | R/W | (reserved) VBUCKB_B | 0 0x46 | 0000000: 0.30 V 0000001: 0.31 V 0000010: 0.32 V Continuing through 1000110: 1.0 V to |
| | | | | | 1111110: 1.56 V 1111111: 1.57 V |



14.2.4 Register Page 2

| Register | Bit | Туре | Label | Def | Description |
|-------------------|-----|-------|------------|-----|---|
| 0x100 PAGE_CON | 7 | R/W | REVERT | 0 | Resets REG_PAGE to 000 after read/write access has finished |
| | | | | | 2-WIRE multiple write mode |
| | 6 | R/W | WRITE_MODE | 0 | 0: Page Write Mode |
| | | | | | 1: Repeated Write Mode |
| | 5:3 | R/W | (reserved) | 000 | |
| | | | | | 000: Selects Register 0x01 to 0x3F |
| | 3:0 | R/W | DEC DACE | 000 | 001: Selects Register 0x81 to 0xCF |
| | 3.0 | IK/VV | REG_PAGE | 000 | 010: Selects Register 0x101 to 0x1CF |
| | | | | | >010: Reserved for production and test |

14.2.4.1 Interface and OTP Settings (shared with DA9063)

| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|-------------|------|---|
| 0x101 | 7:4 | R/W | (reserved) | 0000 | |
| OTP_CONT | 3 | R/W | PC_DONE | 0 | Asserted from Power Commander software after the emulated OTP read has finished, automatically cleared when leaving emulated OTP read |
| | 2 | R/W | OTP_APPS_RD | 0 | Reads on assertion application specific registers 0x105, 0x106, 0x143 to 0x149 and OTP_APPS_LOCK) from OTP |
| | 1 | R/W | (reserved) | 0 | |
| | 0 | R/W | OTP_TIM | 0 | OTP read timing: 0: normal read 1: marginal read (for OTP fuse verification) |



| Register | Bit | Туре | Label | Def | Description |
|--------------------|-----|------|---------------|------|--|
| 0x105 INTERFACE | | | | | 4 MSB of 2-WIRE control interfaces base address XXXX0000 |
| | | | | | 11010000 = 0xD0 write address of PM 2-WIRE interface (page 0 and 1) |
| | | | | | 11010001 = 0xD1 read address of PM 2-WIRE interface (page 0 and 1) |
| | 7:4 | R/W | IF_BASE_ADDR1 | 1101 | 11010010 = 0xD2 write address of PM-2-WIRE interface (page 2 and 3) |
| | | | | | 11010011 = 0xD3 read address of PM-2-WIRE interface (page 2 and 3) |
| | | | | | Code '0000' is reserved for unprogrammed OTP (triggers start-up with hardware default interface address) |
| | | | | | 4-WIRE: Read/Write bit polarity |
| | 3 | R/W | R/W_POL | 1 | 0: Host indicates reading access via R/W bit = '0' |
| | | | | | 1: Host indicates reading access via R/W bit = '1' |
| | 2 | R/W | СРНА | 0 | 4-WIRE interface clock phase (see Table 13) |
| | | | | | 4-WIRE interface clock polarity |
| | 1 | R/W | CPOL | 0 | 0: SK is low during idle |
| | | | | | 1: SK is high during idle |
| | | | | | 4-WIRE chip select polarity |
| | 0 | R/W | nCS_POL | 1 | 0: nCS is low active |
| | | | | | 1: nCS is high active |



| Register | Bit | Туре | Label | Def | Description |
|---------------------|-----|---|------------|------|--|
| 0x106 INTERFACE2 | 7 | R/W ^{Er} ror! Bookma rk not defined. | IF_TYPE | 1 | O: Power manager interface is 4-WIRE. Automatically configures GPIO3 and GPI4 as interface signals. The GPIO configuration is overruled. Power manager interface is 2-WIRE |
| | 6 | R/W | PM_IF_HSM | 0 | Enables continuous high speed mode on 2-WIRE interface if asserted (no master code reguired) |
| | 5 | R/W | PM_IF_FMP | 0 | Enables 2-WIRE interface operating with fast mode+ timings if asserted |
| | 4 | R/W | PM_IF_V | 0 | O: Power manager interface in 2-WIRE mode is supplied from VDDCORE (4-WIRE always from VDDIO) 1: Power manager interface in 2-WIRE mode is supplied from VDDIO (4-WIRE always from VDDIO) |
| | 0:3 | R/W | (reserved) | 0000 | |

14.2.4.2 OTP Fusing Registers

| Register | Bit | Туре | Label | Def | Description |
|--------------------|-----|------|--------------|------------|--|
| 0x140 OTP_CONT2 | 7 | R/W | OTP_CONF_LOC | 0 | 0: Registers 0x54 to 0x5E and 0xD0 to 0xDA are not locked for OTP programming (should be selected for unmarked evaluation samples) |
| | | | | | 1: Registers 0x54 to 0x5E and 0xD0 to 0xDA are locked in OTP (no further fusing possible) |
| | 6 | R/W | OTP_APPS_LOC | 0 | 0: Registers 0x105, 0x106, 0x143 to 0x149 are not locked for OTP programming (should be selected for unmarked evaluation samples) |
| | | | , n | | 1: Registers 0x105, 0x106, 0x143 to 0x149 are locked in OTP (no further fusing possible) |
| | 5:0 | R/W | (reserved) | 0000 00 | |

| Register | Bit | Туре | Label | Def | Description |
|-------------------|-----|------|----------|------|-------------------|
| 0x141 OTP_ADDR | 7:0 | R/W | OTP_ADDR | 0x00 | OTP Array address |

| Register | Bit | Туре | Label | Def | Description |
|-------------------|-----|------|----------|------|---|
| 0x142 OTP_DATA | 7:0 | R/W | OTP_DATA | 0x00 | OTP read/write data OTP_DATA written to OTP_ADDR selects the IC and accepts unlock sequence (1 + 3 bytes) |



14.2.4.3 Application Configuration Settings

| Register | Bit | Туре | Label | Def | Description |
|----------|-----|------|--|-----|--|
| 0x143 | 7:5 | R/W | (reserved) | 000 | |
| CONFIG_A | | 1 | Enables automatic reset of 2-WIRE interface if the clock stays low for >35 ms 0: Disabled 1: Enabled | | |
| | 3 | R/W | GPI_V | 0 | GPIs are supplied from: 0: VDDCORE 1: VDDIO |
| | 2 | R/W | (reserved) | 0 | |
| | 1 | R/W | IRQ_TYPE | 1 | nIRQ output port is: 0: Push-pull 1: Open drain (requires external pull-up resistor) |
| | 0 | R/W | IRQ_LEVEL | 0 | nIRQ output port is: 0: Active low 1: Active high |



| Register | Bit | Туре | Label | Def | Description |
|-------------------|-----|------|-------------|-----|--|
| 0x144 CONFIG_B | 7 | R/W | UVLO_IO_DIS | 0 | Disable the UVLO for the VDDIO rail and its comparator (suggested for rail voltages different to 1.8 V and to save quiescent current) |
| | 6 | R/W | PGB_DVC_MAS | 0 | Power-good configuration for Buck B 0: Power-good signal not masked during DVC transitions 1: Power-good signal masked during DVC transitions (keep previous status) |
| | | | | | Power-good configuration for Buck A |
| | 5 | R/W | PGA_DVC_MAS | 0 | 0: Power-good signal not masked during DVC transitions |
| | | | | | Power-good signal masked during DVC transitions (keep previous status) |
| | | | | | Over Current configuration for Buck B |
| | 4:3 | R/W | OCB_MASK | 00 | 00: Event generation due to over current hit is always active during DVC transitions of the Buck converter |
| | | | | | 01: Event generation due to over current hit is masked during DVC transitions of the buck converter + 2 µs extra masking at the end |
| | | | | | 10: Event generation due to over current hit is masked during DVC transitions of the buck converter + 10 μs extra masking at the end |
| | | | | | 11: Event generation due to over current hit is masked during DVC transitions of the buck converter + 50 μs extra masking at the end |
| | | | | | Over Current configuration for Buck A |
| | | | | | 00: Event generation due to over current hit is always active during DVC transitions of the buck converter |
| | 2:1 | R/W | OCA_MASK | 00 | 01: Event generation due to over current hit is masked during DVC transitions of the buck converter + 2 µs extra masking at the end |
| | | | | | 10: Event generation due to over current hit is masked during DVC transitions of the buck converter + 10 µs extra masking at the end |
| | | | | | 11: Event generation due to over current hit is masked during DVC transitions of the buck converter + 50 µs extra masking at the end |
| | 0 | R/W | (reserved) | 0 | |



| Register | Bit | Туре | Label | Def | Description |
|----------|-------|------|------------|-----|---|
| 0x145 | 7:5 | R/W | (reserved) | 000 | |
| CONFIG_C | 4 | R/W | GPI4_PUPD | 0 | GPI: pull-down resistor disabled GPI: pull-down resistor enabled |
| | 3 | R/W | GPIO3_PUPD | 0 | O: GPI: pull-down resistor disabled GPO (open drain): pull up resistor disabled (external pull-up resistor) 1: GPI: pull-down resistor enabled |
| | | | | | GPO (open drain): pull up resistor |
| | 2 R/W | R/W | GPIO2_PUPD | 0 | 0: GPI: pull-down resistor disabled GPO (open drain): pull up resistor disabled (external pull-up resistor) |
| | | | | | GPI: pull-down resistor enabled GPO (open drain): pull up resistor enabled |
| | 1 | R/W | GPI1_PUPD | 0 | GPI: pull-down resistor disabled GPI: pull-down resistor enabled |
| | 0 | R/W | GPI0_PUPD | 0 | GPI: pull-down resistor disabled GPI: pull-down resistor enabled |

| Register | Bit | Туре | Label | Def | Description |
|-------------------|-------------|------|--|-----|--|
| 0x146 CONFIG_D | 7:6 | R/W | BUCKB_PG_SEL | 00 | Selection of the PG signal for Buck B 00: none 01: GPO2 10: GPO3 11: reserved |
| | 5:4 | R/W | /W BUCKA_PG_SEL 0 | | Selection of the PG signal for Buck A 00: none 01: GPO2 10: GPO3 11: reserved |
| 3:2 R/W READYB_CO | READYB_CONF | 00 | Selection of the READY signal for Buck B 00: none 01: GPO2 10: GPO3 11: reserved | | |
| | 1:0 | R/W | READYA_CONF | 00 | Selection of the READY signal for Buck A 00: none 01: GPO2 10: GPO3 11: reserved |



| Register | Bit | Туре | Label | Def | Description |
|-------------------|-----|------|-------------|-----|--|
| 0x147 CONFIG_E | | | | | 0: DA9211 and DA9212 is used as companion IC to DA9063 or DA9063-compliant |
| _ | 7 | R/W | STAND_ALONE | 0 | 1: DA9211 and DA9212 is stand alone or as companion IC with another PMU not DA9063-compliant |
| | 6 | R/W | (reserved) | 0 | |
| | 5:3 | R/W | (reserved) | 000 | |
| | 2:0 | R/W | | | Tune the main 6 MHz oscillator frequency: |
| | | | | | 000: no tune |
| | | | | | 001: +180 kHz |
| | | | | 000 | 010: +360 kHz |
| | | | OSC_TUNE | | 011: +540 kHz |
| | | | | | 100: +720 kHz |
| | | | | | 101: 900 kHz |
| | | | | | 110: 1080 kHz |
| | | | | | 111: 1260 kHz |

| Register | Bit | Туре | Label | Def | Description |
|-------------------|-----------------------|---------------|--|---|---|
| 0x148 CONFIG_F | | | | | If a second I2C address is to be selected on ADR_SEL_CONF, this field configures the second address. 4 MSB of 2-WIRE control interfaces base |
| | | | | | address XXXX0000 |
| | | | | | 11010000 = 0xD0 write address of PM 2-WIRE interface (page 0 and 1) |
| | 7:4 R/W IF_BASE_ADDR2 | IF_BASE_ADDR2 | 1101 | 11010001 = 0xD1 read address of PM 2-WIRE interface (page 0 and 1) | |
| | | | | 11010010 = 0xD2 write address of PM-2-WIRE interface (page 2 and 3) | |
| | | | 11010011 = 0xD3 read address of PM-2-WIRE interface (page 2 and 3) | | |
| | | | Code '0000' is reserved for unprogrammed OTP (triggers start-up with hardware default interface address) | | |
| | 3:2 | R | (reserved) | 00 | |
| | | | | Selects the GPI for the alternative I2C address selection: | |
| | 4 | R/W | ADDR_SEL_CON | 00 | 00: none |
| | ı | rt/VV | F | 00 | 01: GPI0 |
| | | | | | 10: GPI1 |
| | | | | | 11: GPI4 |



15. Application Information

The following recommended components are examples selected from requirements of a typical application.

15.1 Capacitor Selection

Ceramic capacitors are used as bypass capacitors at all VDD and output rails. When selecting a capacitor, especially for types with high capacitance at smallest physical dimension, the DC bias characteristic has to be taken into account.

Table 17: Recommended capacitor types

| Application | Value | Size | Temp Char | Tol | V-Rate | Туре |
|--------------------------|--------------|-------|------------|--------|--------|------------------------------|
| VOUT output bypass | 4x 22 μF | 0402 | X5R +/-15% | +/-20% | 4 V | Semco CL05A226MR5NZNC |
| | 4x 10 μF | 0402 | X5R +/-15% | +/-20% | 10 V | Semco CL05A106MP5NUNC |
| VDDx bypass | 4x 10 μF | 0603 | X5R +/-15% | +/-20% | 6.3 V | Murata GRM188R60J106ME84 |
| VSYS bypass | 1x 1 μF | 0402 | X5R +/-15% | +/-10% | 10 V | Murata GRM155R61A105KE15# |
| VDDIO bypass | 1x 100 nF | 01005 | X5R +/-15% | ±10% | 6.3 V | Semco CL02A104KQ2NNN |

15.2 Inductor Selection

Inductors should be selected based upon the following parameters:

- Rated max. current: usually a coil provides two current limits: The Isat specifies the maximum current at which the inductance drops by 30% of the nominal value. The Imax is defined by the maximum power dissipation and is applied to the effective current.
- DC resistance: critical for the converter efficiency and should therefore be minimised.
- Inductance: given by converter electrical characteristics; 0.47uH for each DA9211 and DA9212 phase.



Table 18: Recommended inductor types

| Applicatio n | Value | Size | Imax(dc) | Isat | Tol | DC res | Туре |
|--------------|---------|----------|----------|--------|--------|-----------|--------------------|
| BUCK | 4x | 2.0x1.6x | 3.6 A | 4.1 A | +/-20% | 32 | TOKO DFE201610P- |
| | 0.47 µH | 1.0 mm | | | | mΩ | H-R47M |
| | 4x | 2.0x1.6x | 3.8 A | 4.2 A | +/-30% | 40 | TOKO DFE201612C |
| | 0.47 µH | 1.2 mm | | | | mΩ | 1286AS-H-R47M |
| | 4x | 2.5x2.0x | 3.6 A | 3.9 A | +/-20% | 35 | TOKO DFE252010C |
| | 0.47 µH | 1.0 mm | | | | mΩ | 1269AS-H-R47M |
| | 4x | 2.5x2.0x | 4.4 A | 4.7 A | +/-20% | 29 | TOKO DFE252012C |
| | 0.47 µH | 1.2 mm | | | | mΩ | 1239AS-H-R47M |
| | 4x | 2.0x1.6x | 2.7 A | 3.5 A | +/-20% | 38 | TDK TFM201610A |
| | 0.47 µH | 1.0 mm | | | | mΩ | R47M |
| | 4x | 2.5x2.0x | 2.8 A | 4.5 A | +/-20% | 34 | TDK TFM252010A |
| | 0.47 µH | 1.0 mm | | | | mΩ | R47M |
| | 4x | 2.0x1.6x | 2.7 A | 3.56 A | +/-20% | 38 | Cyntec PIFE20161T |
| | 0.47 µH | 1.0mm | | | | mΩ | |
| | 4x | 2.5x2.0x | 3.5 A | 4.5 A | +/-20% | 34 | Cyntec PIFE25201T |
| | 0.47 µH | 1.0mm | | | | mΩ | |
| | 4x | 2.5x2.0x | 4.5 A | 5.0 A | +/-20% | 23 | Cyntec PIFE25201B |
| | 0.47 µH | 1.2mm | | | | mΩ | |
| | 4x | 2.5x2.0x | 3.7 A | 3.9 A | +/-20% | 25 | Cyntec PST25201B |
| | 0.47 µH | 1.2mm | | | | mΩ | |
| | 4x | 2.0x2.0x | 2.8 A | 4.2 A | +/-30% | 30 | Taiyo Yuden |
| | 0.47 µH | 1.2mm | | | | mΩ | MDMK2020T R47M |
| | 4x | 2.5x2.0x | 3.9 A | 4.8 A | +/-20% | 30 | Taiyo Yuden |
| | 0.47 µH | 1.2mm | | | | mΩ | MAMK2520T R47M |
| | 4x | 2.0x1.6x | 3.2 A | 3.6 A | +/-20% | 32 | Murata |
| | 0.47 µH | 1.0mm | | | | mΩ | LQM2MPNR47MGH |
| | 4x | 4x4x1.2 | 8.7 A | 6.7 A | +/-20% | 14 | Coilcraft XFL4012- |
| | 0.47 µH | mm | | | | mΩ | 471ME |



16. Package information




Figure 49: DA9211/12 WL-CSP package outline drawing



Status Definitions

| Revision | Datasheet Status | Product Status | Definition |
|------------|------------------|----------------|---|
| 1. <n></n> | Target | Development | This datasheet contains the design specifications for product development. Specifications may be changed in any manner without notice. |
| 2. <n></n> | Preliminary | Qualification | This datasheet contains the specifications and preliminary characterization data for products in pre-production. Specifications may be changed at any time without notice in order to improve the design. |
| 3. <n></n> | Final | Production | This datasheet contains the final specifications for products in volume production. The specifications may be changed at any time in order to improve the design, manufacturing and supply. Major specification changes are communicated via Customer Product Notifications. Datasheet changes are communicated via www.dialog-semiconductor.com. |
| 4. <n></n> | Obsolete | Archived | This datasheet contains the specifications for discontinued products. The information is provided for reference only. |

RoHS Compliance

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.



Important Notice and Disclaimer

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranty disclaimers for these products.

© 2022 Renesas Electronics Corporation. All rights reserved.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu

Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

https://www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

DA9212-AKUU2