

CMOS DUAL ASYNCHRONOUS FIFO DUAL 256 x 9, DUAL 512 x 9, DUAL 1,024 x 9, DUAL 2,048 x 9, DUAL 4,096 x 9, DUAL 8,192 x 9 IDT7280 IDT7281 IDT7282 IDT7283 IDT7284 IDT7285

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

FEATURES:

- The IDT7280 is equivalent to two IDT7200 256 x 9 FIFOs
- The IDT7281 is equivalent to two IDT7201 512 x 9 FIFOs
- The IDT7282 is equivalent to two IDT7202 1,024 x 9 FIFOs
- The IDT7283 is equivalent to two IDT7283 2,048 x 9 FIFOs
- The IDT7284 is equivalent to two IDT7204 4,096 x 9 FIFOs
- The IDT7285 is equivalent to two IDT7205 8,192 x 9 FIFOs
- Low power consumption
 - Active: 685 mW (max.)
 - Power-down: 83 mW (max.)
- Ultra high speed—12 ns access time
- Asynchronous and simultaneous read and write
- Offers optimal combination of data capacity, small foot print and functional flexibility
- Ideal for bi-directional, width expansion, depth expansion, bus-matching, and data sorting applications
- · Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- High-performance CMOS technology
- Space-saving TSSOP
- Industrial temperature range (-40°C to +85°C) is available

DESCRIPTION:


The IDT7280/7281/7282/7283/7284/7285 are dual-FIFO memories that load and empty data on a first-in/first-out basis. These devices are functional and compatible to two IDT7200/7201/7202/7203/7204/7205 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (\overline{W}) and Read (\overline{R}) pins.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit (\overline{RT}) capability that allows for reset of the read pointer to its initial position when \overline{RT} is pulsed LOW to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.


These FIFOs are fabricated using high-speed CMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

FUNCTIONAL BLOCK DIAGRAM



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc

PIN CONFIGURATION



TSSOP (SO56-2, order code: PA) TOP VIEW

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Com'l & Ind'l	
VTERM	Terminal Voltage with Respect to GND	−0.5 to +7.0	V
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	-50 to +50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH ⁽¹⁾	Input High Voltage	2.0	_	_	V
VIL ⁽²⁾	Input Low Voltage	_	_	0.8	V
TA	Operating Temperature Commercial	0	_	70	°C
ТА	Operating Temperature Industrial	-40	_	85	°C

NOTES

- 1. For $\overline{RT}/\overline{RS}/\overline{XI}$ input, V_{IH} = 2.6V (commercial)
- 2. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = $5V \pm 10\%$, TA = 0° C to $+70^{\circ}$ C; Industrial: VCC = $5V \pm 10\%$, TA = -40° C to $+85^{\circ}$ C)

		IDT7: IDT7: IDT7: Commercial 8 ta = 12	281L 282L & Industrial ⁽¹⁾	IDT7283L IDT7284L IDT7285IL Commercial & Industrial ⁽¹⁾ tA = 12, 15 ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
ILI ⁽²⁾	Input Leakage Current (Any Input)	-1	1	-1		μА
ILO ⁽³⁾	Output Leakage Current	-10	10	-10	10	μΑ
Vон	Output Logic "1" Voltage Iон = -2mA	2.4	_	2.4	_	V
Vol	Output Logic "0" Voltage IoL = 8mA	_	0.4	_	0.4	V
ICC1 ^(4,5)	Active Power Supply Current (both FIFOs)	_	125 ⁽⁶⁾	_	150	mA
ICC2 ^(4,7)	Standby Current (R=W=RS=FL/RT=VIH)	_	15	_	15	mA

NOTES:

- Industrial temperature range product for the 15ns speed grade is available as a standard device.
- Measurements with 0.4 ≤ V_{IN} ≤ V_{CC}.
- $3. \ \overline{R} \geq \text{ViH, } 0.4 \leq \text{Vout} \leq \text{Vcc.}$
- 4. Tested with outputs open (Iout = 0).
- 5. Tested at f = 20 MHz.
- 6. Typical Icc1 = 2*[15 + 2*fs + 0.02*CL*fs] (in mA) with Vcc = 5V, $TA = 25^{\circ}C$, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
- 7. All Inputs = Vcc 0.2V or GND + 0.2V.

ACTEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1




Figure 1. Output Load

* Includes scope and jig capacitances.

CAPACITANCE ($T_A = +25^{\circ}C$, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	8	pF

NOTE

1. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Industrial: $VCC = 5V \pm 10\%$, $TA = -40^{\circ}C$ to $+85^{\circ}C$)

trac Read track Read t	Parameter It Frequency ad Cycle Time It sess Time and Recovery Time and Pulse Width (3) and Pulse Low to Data Bus at Low Z ⁽⁴⁾	IDT72 IDT72 IDT72 IDT72	280L12 281L12 282L12 283L12 284L12 285L12 Max. 50	IDT7 IDT7 IDT7 IDT7	280L15 281L15 282L15 282L15 283L15 284L15 285L15 Max.	Unit
ts Shift trac Read trac Re	ft Frequency and Cycle Time sess Time and Recovery Time and Pulse Width ⁽³⁾	20 —				Unit
trac Read track Read t	ad Cycle Time sess Time ad Recovery Time ad Pulse Width ⁽³⁾	_	50	_		
ta Acces trans Read	eess Time ad Recovery Time ad Pulse Width ⁽³⁾	_	l –	1	40	MHz
transition to the transition of transition of the transition of tran	ad Recovery Time ad Pulse Width ⁽³⁾			25	_	ns
tribute to the control of the contro	ad Pulse Width ⁽³⁾	8	12		15	ns
trlz Rear twlz Write tbv Data trlz Rear twc Write twpw Write twpw Write tbs Data trls Rese			_	10	_	ns
twlz Write tov Data trip Rear twc Write twpw Write twp Write twn Data the Data trip Rear twr Write twr Write twr Reservations toh Data trip Reservations tri	ad Dulco Lourto Data Duo at Lour 7(4)	12	_	15	_	ns
tov Data triple Rear two Write twpw Write twp Write tos Data toh Data triple Rese		3	_	3	_	ns
trible two writes two writes two writes two Datas trible t	te Pulse High to Data Bus at Low Z ^(4,5)	5	_	5	_	ns
twc Write twpw Write twr Write tbs Data tbH Data trsc Rese trss Rese trss Rese trsr Rese	a Valid from Read Pulse High	5	_	5	_	ns
twc Write twpw Write twr Write tbs Data tbH Data trsc Rese trss Rese trss Rese trsr Rese	ad Pulse High to Data Bus at High Z ⁽⁴⁾	_	12	_	15	ns
twr Write tbs Data tbH Data trsc Rese trss Rese trss Rese trsr Rese	te Cycle Time	20	_	25	_	ns
tos Data toh Data trsc Reso trss Reso trss Reso trss Reso	tePulseWidth ⁽³⁾	12	_	15	_	ns
trsc Reseters Reseter	te Recovery Time	8	_	10	_	ns
trsc Resc trs Resc trss Resc trsr Resc	a Set-up Time	9	_	11	_	ns
trs Reseter	a Hold Time	0	_	0	_	ns
trss Rese	set Cycle Time	20	_	25	_	ns
trsr Rese	set Pulse Width ⁽³⁾	12	_	15	_	ns
	set Set-up Time ⁽⁴⁾	12	_	15	_	ns
	set Recovery Time	8	_	10	_	ns
trtc Retr	ransmit Cycle Time	20	_	25	_	ns
trr Retra	ransmit Pulse Width ⁽³⁾	12	_	15	_	ns
trrs Retra	ransmitSet-upTime ⁽⁴⁾	12	_	15	_	ns
trr Retra	ransmit Recovery Time	8	_	10	_	ns
tefl Rese	set to Empty Flag Low	_	12	_	25	ns
thfh,ffh Rese	set to Half-Full and Full Flag High	_	17	_	25	ns
$\overline{}$	ransmit Low to Flags Valid	_	20	_	25	ns
tref Rea	ad Low to Empty Flag Low	_	12	_	15	ns
	ad High to Full Flag High	_	14	_	15	ns
	ad Pulse Width after EF High	12	_	15		ns
	te High to Empty Flag High	_	12	_	15	ns
	te Low to Full Flag Low	_	14	_	15	ns
	te Low to Half-Full Flag Low	_	17	_	25	ns
	ad High to Half-Full Flag High	_	17	_	25	ns
	te Pulse Width after FF High	12	_	15	_	ns
	ad/Write to XO Low	<u> </u>	12	_	15	ns
	ad/Write to XO High	<u> </u>	12	_	15	ns
	rulse Width ⁽³⁾	12	_	15	_	ns
	Recovery Time	8	_	10	 _ 	ns
txis \overline{XI} Se			 			

NOTES:

- Timings referenced as in AC Test Conditions.
 Industrial temperature range product for the 15ns speed grade is available as a standard device.
- 3. Pulse widths less than minimum value are not allowed.
- Values guaranteed by design, not currently tested.
 Only applies to read data flow-through mode.

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (Do - D8)

Data inputs for 9-bit wide data.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the HIGH state during the window shown in Figure 2, (i.e., trss before the rising edge of \overline{RS}) and should not change until trsr after the rising edge of \overline{RS} . Half-Full Flag (\overline{HF}) will be reset to HIGH after Reset (\overline{RS}).

WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the Full Flag ($\overline{\text{FF}}$) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable ($\overline{\text{W}}$). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ($\overline{\text{HF}}$) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ($\overline{\text{HF}}$) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (\overline{FF}) will go HIGH after treff, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read Enable (\overline{R}) provided the Empty Flag (\overline{EF}) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (\overline{R}) goes HIGH, the Data Outputs (Q_0-Q_8) will return to a high impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after twef and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes in \overline{R} will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single

Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}) .

These devices can be made to retransmit data when the Retransmit Enable control (\overline{RT}) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the HIGH state during retransmit. This feature is useful when less than 256/512/1,024/2,048/4,096/8,192 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag (\overline{HF}) , depending on the relative locations of the read and write pointers.

EXPANSION IN (XI)

This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy Chain Mode.

OUTPUTS:

FULL FLAG (FF)

The Full Flag ($\overline{\text{FF}}$) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset ($\overline{\text{RS}}$), the Full-Flag ($\overline{\text{FF}}$) will go LOW after 256 writes for IDT7280, 512 writes for the IDT7281, 1,024 writes for the IDT7282, 2,048 writes for the IDT7283, 4,096 writes for the IDT7284 and 8,192 writes for the IDT7285.

EMPTY FLAG (EF)

The Empty Flag ($\overline{\text{EF}}$) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

EXPANSION OUT/HALF-FULL FLAG (XO/HF)


This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

DATA OUTPUTS (Q0 - Q8)

Data outputs for 9-bit wide data. This data is in a high impedance condition whenever Read (\overline{R}) is in a HIGH state.



NOTES:

- 1. \overline{EF} , \overline{FF} , \overline{HF} may change status during Reset, but flags will be valid at trsc. 2. \overline{W} and $\overline{R} = V_{IH}$ around the rising edge of \overline{RS} .

Figure 2. Reset




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write




Figure 6. Retransmit




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse




Figure 8. Minimum Timing for a Full Flag Coincident Write Pulse




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out




Figure 11. Expansion In

OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used).

SINGLE DEVICE MODE

A single IDT7280/7281/7282/7283/7284/7285 may be used when the application requirements are for 256/512/1,024/2,048/4,096/8,192 words or less. These FIFOs are in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

DEPTH EXPANSION

These devices can easily be adapted to applications when the requirements are for greater than 256/512/1,024/2,048/4,096/8,192 words. Figure

14 demonstrates a four-FIFO Depth Expansion using two IDT7280/7281/7282/7283/7284/7285s. Any depth can be attained by adding additional IDT7280/7281/7282/7283/7284/7285s. These FIFOs operate in the Depth Expansion mode when the following conditions are met:

- 1. The first FIFO must be designated by grounding the First Load (FL) control input.
- 2. All other FIFOs must have FL in the HIGH state.
- 3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

USAGE MODES:

WIDTH EXPANSION

Word width may be increased simply by connecting the corresponding input control signals of multiple FIFOs. Status flags ($\overline{\text{EF}}$, $\overline{\text{FF}}$ and $\overline{\text{HF}}$) can be detected from any one FIFO. Figure 13 demonstrates an 18-bit word width by using the two FIFOs contained in the IDT7280/7281/7282/7283/7284/7285s. Any word width can be attained by adding FIFOs (Figure 13).

BIDIRECTIONAL OPERATION

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7280/7281/7282/7283/7384/7285s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

DATA FLOW-THROUGH

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17),

the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twef+tA) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after trazens. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the newword is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

COMPOUND EXPANSION

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).




Figure 12. Block Diagram of One 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 FIFO Used in Single Device Mode




Figure 13. Block Diagram of 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18, 8,192 x 18 FIFO Memory Used in Width Expansion Mode

10

TABLE 1 — RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

		Inputs Internal Status		al Status Outputs				
Mode	RS	RT	Χī	Read Pointer	Write Pointer	ĒĒ	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Χ	Х	Χ
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

NOTF:

TABLE 2 — RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

	Inputs		Internal Status		Outputs		
Mode	RS	FL	Χī	Read Pointer	Write Pointer	ĒĒ	FF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	Х	Х	Х	Х

NOTE:

^{1.} \overline{XI} is connected to \overline{XO} of previous device. See Figure 14. \overline{RS} = Reset Input, $\overline{FL/RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Output, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input, \overline{HF} = Half-Full Flag Output





Figure 14. Block Diagram of 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 FIFO Memory (Depth Expansion)

9

^{1.} Pointer will increment if flag is High.



NOTES:

- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Mode




Figure 17. Read Data Flow-Through Mode





Figure 18. Write Data Flow-Through Mode

ORDERING INFORMATION



NOTES:

- 1. Industrial temperature range product for the 15ns speed grade is available as a standard device.
- Green parts are available. For specific speeds and packages contact your local sales office.
 LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice PDN# SP-17-02

DATASHEET DOCUMENT HISTORY

07/13/2001 pgs. 2, 3 and 12.

01/13/2009 pg. 12. 06/29/2012 pgs. 1 and 12.

11/27/2017 Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018.



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-360-1753 email:FIFOhelp@idt.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

7283L15PA 7283L12PA 7284L15PA8 7282L15PA8 7283L15PA8 7281L15PA8 7285L15PA8 7280L15PA8 7280L15PA8 7280L15PA8 7283L15PA8 7283L12PA8 7283L12PA8 7283L12PA8 7283L12PA8 7283L12PA8 7283L12PA8 7283L12PA8 7283L12PA8 7283L12PA8 7283L20PA8 7283L20PA8 7283L20PA8 7283L20PA8 7285L20PA8 7284L12PA 7280L20PA 7283L15PAGI 7285L15PA 7285L12PA 7284L15PA 7283L15PAI 7283L15PAI 7283L15PAI 7283L15PAI 7283L15PAI 7283L15PAI 7283L12PAG 7283L13PAGI 7284L13PAGI 7284L13P