32

SH726A Group, SH726B Group

User's Manual: Hardware

Renesas 32-Bit RISC Microcomputer SuperH[™] RISC engine Family / SH7260 Series

SH726A R5S726A

SH726B R5S726B

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is
 subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please
 confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to
 additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

General Precautions on Handling of Product

1. Treatment of NC Pins

Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3 Preface
- 4. Contents
- 5 Overview
- 6. Description of Functional Modules
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. States and Handling of Pins
- 10. Appendix
 - Package Dimensions, etc.
- 11. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

12. Index

Preface

This LSI is an RISC (Reduced Instruction Set Computer) microcomputer which includes a Renesas-original RISC CPU as its core, and the peripheral functions required to configure a system.

Target Users: This manual was written for users who will be using this LSI in the design of

application systems. Target users are expected to understand the fundamentals of

electrical circuits, logical circuits, and microcomputers.

Objective: This manual was written to explain the hardware functions and electrical

characteristics of this LSI to the target users.

Refer to the SH-2A, SH2A-FPU Software Manual for a detailed description of the

instruction set.

Notes on reading this manual:

• In order to understand the overall functions of the chip

Read the manual according to the contents. This manual can be roughly categorized into parts
on the CPU, system control functions, peripheral functions and electrical characteristics.

• In order to understand the details of the CPU's functions

Read the SH-2A, SH2A-FPU Software Manual.

• In order to understand the details of a register when its name is known

Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 34, List of Registers.

Description of Numbers and Symbols

Aspects of the notations for register names, bit names, numbers, and symbolic names in this manual are explained below.

(1) Overall notation

In descriptions involving the names of bits and bit fields within this manual, the modules and registers to which the bits belong may be clarified by giving the names in the forms "module name". "register name". "bit name" or "register name". "bit name".

(2) Register notation

The style "register name" "instance number" is used in cases where there is more than one instance of the same function or similar functions. [Example] CMCSR_0: Indicates the CMCSR register for the compare-match timer of channel 0.

(3) Number notation

Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary). hexadecimal numbers are given as H'nnnn or 0xnnnn, and decimal numbers are given as nnnn. B'11 or 11


[Examples] Binary:

Hexadecimal: H'EFA0 or 0xEFA0

Decimal: 1234

(4) Notation for active-low


An overbar on the name indicates that a signal or pin is active-low. [Example] WDTOVF



Note: The bit names and sentences in the above figure are examples and do not refer to specific data in this manual.

Description of Registers

Each register description includes a bit chart, illustrating the arrangement of bits, and a table of bits, describing the meanings of the bit settings. The standard format and notation for bit charts and tables are described below.



All trademarks and registered trademarks are the property of their respective owners.

Contents

Section	on 1 Ove	rview	1		
1.1	SH726A/726B Features				
1.2	Product Lineup				
1.3	Block Dia	agramagram	. 12		
1.4	Pin Assig	nment	. 13		
1.5	Pin Funct	tions	. 15		
1.6	List of Pi	ns	. 23		
C4:	2 CDI	т	27		
		J			
2.1	_	Configuration			
	2.1.1	General Registers			
	2.1.2	Control Registers			
	2.1.3	System Registers			
	2.1.4	Register Banks			
	2.1.5	Initial Values of Registers			
2.2		mats			
	2.2.1	Data Format in Registers			
	2.2.2	Data Formats in Memory			
	2.2.3	Immediate Data Format			
2.3	Instruction Features				
	2.3.1	RISC-Type Instruction Set			
	2.3.2	Addressing Modes			
	2.3.3	Instruction Format	. 53		
2.4	Instructio	on Set	. 57		
	2.4.1	Instruction Set by Classification	. 57		
	2.4.2	Data Transfer Instructions	. 63		
	2.4.3	Arithmetic Operation Instructions	. 67		
	2.4.4	Logic Operation Instructions	. 70		
	2.4.5	Shift Instructions	.71		
	2.4.6	Branch Instructions	. 72		
	2.4.7	System Control Instructions	. 73		
	2.4.8	Floating-Point Operation Instructions	. 75		
	2.4.9	FPU-Related CPU Instructions	. 77		
	2.4.10	Bit Manipulation Instructions	. 78		
2.5	Processing States				

Sect	ion 3 Fl	oating-Point Unit (FPU)	81
3.1		S	
3.2	Data Fo	ormats	82
	3.2.1	Floating-Point Format	82
	3.2.2	Non-Numbers (NaN)	85
	3.2.3	Denormalized Numbers	86
3.3	Registe	r Descriptions	87
	3.3.1	Floating-Point Registers	87
	3.3.2	Floating-Point Status/Control Register (FPSCR)	88
	3.3.3	Floating-Point Communication Register (FPUL)	90
3.4	Roundi	ng	91
3.5	FPU Ex	cceptions	92
	3.5.1	FPU Exception Sources	92
	3.5.2	FPU Exception Handling	92
Sect	ion 4 Bo	oot Mode	95
4.1	Feature	S	95
4.2	Boot M	ode and Pin Function Setting	95
4.3	Operation		
	4.3.1	Boot Mode 0	96
	4.3.2	Boot Mode 1	96
4.4	Notes		98
	4.4.1	Boot Related Pins	98
Sect	ion 5 Cl	ock Pulse Generator	99
5.1	Feature	S	99
5.2	Input/C	Output Pins	102
5.3	Clock (Operating Modes	103
5.4	Registe	r Descriptions	105
	5.4.1	Frequency Control Register (FRQCR)	105
5.5	Changi	ng the Frequency	108
	5.5.1	Changing the Division Ratio	108
5.6	Usage of	of the Clock Pins	109
	5.6.1	In the Case of Inputting an External Clock	109
	5.6.2	In the Case of Using a Crystal Resonator	110
	5.6.3	In the Case of Not Using the Clock Pin	110
5.7	Oscillat	tion Stabilizing Time	111
	5.7.1	Oscillation Stabilizing Time of the On-chip Crystal Oscillator	111
	5.7.2	Oscillation Stabilizing Time of the PLL circuit	
5.8	Notes o	on Board Design	112

	5.8.1	Note on Using a PLL Oscillation Circuit	112
Secti	on 6 Exc	ception Handling	.113
6.1		W	
	6.1.1	Types of Exception Handling and Priority	113
	6.1.2	Exception Handling Operations	114
	6.1.3	Exception Handling Vector Table	116
6.2	Resets		119
	6.2.1	Input/Output Pins	119
	6.2.2	Types of Reset	119
	6.2.3	Power-On Reset	121
	6.2.4	Manual Reset	122
6.3	Address	Errors	124
	6.3.1	Address Error Sources	124
	6.3.2	Address Error Exception Handling	125
6.4	Register	Bank Errors	125
	6.4.1	Register Bank Error Sources	125
	6.4.2	Register Bank Error Exception Handling	126
6.5	Interrupt	S	126
	6.5.1	Interrupt Sources	126
	6.5.2	Interrupt Priority Level	127
	6.5.3	Interrupt Exception Handling	128
6.6	Exceptio	ons Triggered by Instructions	129
	6.6.1	Types of Exceptions Triggered by Instructions	129
	6.6.2	Trap Instructions	130
	6.6.3	Slot Illegal Instructions	130
	6.6.4	General Illegal Instructions	131
	6.6.5	Integer Division Exceptions	131
	6.6.6	FPU Exceptions	
6.7	When Ex	xception Sources Are Not Accepted	133
6.8	Stack Sta	atus after Exception Handling Ends	133
6.9	Usage N	otes	135
	6.9.1	Value of Stack Pointer (SP)	135
	6.9.2	Value of Vector Base Register (VBR)	
	6.9.3	Address Errors Caused by Stacking of Address Error Exception Handling	135
	6.9.4	Note before Exception Handling Begins Running	136
Secti	on 7 Inte	errupt Controller	.139
7.1			
7.2	Input/Ou	ıtput Pins	141

7.3	Registe	er Descriptions	142
	7.3.1	Interrupt Priority Registers 01, 02, 05 to 22	
		(IPR01, IPR02, IPR05 to IPR22)	144
	7.3.2	Interrupt Control Register 0 (ICR0)	146
	7.3.3	Interrupt Control Register 1 (ICR1)	148
	7.3.4	Interrupt Control Register 2 (ICR2)	149
	7.3.5	IRQ Interrupt Request Register (IRQRR)	150
	7.3.6	PINT Interrupt Enable Register (PINTER)	151
	7.3.7	PINT Interrupt Request Register (PIRR)	152
	7.3.8	Bank Control Register (IBCR)	153
	7.3.9	Bank Number Register (IBNR)	154
7.4	Interruj	pt Sources	155
	7.4.1	NMI Interrupt	155
	7.4.2	User Break Interrupt	156
	7.4.3	User Debugging Interface Interrupt	156
	7.4.4	IRQ Interrupts	156
	7.4.5	PINT Interrupts	157
	7.4.6	On-Chip Peripheral Module Interrupts	158
7.5	Interruj	pt Exception Handling Vector Table and Priority	159
7.6	Operation		
	7.6.1	Interrupt Operation Sequence	173
	7.6.2	Stack after Interrupt Exception Handling	176
7.7	Interruj	pt Response Time	177
7.8	Register Banks		
	7.8.1	Banked Register and Input/Output of Banks	184
	7.8.2	Bank Save and Restore Operations	184
	7.8.3	Save and Restore Operations after Saving to All Banks	186
	7.8.4	Register Bank Exception	187
	7.8.5	Register Bank Error Exception Handling	187
7.9	Data Transfer with Interrupt Request Signals		
	7.9.1	Handling Interrupt Request Signals as Sources for CPU Interrupt but Not	
		Direct Memory Access Controller Activating	189
	7.9.2	Handling Interrupt Request Signals as Sources for Activating Direct	
		Memory Access Controller but Not CPU Interrupt	189
7.10	Usage 1	Note	190
	7.10.1	Timing to Clear an Interrupt Source	190
Secti	on 8 Us	ser Break Controller	191
8.1	Feature	s	191
8.2	Registe	or Descriptions	103

	8.2.1	Break Address Register (BAR)	194
	8.2.2	Break Address Mask Register (BAMR)	195
	8.2.3	Break Data Register (BDR)	196
	8.2.4	Break Data Mask Register (BDMR)	197
	8.2.5	Break Bus Cycle Register (BBR)	198
	8.2.6	Break Control Register (BRCR)	201
8.3	Operati	on	203
	8.3.1	Flow of the User Break Operation	203
	8.3.2	Break on Instruction Fetch Cycle	204
	8.3.3	Break on Data Access Cycle	205
	8.3.4	Value of Saved Program Counter	206
	8.3.5	Usage Examples	207
8.4	Usage l	Notes	210
Sect	ion 9 Ca	iche	211
9.1		S	
	9.1.1	Cache Structure	
9.2	Register Descriptions		
	9.2.1	Cache Control Register 1 (CCR1)	
	9.2.2	Cache Control Register 2 (CCR2)	
9.3	Operation		
	9.3.1	Searching Cache	
	9.3.2	Read Access	
	9.3.3	Prefetch Operation (Only for Operand Cache)	
	9.3.4	Write Operation (Only for Operand Cache)	
	9.3.5	Write-Back Buffer (Only for Operand Cache)	223
	9.3.6	Coherency of Cache and External Memory or Large-Capacity On-Chip	
		RAM	
9.4		y-Mapped Cache	
	9.4.1	Address Array	
	9.4.2	Data Array	
	9.4.3	Usage Examples	
	9.4.4	Usage Notes	231
Sect	ion 10 B	Bus State Controller	233
10.1	Feature	s	233
10.2	Input/O	output Pins	236
10.3	Area O	verview	237
	10 3 1	Address Man	237

	10.3.2	Data Bus Width and Endian Specification for Each Area Depending on	
		Boot Mode and Settings of Pins Related to This Module	239
10.4	Register	Descriptions	241
	10.4.1	Common Control Register (CMNCR)	242
	10.4.2	CSn Space Bus Control Register (CSnBCR) (n = 0 to 4)	245
	10.4.3	CSn Space Wait Control Register (CSnWCR) (n = 0 to 4)	250
	10.4.4	SDRAM Control Register (SDCR)	272
	10.4.5	Refresh Timer Control/Status Register (RTCSR)	276
	10.4.6	Refresh Timer Counter (RTCNT)	278
	10.4.7	Refresh Time Constant Register (RTCOR)	279
10.5	Operation	on	280
	10.5.1	Endian/Access Size and Data Alignment	280
	10.5.2	Normal Space Interface	283
	10.5.3	Access Wait Control	287
	10.5.4	CSn Assert Period Expansion	289
	10.5.5	SDRAM Interface	290
	10.5.6	Burst ROM (Clocked Asynchronous) Interface	325
	10.5.7	SRAM Interface with Byte Selection	327
	10.5.8	Burst ROM (Clocked Synchronous) Interface	332
	10.5.9	Wait between Access Cycles	333
	10.5.10	Others	341
Secti	on 11 D	irect Memory Access Controller	345
11.1			
11.2	Input/O	ıtput Pins	348
11.3	-	Descriptions	
	11.3.1	DMA Source Address Registers (SAR)	
	11.3.2	DMA Destination Address Registers (DAR)	
	11.3.3	DMA Transfer Count Registers (DMATCR)	359
	11.3.4	DMA Channel Control Registers (CHCR)	
	11.3.5	DMA Reload Source Address Registers (RSAR)	
	11.3.6	DMA Reload Destination Address Registers (RDAR)	
	11.3.7	DMA Reload Transfer Count Registers (RDMATCR)	
	11.3.8	DMA Operation Register (DMAOR)	
	11.3.9	DMA Extension Resource Selectors 0 to 7 (DMARS0 to DMARS7)	375
11.4	Operation	on	380
	11.4.1	Transfer Flow	380
	11.4.2	DMA Transfer Requests	382
	11.4.3	Channel Priority	
	11.4.4	DMA Transfer Types	389

	11.4.5	Number of Bus Cycles and DREQ Pin Sampling Timing	400
11.5	Usage N	lotes	404
	11.5.1	Timing of DACK and TEND Outputs	404
Sect	ion 12 M	Iulti-Function Timer Pulse Unit 2	405
12.1	Features		405
12.2	Input/O	utput Pins	410
12.3	Register	Descriptions	
	12.3.1	Timer Control Register (TCR)	415
	12.3.2	Timer Mode Register (TMDR)	419
	12.3.3	Timer I/O Control Register (TIOR)	422
	12.3.4	Timer Interrupt Enable Register (TIER)	440
	12.3.5	Timer Status Register (TSR)	443
	12.3.6	Timer Buffer Operation Transfer Mode Register (TBTM)	
	12.3.7	Timer Input Capture Control Register (TICCR)	449
	12.3.8	Timer A/D Converter Start Request Control Register (TADCR)	451
	12.3.9	Timer A/D Converter Start Request Cycle Set Registers	
		(TADCORA_4 and TADCORB_4)	454
	12.3.10	Timer A/D Converter Start Request Cycle Set Buffer Registers	
		(TADCOBRA_4 and TADCOBRB_4)	454
	12.3.11	Timer Counter (TCNT)	455
	12.3.12	Timer General Register (TGR)	455
	12.3.13	Timer Start Register (TSTR)	456
	12.3.14	Timer Synchronous Register (TSYR)	457
	12.3.15	Timer Read/Write Enable Register (TRWER)	459
	12.3.16	Timer Output Master Enable Register (TOER)	460
	12.3.17	Timer Output Control Register 1 (TOCR1)	462
	12.3.18	Timer Output Control Register 2 (TOCR2)	466
	12.3.19	Timer Output Level Buffer Register (TOLBR)	469
	12.3.20	Timer Gate Control Register (TGCR)	470
	12.3.21	Timer Subcounter (TCNTS)	
	12.3.22	Timer Dead Time Data Register (TDDR)	473
	12.3.23	Timer Cycle Data Register (TCDR)	473
	12.3.24	Timer Cycle Buffer Register (TCBR)	474
	12.3.25	Timer Interrupt Skipping Set Register (TITCR)	474
	12.3.26	Timer Interrupt Skipping Counter (TITCNT)	476
	12.3.27	Timer Buffer Transfer Set Register (TBTER)	477
	12.3.28	Timer Dead Time Enable Register (TDER)	479
	12.3.29	Timer Waveform Control Register (TWCR)	480
	12.3.30	Bus Master Interface	481

12.4	Operatio	n	482
	12.4.1	Basic Functions	482
	12.4.2	Synchronous Operation	488
	12.4.3	Buffer Operation	490
	12.4.4	Cascaded Operation	494
	12.4.5	PWM Modes	499
	12.4.6	Phase Counting Mode	504
	12.4.7	Reset-Synchronized PWM Mode	511
	12.4.8	Complementary PWM Mode	514
	12.4.9	A/D Converter Start Request Delaying Function	554
	12.4.10	TCNT Capture at Crest and/or Trough in Complementary PWM	
		Operation	558
12.5	Interrupt	Sources	559
	12.5.1	Interrupt Sources and Priorities	559
	12.5.2	Activation of Direct Memory Access Controller	561
	12.5.3	A/D Converter Activation	561
12.6	Operatio	n Timing	563
	12.6.1	Input/Output Timing	563
	12.6.2	Interrupt Signal Timing	570
12.7	Usage Notes		
	12.7.1	Module Standby Mode Setting	574
	12.7.2	Input Clock Restrictions	574
	12.7.3	Caution on Period Setting	575
	12.7.4	Contention between TCNT Write and Clear Operations	575
	12.7.5	Contention between TCNT Write and Increment Operations	576
	12.7.6	Contention between TGR Write and Compare Match	577
	12.7.7	Contention between Buffer Register Write and Compare Match	578
	12.7.8	Contention between Buffer Register Write and TCNT Clear	579
	12.7.9	Contention between TGR Read and Input Capture	580
	12.7.10	Contention between TGR Write and Input Capture	
	12.7.11	Contention between Buffer Register Write and Input Capture	582
	12.7.12	TCNT2 Write and Overflow/Underflow Contention in Cascade	
		Connection	582
	12.7.13	Counter Value during Complementary PWM Mode Stop	584
	12.7.14	Buffer Operation Setting in Complementary PWM Mode	
	12.7.15	Reset Sync PWM Mode Buffer Operation and Compare Match Flag	
	12.7.16	Overflow Flags in Reset Synchronous PWM Mode	
	12.7.17	Contention between Overflow/Underflow and Counter Clearing	
	12.7.18	Contention between TCNT Write and Overflow/Underflow	

	12.7.19	Cautions on Transition from Normal Operation or PWM Mode 1 to	
		Reset-Synchronized PWM Mode	588
	12.7.20	Output Level in Complementary PWM Mode and Reset-Synchronized	
		PWM Mode	589
	12.7.21	Interrupts in Module Standby Mode	589
	12.7.22	Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection	589
	12.7.23	Notes on Output Waveform Control During Synchronous Counter Clearing	
		in Complementary PWM Mode	
12.8	Output l	Pin Initialization for Multi-Function Timer Pulse Unit 2	592
	12.8.1	Operating Modes	592
	12.8.2	Reset Start Operation	592
	12.8.3	Operation in Case of Re-Setting Due to Error during Operation, etc	593
	12.8.4	Overview of Initialization Procedures and Mode Transitions in Case of	
		Error during Operation, etc.	594
Secti	on 13 C	ompare Match Timer	625
13.1			
13.2		Descriptions	
10.2	13.2.1	Compare Match Timer Start Register (CMSTR)	
	13.2.2	Compare Match Timer Control/Status Register (CMCSR)	
	13.2.3	Compare Match Counter (CMCNT)	
	13.2.4	Compare Match Constant Register (CMCOR)	
13.3		on	
	13.3.1	Interval Count Operation	
	13.3.2	CMCNT Count Timing	
13.4		ts	
	13.4.1	Interrupt Sources and DMA Transfer Requests	
	13.4.2	Timing of Compare Match Flag Setting	
	13.4.3	Timing of Compare Match Flag Clearing	
13.5	Usage N	Jotes	
	13.5.1	Conflict between Write and Compare-Match Processes of CMCNT	
	13.5.2	Conflict between Word-Write and Count-Up Processes of CMCNT	
	13.5.3	Conflict between Byte-Write and Count-Up Processes of CMCNT	
	13.5.4	Compare Match between CMCNT and CMCOR	
Secti	on 14 W	Vatchdog Timer	637
14.1		arena og Timer	
14.2		utput Pin	
14.3		Descriptions	
	_	Watchdog Timer Counter (WTCNT)	

	14.3.2	Watchdog Timer Control/Status Register (WTCSR)	640	
	14.3.3	Watchdog Reset Control/Status Register (WRCSR)	643	
	14.3.4	Notes on Register Access	644	
14.4	Usage		646	
	14.4.1	Canceling Software Standby Mode	646	
	14.4.2	Using Watchdog Timer Mode	646	
	14.4.3	Using Interval Timer Mode	648	
14.5	Usage N	Notes	649	
	14.5.1	Timer Variation	649	
	14.5.2	Prohibition against Setting H'FF to WTCNT	649	
	14.5.3	Interval Timer Overflow Flag		
	14.5.4	System Reset by WDTOVF Signal	650	
	14.5.5	Manual Reset in Watchdog Timer Mode	650	
	14.5.6	Internal Reset in Watchdog Timer Mode	650	
Secti	ion 15 R	ealtime Clock	651	
15.1		3		
15.2	Input/Output Pin			
15.3	Register Descriptions			
	15.3.1	64-Hz Counter (R64CNT)		
	15.3.2	Second Counter (RSECCNT)		
	15.3.3	Minute Counter (RMINCNT)		
	15.3.4	Hour Counter (RHRCNT)		
	15.3.5	Day of Week Counter (RWKCNT)		
	15.3.6	Date Counter (RDAYCNT)		
	15.3.7	Month Counter (RMONCNT)		
	15.3.8	Year Counter (RYRCNT)		
	15.3.9	Second Alarm Register (RSECAR)		
	15.3.10	Minute Alarm Register (RMINAR)		
	15.3.11	Hour Alarm Register (RHRAR)		
	15.3.12	Day of Week Alarm Register (RWKAR)		
	15.3.13	Date Alarm Register (RDAYAR)		
	15.3.14	Month Alarm Register (RMONAR)		
	15.3.15	Year Alarm Register (RYRAR)	669	
	15.3.16	Control Register 1 (RCR1)	670	
	15.3.17	Control Register 2 (RCR2)		
	15.3.18	Control Register 3 (RCR3)		
	15.3.19	Control Register 5 (RCR5)		
	15.3.20	Frequency Register H/L (RFRH/L)		
15.4	Operation 679			

	15.4.1	Initial Settings of Registers after Power-On and Oscillation Settling Time	679
	15.4.2	Setting Time	679
	15.4.3	Reading Time	680
	15.4.4	Alarm Function	681
15.5	Usage N	otes	682
	15.5.1	Register Writing during Count	682
	15.5.2	Use of Realtime Clock Periodic Interrupts	682
	15.5.3	Transition to Standby Mode after Setting Register	682
	15.5.4	Usage Notes when Writing to and Reading the Register	683
Secti	on 16 Se	erial Communication Interface with FIFO	685
16.1	Features		685
16.2	Input/Ou	ıtput Pins	688
16.3	Register	Descriptions	689
	16.3.1	Receive Shift Register (SCRSR)	692
	16.3.2	Receive FIFO Data Register (SCFRDR)	692
	16.3.3	Transmit Shift Register (SCTSR)	693
	16.3.4	Transmit FIFO Data Register (SCFTDR)	693
	16.3.5	Serial Mode Register (SCSMR)	694
	16.3.6	Serial Control Register (SCSCR)	697
	16.3.7	Serial Status Register (SCFSR)	701
	16.3.8	Bit Rate Register (SCBRR)	709
	16.3.9	FIFO Control Register (SCFCR)	715
	16.3.10	FIFO Data Count Set Register (SCFDR)	718
	16.3.11	Serial Port Register (SCSPTR)	719
	16.3.12	Line Status Register (SCLSR)	722
	16.3.13	Serial Extension Mode Register (SCEMR)	723
16.4	Operation	on	724
	16.4.1	Overview	724
	16.4.2	Operation in Asynchronous Mode	727
	16.4.3	Operation in Clock Synchronous Mode	738
16.5	Interrupt	ts	747
16.6	Usage N	otes	748
	16.6.1	SCFTDR Writing and TDFE Flag	748
	16.6.2	SCFRDR Reading and RDF Flag	748
	16.6.3	Restriction on Direct Memory Controller Usage	
	16.6.4	Break Detection and Processing	749
	16.6.5	Sending a Break Signal	749
	16.6.6	Receive Data Sampling Timing and Receive Margin	
		(Asynchronous Mode)	749

	16.6.7	Selection of Base Clock in Asynchronous Mode	751
Secti	ion 17 Re	enesas Serial Peripheral Interface	753
17.1	Features	S	753
17.2	Input/Ou	utput Pins	756
17.3	Register	Descriptions	757
	17.3.1	Control Register (SPCR)	760
	17.3.2	Slave Select Polarity Register (SSLP)	762
	17.3.3	Pin Control Register (SPPCR)	763
	17.3.4	Status Register (SPSR)	765
	17.3.5	Data Register (SPDR)	768
	17.3.6	Sequence Control Register (SPSCR)	769
	17.3.7	Sequence Status Register (SPSSR)	771
	17.3.8	Bit Rate Register (SPBR)	772
	17.3.9	Data Control Register (SPDCR)	774
	17.3.10	Clock Delay Register (SPCKD)	776
	17.3.11	Slave Select Negation Delay Register (SSLND)	777
	17.3.12	Next-Access Delay Register (SPND)	778
	17.3.13	Command Register (SPCMD)	779
	17.3.14	Buffer Control Register (SPBFCR)	784
	17.3.15	Buffer Data Count Setting Register (SPBFDR)	786
17.4	Operation	on	787
	17.4.1	Overview of Operations	787
	17.4.2	Pin Control	788
	17.4.3	System Configuration Example	789
	17.4.4	Transfer Format	792
	17.4.5	Data Format	794
	17.4.6	Error Detection	806
	17.4.7	Initialization	811
	17.4.8	SPI Operation	812
	17.4.9	Error Handling	825
	17.4.10	Loopback Mode	826
	17.4.11	Interrupt Sources	827
Secti	ion 18 SI	PI Multi I/O Bus Controller	829
18.1	Features	5	829
18.2	Block D	viagram	830
18.3	Input/Ou	utput Pins	831
18.4	Register	· Descriptions	832
	18.4.1	Common Control Register (CMNCR)	833

	18.4.2	SSL Delay Register (SSLDR)	838
	18.4.3	Bit Rate Register (SPBCR)	840
	18.4.4	Data Read Control Register (DRCR)	842
	18.4.5	Data Read Command Setting Register (DRCMR)	845
	18.4.6	Data Read Extended Address Setting Register (DREAR)	846
	18.4.7	Data Read Option Setting Register (DROPR)	848
	18.4.8	Data Read Enable Setting Register (DRENR)	849
	18.4.9	SPI Mode Control Register (SMCR)	853
	18.4.10	SPI Mode Command Setting Register (SMCMR)	
	18.4.11	SPI Mode Address Setting Register (SMADR)	856
	18.4.12	SPI Mode Option Setting Register (SMOPR)	
	18.4.13	SPI Mode Enable Setting Register (SMENR)	858
	18.4.14	SPI Mode Read Data Register 0 (SMRDR0)	
	18.4.15	SPI Mode Read Data Register 1 (SMRDR1)	863
	18.4.16	SPI Mode Write Data Register 0 (SMWDR0)	
	18.4.17	SPI Mode Write Data Register 1 (SMWDR1)	865
	18.4.18	Common Status Register (CMNSR)	
	18.4.19	AC Characteristics Adjustment Register (SPBACR)	
18.5	Operation		868
	18.5.1	System Configuration	868
	18.5.2	Address Map	869
	18.5.3	32-bit Serial Flash Addresses	870
	18.5.4	Data Alignment	871
	18.5.5	Operating Modes	871
	18.5.6	External Address Space Read Mode	871
	18.5.7	Read Cache	877
	18.5.8	SPI Operating Mode	878
	18.5.9	Transfer Format	883
	18.5.10	Data Format	885
	18.5.11	Data Pin Control	893
	18.5.12	SPBSSL Pin Control	895
	18.5.13	Flags	896
18.6	Usage N	otes	897
	18.6.1	Notes on Transfer to Read Data in SPI Operating Mode	897
	18.6.2	Notes on Starting Transfer from the SPBSSL Retained State in SPI	
		Operating Mode	897
	18.6.3	Note on Initialization	897

Secti	ection 19 I ² C Bus Interface 3		
19.1	Features	S	899
19.2	Input/Output Pins		901
19.3	Register Descriptions		902
	19.3.1	I ² C Bus Control Register 1 (ICCR1)	903
	19.3.2	I ² C Bus Control Register 2 (ICCR2)	906
	19.3.3	I ² C Bus Mode Register (ICMR)	908
	19.3.4	I ² C Bus Interrupt Enable Register (ICIER)	910
	19.3.5	I ² C Bus Status Register (ICSR)	912
	19.3.6	Slave Address Register (SAR)	
	19.3.7	I ² C Bus Transmit Data Register (ICDRT)	915
	19.3.8	I ² C Bus Receive Data Register (ICDRR)	916
	19.3.9	I ² C Bus Shift Register (ICDRS)	
	19.3.10	NF2CYC Register (NF2CYC)	917
19.4	Operation	on	918
	19.4.1	I ² C Bus Format	918
	19.4.2	Master Transmit Operation	919
	19.4.3	Master Receive Operation	
	19.4.4	Slave Transmit Operation	
	19.4.5	Slave Receive Operation	
	19.4.6	Clocked Synchronous Serial Format	
	19.4.7	Noise Filter	931
	19.4.8	Example of Use	932
19.5	Interrup	t Requests	936
19.6	Bit Syno	chronous Circuit	937
19.7	Usage N	Notes	939
	19.7.1	Note on Setting for Multi-Master Operation	
	19.7.2	Note on Master Receive Mode	
	19.7.3	Note on Setting ACKBT in Master Receive Mode	
	19.7.4	Note on the States of Bits MST and TRN when Arbitration is Lost	940
	19.7.5	Note on I ² C-bus Interface Master Receive Mode	940
	19.7.6	Note on IICRST and BBSY bits	
	19.7.7	Note on Issuance of Stop Conditions in Master Transmit Mode while	
		ACKE = 1	940
Secti	on 20 S	erial Sound Interface	941
20.1		3	
20.2		utput Pins	
20.3	• •		0.4.4

	20.3.1	Control Register (SSICR)	946
	20.3.2	Status Register (SSISR)	953
	20.3.3	Transmit Data Register (SSITDR)	957
	20.3.4	Receive Data Register (SSIRDR)	957
	20.3.5	FIFO Control Register (SSIFCR)	958
	20.3.6	FIFO Status Register (SSIFSR)	961
	20.3.7	Transmit FIFO Data Register (SSIFTDR)	964
	20.3.8	Receive FIFO Data Register (SSIFRDR)	965
	20.3.9	TDM Mode Register (SSITDMR)	966
20.4	Operation	on Description	967
	20.4.1	Bus Format	967
	20.4.2	Non-Compressed Modes	969
	20.4.3	TDM Mode	980
	20.4.4	WS Continue Mode	981
	20.4.5	Operation Modes	982
	20.4.6	Transmit Operation	983
	20.4.7	Receive Operation	986
	20.4.8	Serial Bit Clock Control	989
20.5	Usage Notes		990
	20.5.1	Limitations from Underflow or Overflow during DMA Operation	990
	20.5.2	Note on Changing Mode from Master Transceiver to Master Receiver	990
	20.5.3	Limits on TDM mode and WS Continue Mode	990
Secti	on 21 Se	erial I/O with FIFO	993
21.1			
21.2		ıtput Pins	
21.3		Descriptions	
	21.3.1	Mode Register (SIMDR)	
	21.3.2	Control Register (SICTR)	
	21.3.3	Transmit Data Register (SITDR)	
	21.3.4	Receive Data Register (SIRDR)	
	21.3.5	Status Register (SISTR)	
	21.3.6	Interrupt Enable Register (SIIER)	
	21.3.7	FIFO Control Register (SIFCTR)	
	21.3.8	Clock Select Register (SISCR)	
	21.3.9	Transmit Data Assign Register (SITDAR)	
	21.3.10	Receive Data Assign Register (SIRDAR)	
21.4	Operation	on	
	21.4.1	Serial Clocks	
	21.4.2	Serial Timing	1018

	21.4.3	Transfer Data Format	1019
	21.4.4	Register Allocation of Transfer Data	1020
	21.4.5	FIFO	1022
	21.4.6	Transmit and Receive Procedures	1024
	21.4.7	Interrupts	1029
	21.4.8	Transmit and Receive Timing	1031
Secti	ion 22 C	ontroller Area Network	1035
22.1	Summa	ry	1035
	22.1.1	Overview	1035
	22.1.2	Scope	1035
	22.1.3	Audience	1035
	22.1.4	References	1036
	22.1.5	Features	1036
22.2	Archite	cture	1037
22.3	Progran	nming Model - Overview	1040
	22.3.1	Memory Map	1040
	22.3.2	Mailbox Structure	1042
	22.3.3	Control Registers	1058
	22.3.4	Mailbox Registers	1079
	22.3.5	Timer Registers	1093
22.4	Applica	tion Note	1106
	22.4.1	Test Mode Settings	1106
	22.4.2	Configuration of This Module	1108
	22.4.3	Message Transmission Sequence	1112
	22.4.4	Message Receive Sequence	
	22.4.5	Reconfiguration of Mailbox	1129
22.5	Interrup	t Sources	1131
22.6	DMAC	Interface	1132
22.7	CAN B	us Interface	1133
22.8	Setting	I/O Ports	1134
22.9	Usage N	Notes	1136
	22.9.1	Notes on Port Setting for Multiple Channels Used as Single Channel	1136
Secti	ion 23 II	EBus [™] Controller	1137
23.1	Features	S	1137
	23.1.1	IEBus Communications Protocol	1138
	23.1.2	Communications Protocol	1142
	23.1.3	Transfer Data (Data Field Contents)	1150
	23.1.4	Bit Format	1153

	23.1.5	Configuration	1154
23.2	Input/Ou	atput Pins	1155
23.3	Register	Descriptions	1156
	23.3.1	IEBus Control Register (IECTR)	1158
	23.3.2	IEBus Command Register (IECMR)	1159
	23.3.3	IEBus Master Control Register (IEMCR)	1161
	23.3.4	IEBus Master Unit Address Register 1 (IEAR1)	1163
	23.3.5	IEBus Master Unit Address Register 2 (IEAR2)	1164
	23.3.6	IEBus Slave Address Setting Register 1 (IESA1)	1164
	23.3.7	IEBus Slave Address Setting Register 2 (IESA2)	1165
	23.3.8	IEBus Transmit Message Length Register (IETBFL)	1166
	23.3.9	IEBus Reception Master Address Register 1 (IEMA1)	1167
	23.3.10	IEBus Reception Master Address Register 2 (IEMA2)	1168
	23.3.11	IEBus Receive Control Field Register (IERCTL)	1169
	23.3.12	IEBus Receive Message Length Register (IERBFL)	1170
	23.3.13	IEBus Lock Address Register 1 (IELA1)	1170
	23.3.14	IEBus Lock Address Register 2 (IELA2)	1171
	23.3.15	IEBus General Flag Register (IEFLG)	1172
	23.3.16	IEBus Transmit Status Register (IETSR)	1175
	23.3.17	IEBus Transmit Interrupt Enable Register (IEIET)	1179
	23.3.18	IEBus Receive Status Register (IERSR)	1181
	23.3.19	IEBus Receive Interrupt Enable Register (IEIER)	1185
	23.3.20	IEBus Clock Selection Register (IECKSR)	
	23.3.21	IEBus Transmit Data Buffer 001 to 128 (IETB001 to IETB128)	1188
	23.3.22	IEBus Receive Data Buffer 001 to 128 (IERB001 to IERB128)	1189
23.4	Data For	rmat	1190
	23.4.1	Transmission Format	1190
	23.4.2	Reception Format	1191
23.5	Software	e Control Flows	1192
	23.5.1	Initial Setting	1192
	23.5.2	Master Transmission	1193
	23.5.3	Slave Reception	
	23.5.4	Master Reception	1195
	23.5.5	Slave Transmission	
23.6	Operation	on Timing	
	23.6.1	Master Transmit Operation	
	23.6.2	Slave Receive Operation	
	23.6.3	Master Receive Operation	
	23.6.4	Slave Transmit Operation	1200
23.7	Interrupt	t Sources	1201

23.8	Usage No	otes	1203
	23.8.1	Note on Operation when Transfer is Incomplete after Transfer of the	
		Maximum Number of Bytes	1203
Section	on 24 Re	enesas SPDIF Interface	1205
24.1		W	
24.2			
24.3		al Block Diagram	
24.4		itput Pins	
24.5	-	SPDIF (IEC60958) Frame Format	
24.6		of Dir (IDC00/30) France Format.	
24.7	_	Descriptions	
21.7	24.7.1	Control Register (CTRL)	
	24.7.2	Status Register (STAT)	
	24.7.3	Transmitter Channel 1 Audio Register (TLCA)	
	24.7.4	Transmitter Channel 2 Audio Register (TRCA)	
	24.7.5	Transmitter DMA Audio Data Register (TDAD)	
	24.7.6	Transmitter User Data Register (TUI)	
	24.7.7	Transmitter Channel 1 Status Register (TLCS)	
	24.7.8	Transmitter Channel 2 Status Register (TRCS)	
	24.7.9	Receiver Channel 1 Audio Register (RLCA)	
	24.7.10	Receiver Channel 2 Audio Register (RRCA)	
	24.7.11	Receiver DMA Audio Data (RDAD)	
	24.7.12	Receiver User Data Register (RUI)	
	24.7.13	Receiver Channel 1 Status Register (RLCS)	
	24.7.14	Receiver Channel 2 Status Register (RRCS)	
24.8	Function	al Description—Transmitter	
	24.8.1	Transmitter Module	
	24.8.2	Transmitter Module Initialization	1236
	24.8.3	Initial Settings for Transmitter Module	1236
	24.8.4	Transmitter Module Data Transfer	
24.9	Function	al Description—Receiver	
	24.9.1	Receiver Module	1239
	24.9.2	Receiver Module Initialization	1240
	24.9.3	Receiver Module Data Transfer	1240
24.10	Disabling	g the Module	1243
	24.10.1	Transmitter and Receiver Idle	1243
24.11	Compres	ssed Mode Data	1243
24.12	Reference	es	1243
24.13	Usage N	otes	1244

	24.13.1	Clearing TUIR	1244
	24.13.2	Frequency of Clock Input for Audio	1244
Cont	on 25 C	D DOM Deceder	1245
		D-ROM Decoder	
25.1		E	-
25.2	25.1.1	Formats Supported by CD-ROM Decoder	
25.2		iagrams	
25.3	U	Descriptions	
	25.3.1	Enable Control Register (CROMEN)	
	25.3.2	Sync Code-Based Synchronization Control Register (CROMSY0)	
	25.3.3	Decoding Mode Control Register (CROMCTL0)	
	25.3.4	EDC/ECC Check Control Register (CROMCTL1)	
	25.3.5	Automatic Decoding Stop Control Register (CROMCTL3)	
	25.3.6	Decoding Option Setting Control Register (CROMCTL4)	
	25.3.7	HEAD20 to HEAD22 Representation Control Register (CROMCTL5)	
	25.3.8	Sync Code Status Register (CROMST0)	
	25.3.9	Post-ECC Header Error Status Register (CROMST1)	
	25.3.10	Post-ECC Subheader Error Status Register (CROMST3)	
	25.3.11	Header/Subheader Validity Check Status Register (CROMST4)	1266
	25.3.12	Mode Determination and Link Sector Detection Status Register	
		(CROMST5)	1267
	25.3.13	ECC/EDC Error Status Register (CROMST6)	1268
	25.3.14	Buffer Status Register (CBUFST0)	1270
	25.3.15	Decoding Stoppage Source Status Register (CBUFST1)	1271
	25.3.16	Buffer Overflow Status Register (CBUFST2)	1272
	25.3.17	Pre-ECC Correction Header: Minutes Data Register (HEAD00)	1272
	25.3.18	Pre-ECC Correction Header: Seconds Data Register (HEAD01)	1273
	25.3.19	Pre-ECC Correction Header: Frames (1/75 Second) Data Register	
		(HEAD02)	1273
	25.3.20	Pre-ECC Correction Header: Mode Data Register (HEAD03)	1274
	25.3.21	Pre-ECC Correction Subheader: File Number (Byte 16) Data Register	
		(SHEAD00)	1274
	25.3.22	Pre-ECC Correction Subheader: Channel Number (Byte 17) Data Register	
		(SHEAD01)	1275
	25.3.23	Pre-ECC Correction Subheader: Sub-Mode (Byte 18) Data Register	
	2010120	(SHEAD02)	1275
	25.3.24	Pre-ECC Correction Subheader: Data Type (Byte 19) Data Register	12,0
	20.0.2 T	(SHEAD03)	1276
	25.3.25	Pre-ECC Correction Subheader: File Number (Byte 20) Data Register	12/0
	20.0.20	(SHEAD04)	1276
		\U1111 11 \U1111 11 \U111 11 11 \U111 11 11 11 11 11 11 11 11 11 11 11 11	12/0

25.3.26	Pre-ECC Correction Subheader: Channel Number (Byte 21) Data Register	
	(SHEAD05)	. 1277
25.3.27	Pre-ECC Correction Subheader: Sub-Mode (Byte 22) Data Register	
	(SHEAD06)	. 1277
25.3.28	Pre-ECC Correction Subheader: Data Type (Byte 23) Data Register	
	(SHEAD07)	. 1278
25.3.29	Post-ECC Correction Header: Minutes Data Register (HEAD20)	. 1278
25.3.30	Post-ECC Correction Header: Seconds Data Register (HEAD21)	. 1279
25.3.31	Post-ECC Correction Header: Frames (1/75 Second) Data Register	
	(HEAD22)	. 1279
25.3.32	Post-ECC Correction Header: Mode Data Register (HEAD23)	. 1280
25.3.33	Post-ECC Correction Subheader: File Number (Byte 16) Data Register	
	(SHEAD20)	. 1280
25.3.34	Post-ECC Correction Subheader: Channel Number (Byte 17) Data Register	
	(SHEAD21)	. 1281
25.3.35	Post-ECC Correction Subheader: Sub-Mode (Byte 18) Data Register	
	(SHEAD22)	. 1281
25.3.36	Post-ECC Correction Subheader: Data Type (Byte 19) Data Register	
	(SHEAD23)	. 1282
25.3.37	Post-ECC Correction Subheader: File Number (Byte 20) Data Register	
	(SHEAD24)	. 1282
25.3.38	Post-ECC Correction Subheader: Channel Number (Byte 21) Data Register	
	(SHEAD25)	. 1283
25.3.39	Post-ECC Correction Subheader: Sub-Mode (Byte 22) Data Register	
	(SHEAD26)	. 1283
25.3.40	Post-ECC Correction Subheader: Data Type (Byte 23) Data Register	
	(SHEAD27)	. 1284
25.3.41	Automatic Buffering Setting Control Register 0 (CBUFCTL0)	. 1284
25.3.42	Automatic Buffering Start Sector Setting: Minutes Control Register	
	(CBUFCTL1)	. 1286
25.3.43	Automatic Buffering Start Sector Setting: Seconds Control Register	
	(CBUFCTL2)	. 1286
25.3.44	Automatic Buffering Start Sector Setting: Frames Control Register	
	(CBUFCTL3)	. 1287
25.3.45	ISY Interrupt Source Mask Control Register (CROMST0M)	. 1287
25.3.46	CD-ROM Decoder Reset Control Register (ROMDECRST)	. 1288
25.3.47	CD-ROM Decoder Reset Status Register (RSTSTAT)	
25.3.48	Serial Sound Interface Data Control Register (SSI)	
25.3.49	Interrupt Flag Register (INTHOLD)	
25.3.50	Interrupt Source Mask Control Register (INHINT)	. 1293

	25.3.51	CD-ROM Decoder Stream Data Input Register (STRMDIN0)	1294
	25.3.52	CD-ROM Decoder Stream Data Input Register (STRMDIN2)	1294
	25.3.53	CD-ROM Decoder Stream Data Output Register (STRMDOUT0)	1295
25.4	Operation	on	1296
	25.4.1	Endian Conversion for Data in the Input Stream	1296
	25.4.2	Sync Code Maintenance Function	1297
	25.4.3	Error Correction	1302
	25.4.4	Automatic Decoding Stop Function	1303
	25.4.5	Buffering Format	1304
	25.4.6	Target-Sector Buffering Function	1306
25.5	Interrup	t Sources	1308
	25.5.1	Interrupt and DMA Transfer Request Signals	1308
	25.5.2	Timing of Status Registers Updates	1310
25.6	Usage N	lotes	1310
	25.6.1	Stopping and Resuming Buffering Alone during Decoding	1310
	25.6.2	When CROMST0 Status Register Bits are Set	1310
	25.6.3	Link Blocks	1311
	25.6.4	Stopping and Resuming CD-DSP Operation	1311
	25.6.5	Note on Clearing the IREADY Flag	1311
	25.6.6	Note on Stream Data Transfer (1)	1312
	25.6.7	Note on Stream Data Transfer (2)	1312
C4	O.C. A	ID Comments	1212
		/D Converter	
26.1			
26.2	-	atput Pins	
26.3	_	Descriptions A PROPERTY AND PRO	
	26.3.1	A/D Data Registers A to H (ADDRA to ADDRH)	
26.4	26.3.2	A/D Control/Status Register (ADCSR)	
26.4	*	on	
	26.4.1	Single Mode	
	26.4.2	Multi Mode	
	26.4.3	Scan Mode	
	26.4.4	A/D Converter Activation by External Trigger or Multi-Function Times	
	26.45	Pulse Unit 2	
	26.4.5	Input Sampling and A/D Conversion Time	
26.5	26.4.6	External Trigger Input Timing	
26.5	-	t Sources and DMA Transfer Request	
26.6		ons of A/D Conversion Accuracy	
26.7	C	Jotes	
	26.7.1	Module Standby Mode Setting	1336

	26.7.2	Setting Analog Input Voltage	1336
	26.7.3	Notes on Board Design	1336
	26.7.4	Processing of Analog Input Pins	1337
	26.7.5	Permissible Signal Source Impedance	1338
	26.7.6	Influences on Absolute Precision	
	26.7.7	Note on Usage in Scan Mode and Multi Mode	1339
Secti	on 27 U	SB 2.0 Host/Function Module	1341
27.1	Features		1341
27.2	Input/Ou	ıtput Pins	1343
27.3	Register	Description	1344
	27.3.1	System Configuration Control Register 0 (SYSCFG0)	1347
	27.3.2	System Configuration Control Register 1 (SYSCFG1)	1350
	27.3.3	System Configuration Status Registers (SYSSTS0, SYSSTS1)	1352
	27.3.4	Device State Control Registers (DVSTCTR0, DVSTCTR1)	1354
	27.3.5	DMA-FIFO Pin Configuration Registers (DMA0PCFG, DMA1PCFG)	1364
	27.3.6	FIFO Port Registers (CFIFO, D0FIFO, D1FIFO)	
	27.3.7	FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL)	1367
	27.3.8	FIFO Port Control Registers (CFIFOCTR, D0FIFOCTR, D1FIFOCTR)	1375
	27.3.9	Interrupt Enable Register 0 (INTENB0)	1379
	27.3.10	Interrupt Enable Registers 1 and 2 (INTENB1 and INTENB2)	1381
	27.3.11	BRDY Interrupt Enable Register (BRDYENB)	1385
	27.3.12	NRDY Interrupt Enable Register (NRDYENB)	
	27.3.13	BEMP Interrupt Enable Register (BEMPENB)	1389
	27.3.14	SOF Output Configuration Register (SOFCFG)	1391
	27.3.15	Interrupt Status Register 0 (INTSTS0)	1392
	27.3.16	Interrupt Status Registers 1 and 2 (INTSTS1 and INTSTS2)	1397
	27.3.17	BRDY Interrupt Status Register (BRDYSTS)	1408
	27.3.18	NRDY Interrupt Status Register (NRDYSTS)	
	27.3.19	BEMP Interrupt Status Register (BEMPSTS)	1412
	27.3.20	Frame Number Register (FRMNUM)	1414
	27.3.21	USB Address Register (USBADDR)	1416
	27.3.22	USB Request Type Register (USBREQ)	1417
	27.3.23	USB Request Value Register (USBVAL)	1418
	27.3.24	USB Request Index Register (USBINDX)	1419
	27.3.25	USB Request Length Register (USBLENG)	1420
	27.3.26	DCP Configuration Register (DCPCFG)	1421
	27.3.27	DCP Maximum Packet Size Register (DCPMAXP)	1423
	27.3.28	DCP Control Register (DCPCTR)	1425
	27.3.29	Pipe Window Select Register (PIPESEL)	1433

	27.3.30	Pipe Configuration Register (PIPECFG)	1435
	27.3.31	Pipe Maximum Packet Size Register (PIPEMAXP)	1441
	27.3.32	Pipe Timing Control Register (PIPEPERI)	
	27.3.33	PIPEn Control Registers (PIPEnCTR) (n = 1 to 9)	1445
	27.3.34	PIPEn Transaction Counter Enable Registers (PIPEnTRE) (n = 1 to 5)	1464
	27.3.35	PIPEn Transaction Counter Registers (PIPEnTRN) (n = 1 to 5)	1467
	27.3.36	Device Address n Configuration Registers (DEVADDn) (n = 0 to 5)	1469
27.4	Operatio	on	1471
	27.4.1	System Control and Oscillation Control	1471
	27.4.2	Interrupt Functions	1475
	27.4.3	Pipe Control	1496
	27.4.4	FIFO Buffer Memory	1505
	27.4.5	Control Transfers (DCP)	1511
	27.4.6	Bulk Transfers (PIPE1 to PIPE5)	1515
	27.4.7	Interrupt Transfers (PIPE6 to PIPE9)	1515
	27.4.8	Isochronous Transfers (PIPE1 and PIPE2)	1516
	27.4.9	SOF Interpolation Function	1528
	27.4.10	Pipe Schedule	1529
27.5	Usage N	otes	1531
	27.5.1	USB Pin Control	1531
a	20.0	T. D. G.	1.500
		ampling Rate Converter	
28.1		~ · ·	
28.2	_	Descriptions	
	28.2.1	Input Data Register (SRCID)	
	28.2.2	Output Data Register (SRCOD)	
	28.2.3	Input Data Control Register (SRCIDCTRL)	
	28.2.4	Output Data Control Register (SRCODCTRL)	
	28.2.5	Control Register (SRCCTRL)	
	28.2.6	Status Register (SRCSTAT)	
28.3	Operation	on	
	28.3.1	Initial Setting	
	28.3.2	Data Input	
	28.3.3	Data Output	1556
28.4	Interrupt	is	1558
28.5	Usage N	otes	1559
	28.5.1	Notes on Accessing Registers	1559
	28.5.2	Notes on Flush Processing	1559
Sact	ion 20 SI) Host Interface	1561

Secti	ion 30 O	n-Chip RAM	1563
30.1		-	
30.2	Usage N	Totes	1566
	30.2.1	Page Conflict	1566
	30.2.2	RAME and RAMWE Bits	1566
	30.2.3	Data Retention	1567
Secti	ion 31 G	eneral Purpose I/O Ports	1569
31.1	Features		1569
31.2	Register	Descriptions	1576
	31.2.1	Control Registers	1579
	31.2.2	I/O Registers	1618
	31.2.3	Data Registers	1621
	31.2.4	Port Registers	1625
	31.2.5	Serial Sound Interface Noise Canceler Control Register (SNCR)	1629
Secti	ion 32 Po	ower-Down Modes	1631
32.1	Features		1631
	32.1.1	Power-Down Modes	1631
32.2	Register Descriptions		
	32.2.1	Standby Control Register 1 (STBCR1)	1635
	32.2.2	Standby Control Register 2 (STBCR2)	1636
	32.2.3	Standby Control Register 3 (STBCR3)	1638
	32.2.4	Standby Control Register 4 (STBCR4)	1640
	32.2.5	Standby Control Register 5 (STBCR5)	1642
	32.2.6	Standby Control Register 6 (STBCR6)	1644
	32.2.7	Standby Control Register 7 (STBCR7)	1646
	32.2.8	Standby Control Register 8 (STBCR8)	1648
	32.2.9	Software Reset Control Register (SWRSTCR)	1649
	32.2.10	System Control Register 1 (SYSCR1)	1651
	32.2.11	System Control Register 2 (SYSCR2)	
	32.2.12	System Control Register 3 (SYSCR3)	
	32.2.13	System Control Register 4 (SYSCR4)	1657
	32.2.14	System Control Register 5 (SYSCR5)	
	32.2.15	On-Chip Data-Retention RAM Area Setting Register (RRAMKP)	
	32.2.16	Deep Standby Control Register (DSCTR)	
	32.2.17	Deep Standby Cancel Source Select Register (DSSSR)	
	32.2.18	Deep Standby Cancel Edge Select Register (DSESR)	
	32.2.19	Deep Standby Cancel Source Flag Register (DSFR)	
	32.2.20	XTAL Crystal Oscillator Gain Control Register (XTALCTR)	

32.3	Operation		1673	
	32.3.1	Sleep Mode	1673	
	32.3.2	Software Standby Mode	1674	
	32.3.3	Software Standby Mode Application Example	1677	
	32.3.4	Deep Standby Mode	1678	
	32.3.5	Module Standby Function	1684	
	32.3.6	Adjustment of XTAL Crystal Oscillator Gain	1684	
32.4	Usage Notes			
	32.4.1	Usage Notes on Setting Registers	1686	
	32.4.2	Usage Notes when the Realtime Clock is not Used	1686	
Secti	on 33 U	Jser Debugging Interface	1687	
33.1	Feature	s	1687	
33.2	Input/O	Output Pins	1688	
33.3	Description of the Boundary Scan TAP Controller			
	33.3.1	Bypass Register (BSBPR)	1689	
	33.3.2	Instruction Register (BSIR)	1689	
	33.3.3	Boundary Scan Register (SDBSR)	1691	
	33.3.4	ID Register (BSID)	1695	
33.4	Description of the Emulation TAP Controller			
	33.4.1	Bypass Register (SDBPR)	1696	
	33.4.2	Instruction Register (SDIR)	1696	
33.5	Operation			
	33.5.1	TAP Controller	1698	
	33.5.2	Reset Configuration	1699	
	33.5.3	TDO Output Timing	1699	
	33.5.4	User Debugging Interface Reset	1700	
	33.5.5	User Debugging Interface Interrupt	1700	
33.6	Boundary Scan			
	33.6.1	Supported Instructions	1701	
	33.6.2	Notes	1702	
33.7	Usage N	Notes	1703	
Secti	on 34 L	ist of Registers	1705	
34.1	Registe	r Addresses		
	(by functional module, in order of the corresponding section numbers)			
34.2	Register Bits			
34.3	Register States in Each Operating Mode			

Secti	1805				
35.1	Absolute	1805			
35.2	Power-On/Power-Off Sequence				
35.3	DC Characteristics				
35.4	AC Chai	1813			
	35.4.1	Clock Timing	1813		
	35.4.2	Control Signal Timing	1818		
	35.4.3	Bus Timing	1819		
	35.4.4	Direct Memory Access Controller Timing	1845		
	35.4.5	Multi-Function Timer Pulse Unit 2 Timing	1846		
	35.4.6	Watchdog Timer Timing	1847		
	35.4.7	Serial Communication Interface with FIFO Timing	1848		
	35.4.8	Renesas Serial Peripheral Interface Timing	1849		
	35.4.9	SPI Multi I/O Bus Controller Timing	1853		
	35.4.10	I ² C Bus Interface 3 Timing	1856		
	35.4.11	Serial Sound Interface Timing	1858		
	35.4.12	Serial I/O with FIFO Timing	1860		
	35.4.13	A/D Converter Timing	1862		
	35.4.14	USB 2.0 Host/Function Module Timing	1863		
	35.4.15	SD Host Interface Timing	1864		
	35.4.16	User Debugging Interface Timing	1865		
	35.4.17	AC Characteristics Measurement Conditions	1867		
35.5	A/D Cor	nverter Characteristics	1867		
Secti	on 36 St	ates and Handling of Pins	1869		
36.1		28			
36.2	Treatment of Unused Pins.				
36.3	Handling	Handling of Pins in Deep Standby Mode			
36.4	Recommended Combination of Bypass Capacitor				
Appe	endix		1881		
Α.	Package	Dimensions	1881		
Indo	v.		1995		

Section 1 Overview

1.1 SH726A/726B Features

This LSI is a single-chip RISC (reduced instruction set computer) microcontroller that includes a Renesas-original RISC CPU as its core, and the peripheral functions required to configure a system.

The CPU in this LSI is an SH-2A CPU, which provides upward compatibility for SH-1, SH-2, and SH-2E CPUs at object code level. It has a RISC-type instruction set, superscalar architecture, and Harvard architecture, for superior rates of instruction execution. In addition, the 32-bit internal-bus architecture that is independent from the direct memory access controller enhances data processing power. This CPU brings the user the ability to set up high-performance systems with strong functionality at less expense than was achievable with previous microcontrollers, and is even able to handle realtime control applications requiring high-speed characteristics.

This LSI has a floating-point unit and cache. In addition, this LSI includes on-chip peripheral functions necessary for system configuration, such as a 64-Kbyte RAM for high-speed operation, a 1.25-Mbyte large-capacity RAM (128-Kbytes are shared by the data-retention RAM), RAM for data storage, multi-function timer pulse unit 2, compare match timer, realtime clock, serial communication interface with FIFO, I²C bus interface 3, serial sound interface, serial I/O with FIFO, controller area network interface*², IEBusTM*¹ controller, Renesas SPDIF interface, Renesas serial peripheral interface, SPI multi I/O bus controller, CD-ROM decoder, A/D converter, USB 2.0 host/function, SD host interface, and interrupt controller modules, and general I/O ports.

This LSI also provides an external memory access support function to enable direct connection to various memory devices or peripheral LSIs. These on-chip functions significantly reduce costs of designing and manufacturing application systems.

The features of this LSI are listed in table 1.1.

Notes: 1. IEBus (Inter Equipment Bus) is a trademark of Renesas Electronics Corporation.

2. This module is included or not depending on the product code.

Table 1.1 SH726A/726B Features

Items

Specification

CPU

- Renesas original SuperH architecture
- Compatible with SH-1, SH-2, and SH-2E at object code level
- 32-bit internal data bus
- General register architecture
 - Sixteen 32-bit general registers
 - Four 32-bit control registers
 - Four 32-bit system registers
 - Register bank for high-speed response to interrupts
- RISC-type instruction set (upward compatible with SH series)
 - Instruction length: 16-bit fixed-length basic instructions for improved code efficiency and 32-bit instructions for high performance and usability
 - Load/store architecture
 - Delayed branch instructions
 - Instruction set based on C language
- Superscalar architecture to execute two instructions at one time including a floating-point unit
- Instruction execution time: Up to two instructions/cycle
- Address space: 4 Gbytes
- Internal multiplier
- Five-stage pipeline
- Harvard architecture

Items	Specification					
Floating-point unit	Floating-point co-processor included					
	 Supports single-precision (32-bit) and double-precision (64-bit) 					
	Supports data type and exceptions that conforms to IEEE754 standard					
	 Two rounding modes: Round to nearest and round to zero 					
	Two denormalization modes: Flush to zero					
	Floating-point registers					
	— Sixteen 32-bit floating-point registers (single-precision \times 16 words or double-precision \times 8 words)					
	 Two 32-bit floating-point system registers 					
	Supports FMAC (multiplication and accumulation) instructions					
	 Supports FDIV (division) and FSQRT (square root) instructions 					
	 Supports FLDI0/FLDI1 (load constant 0/1) instructions 					
	Instruction execution time					
	 Latency (FMAC/FADD/FSUB/FMUL): Three cycles (single-precision), eight cycles (double-precision) 					
	 Pitch (FMAC/FADD/FSUB/FMUL): One cycle (single-precision), six cycles (double-precision) 					
	Note: FMAC only supports single-precision					
	Five-stage pipeline					
Cache memory	Instruction cache: 8 Kbytes					
	Operand cache: 8 Kbytes					
	 128-entry/way, 4-way set associative, 16-byte block length 					
	configuration each for the instruction cache and operand cache					
	 Write-back, write-through, LRU replacement algorithm 					
	 Way lock function available (only for operand cache); ways 2 and 3 can be locked 					
Interrupt controller	SH726A: Thirteen external interrupt pins (NMI, IRQ7 to IRQ0, and PINT5,4,1,0)					
	SH726B: Seventeen external interrupt pins (NMI, IRQ7 to IRQ0, and PINT7 to PINT0)					
	On-chip peripheral interrupts: Priority level set for each module					
	16 priority levels available					
	 Register bank enabling fast register saving and restoring in interrupt processing 					

Items	Specification						
Bus state controller	Address space						
	SH726A: Two ranges, each containing up to 8 Mbytes, are divided into areas 0 and 3.						
	SH726B: Five ranges, each containing up to 64 Mbytes, are divided into areas 0 to 4.						
	The following features settable for each area independently						
	 Bus size (8 or 16 bits): Available sizes depend on the area. 						
	 Number of access wait cycles (different wait cycles can be 						
	specified for read and write access cycles in some areas)						
	 Idle wait cycle insertion (between the same area access cycles or different area access cycles) 						
	 Specifying the memory to be connected to each area enables direct connection to SRAM, SRAM with byte selection, SDRAM, and burst ROM (clocked synchronous or asynchronous). 						
	 Outputs a chip select signal (CS0 to CS4) according to the target 						
	area (CS assert or negate timing can be selected by software)						
	SDRAM refresh						
	Auto refresh or self refresh mode selectable						
	SDRAM burst access						
Direct memory access	• Sixteen channels; external requests are available for one of them.						
controller	Can be activated by on-chip peripheral modules						
	Burst mode and cycle steal mode						
	 Intermittent mode available (16 and 64 cycles supported) 						
	Transfer information can be automatically reloaded						
Clock pulse generator	 Clock mode: Input clock can be selected from external input (EXTAL) or crystal resonator 						
	• Input clock can be multiplied by 18 (max.) by the internal PLL circuit						
	Three types of clocks generated:						
	— CPU clock: Maximum 216 MHz						
	Bus clock: Maximum 72 MHz						
	— Peripheral clock: Maximum 36 MHz						
Watchdog timer	On-chip one-channel watchdog timer						
	A counter overflow can reset the LSI						

Items	Specification					
Power-down modes	Four power-down modes provided to reduce the power consumption in this LSI					
	— Sleep mode					
	Software standby mode					
	— Deep standby mode					
	— Module standby mode					
Multi-function timer pulse unit 2	Maximum 16 lines of pulse inputs/outputs based on fix channels of 16-bit timers					
	18 output compare and input capture registers					
	Input capture function					
	Pulse output modes					
	Toggle, PWM, complementary PWM, and reset-synchronized PWM modes					
	Synchronization of multiple counters					
	Complementary PWM output mode					
	 Non-overlapping waveforms output for 3-phase inverter control 					
	Automatic dead time setting					
	 — 0% to 100% PWM duty value specifiable 					
	 — A/D converter start request delaying function 					
	 Interrupt skipping at crest or trough 					
	Reset-synchronized PWM mode					
	Three-phase PWM waveforms in positive and negative phases can be output with a required duty value					
	Phase counting mode					
	Two-phase encoder pulse counting available					
Compare match timer	Two-channel 16-bit counters					
	• Four types of clock can be selected (P ϕ /8, P ϕ /32, P ϕ /128, and P ϕ /512)					
	 DMA transfer request or interrupt request can be issued when a compare match occurs 					
Realtime clock	Internal clock, calendar function, alarm function					
	 Interrupts can be generated at intervals of 1/64 s by the 4 MHz on-chip crystal oscillator 					

Items	Specification					
Serial communication	Five channels					
interface with FIFO	Clocked synchronous or asynchronous mode selectable					
	 Simultaneous transmission and reception (full-duplex communication) supported 					
	Dedicated baud rate generator					
	Separate 16-byte FIFO registers for transmission and reception					
	Modem control function (channel 0 to 2 in asynchronous mode)					
Renesas serial	SH726A: two channels (channels 0 and 1), SH726B: three channels					
peripheral interface	SPI operation					
	Master mode and slave mode selectable					
	 Programmable bit length, clock polarity, and clock phase can be selected. 					
	Consecutive transfers					
	MSB first/LSB first selectable					
	Maximum transfer rate: 36 Mbps					
SPI multi I/O bus controller	Up to two serial flash memories with multiple I/O functionality (single/dual/quad) can be connected.					
	External address space read mode (built-in read cache provided)					
	SPI operating mode					
	Clock polarity and clock phase can be selected.					
	 Maximum transfer rate: 576.00 Mbps (when two serial flash memories are connected) 					
I ² C bus interface 3	Four channels					
	Master mode and slave mode supported					

Items	Specification				
Serial sound interface	Four-channel bidirectional serial transfer				
	• Duplex communication (channel 0, 1)				
	Support of various real audio formats				
	Support of master and slave functions				
	Generation of programmable word clock and bit clock				
	Multi-channel formats				
	 Support of 8, 16, 18, 20, 22, 24, and 32-bit data formats 				
	Support of eight-stage FIFO for transmission and reception				
	Support TDM mode				
	 Support WS continue mode which does not stop but operate SSIWS signal 				
Serial I/O with FIFO	Support of 16-stage 32-bits FIFOs independently for transmission and reception				
	8-bit monaural/16-bit monaural/16-bit stereo audio input and output				
	• Connectable to linear, audio, or A-Law or μ-Law CODEC chip				
	Support of master and slave functions				
Controller area	Two channels				
network	TTCAN level 1 supports for all channels				
Note:	BOSCH 2.0B active compatible				
This module is included or not	• Buffer size: transmit/receive \times 31, receive only \times 1				
depending on the product code.	Two or more controller area network channels can be assigned to one bus to increase number of buffers with a granularity of 32 channels				
	31 Mailboxes for transmission or reception				

Page 8 of 1910

Items	Specification					
IEBus [™] controller	IEBus protocol control (layer 2) supported					
	 Half-duplex asynchronous communications 					
	— Multi-master system					
	 Broadcast communications function 					
	 Selectable mode (three types) with different transfer speeds 					
	 On-chip buffers (dual port RAM) for data transmission and reception that enable up to 128 bytes of consecutive transmit/reception (maximum number of transfer bytes in mode 2) 					
	Operating frequency					
	 — 12 MHz, 12.58 MHz (1/2 divided clocks) 					
	 — 18 MHz, 18.87 MHz (1/3 divided clocks) 					
	 24 MHz, 25.16 MHz (1/4 divided clocks) 					
	 — 30 MHz, 31.45 MHz (1/5 divided clocks) 					
	 — 36 MHz, 37.74 MHz (1/6 divided clocks) 					
	 42 MHz, 44.03 MHz (1/7 divided clocks) 					
	— 48 MHz (1/8 divided clocks)					
Renesas SPDIF	Support of IEC60958 standard (stereo and consumer use modes only)					
interface	 Sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz 					
	 Audio word sizes of 16 to 24 bits per sample 					
	Biphase mark encoding					
	Double buffered data					
	Parity encoded serial data					
	Simultaneous transmit and receive					
	Receiver autodetects IEC 61937 compressed mode data					

Items	Specification				
CD-ROM decoder	• Support of five formats: Mode 0, mode 1, mode 2, mode 2 form 1, and mode 2 form 2				
	Sync codes detection and protection				
	(Protection: When a sync code is not detected, it is automatically inserted.)				
	Descrambling				
	ECC correction				
	P, Q, PQ, and QP correction				
	 PQ or QP correction can be repeated up to three times 				
	EDC check				
	Performed before and after ECC				
	Mode and form are automatically detected				
	Link sectors are automatically detected				
	Buffering data control				
	Buffering CD-ROM data including Sync code is transferred in specified format, after the data is descrambled, corrected by ECC, and checked by EDC.				
USB 2.0 host/function	Conforms to the Universal Serial Bus Specification Revision 2.0				
module	12-Mbps transfer rates provided (host mode, function mode)				
	On-chip 2-Kbyte RAM as communication buffers				
Sampling rate	Data format: 32-bit stereo (16 bits each to L/R), 16-bit monaural				
converter	 Input sampling rate: 8/11.025/12/16/22.05/24/32/44.1/48kHz 				
	• Output sampling rate: 32/44.1/48 kHz, 8/16 kHz (When input sampling rate is 44.1 KHz)				
SD host interface	SD memory I/O card interface (1-/4-bits SD bus)				
	 Error check function: CRC7 (command), CRC16 (data) 				
	Interrupt requests				
	 Card access interrupt 				
	 — SDIO access interrupt 				
	 Card detect interrupt 				
	DMA transfer requests				
	— SD_BUF write				
	— SD_BUF read				
	Card detect function, write protect supported				

Items	Specification			
General I/O ports	SH726A: 57 I/Os, 8 inputs with open-drain outputs, and 8 inputs			
	SH726B: 74 I/Os, 8 inputs with open-drain outputs, and 12 inputs			
	Input or output can be selected for each bit			
A/D converter	10-bit resolution			
	• Input			
	SH726A: six channels			
	SH726B: eight channels			
	A/D conversion request by the external trigger or timer trigger			
User break controller	Break channels: two channels			
	 Possible to set an address, data value, access type, and data size as break conditions. 			
User debugging	E10A emulator support			
interface	JTAG-standard pin assignment			
On-chip RAM	64-Kbyte memory for high-speed operation (16 Kbytes × 4)			
	1.25-Mbyte large capacity memory for video display/recording and			
	work (128-Kbytes are used for data retention)			
	• 128-Kbyte memory for data retention (16 Kbytes× 2, 32 Kbytes×1, 64			
-	Kbytes×1)			
Boot modes	 Two boot modes (boot modes 0 and 1) 			
	Boot mode 0: Booting from memory connected to $\overline{\text{CSO}}$ area			
	Boot mode 1: Booting from a serial flash memory			
Power supply voltage	• Vcc: 1.15 to 1.35 V			
	• PVcc: 3.0 to 3.6 V			
Packages	SH726A (1)			
	• 120-pin QFP, 16-mm square, 0.5-mm pitch			
	JEITA package code: P-LQFP120-16 × 16-0.50			
	Renesas code: PLQP0120KA-A			
	SH726A (2)			
	• 120-pin QFP, 14-mm square, 0.4-mm pitch			
	JEITA package code: P-LQFP120-14 × 14-0.40			
	Renesas code: PLQP0120LA-A			
	SH726B			
	144-pin QFP, 20-mm square, 0.5-mm pitch IEITA package and a R I OFP144 20 x 20 0.50			
	JEITA package code: P-LQFP144-20 × 20-0.50 Renesas code: PLQP0144KA-A			
	HEHESAS COUE. FLYFU 144NA-A			

1.2 Product Lineup

Table 1.2 Product Lineup

Product Classification	Product Code	Controller Area Network	Operating Temperature	Quality Level	Package
SH726A Group	R5S726A0D216FP	Not included	-40 to +85°C	Industry usage etc.	PLQP0120KA-A
	R5S726A0P216FP	_		Car Accessories	(120-pin LQFP,
	R5S726A1D216FP	Included	-	Industry usage etc.	16-mm square, _0.5-mm pitch)
	R5S726A1P216FP			Car Accessories	- ,
	R5S726A2D216FP	Not included	-	Industry usage etc.	PLQP0120LA-A
	R5S726A2P216FP	_		Car Accessories	(120-pin LQFP,
	R5S726A3D216FP	Included	-	Industry usage etc.	14-mm square, _0.4-mm pitch)
	R5S726A3P216FP	_		Car Accessories	_ ,
SH726B Group	R5S726B0D216FP	Not included	-	Industry usage etc.	PLQP0144KA-A
	R5S726B0P216FP	_		Car Accessories	(144-pin LQFP,
	R5S726B1D216FP	Included	-	Industry usage etc.	-20-mm square, _0.5-mm pitch)
	R5S726B1P216FP	_		Car Accessories	p

1.3 Block Diagram




Figure 1.1 Block Diagram

1.4 Pin Assignment




Figure 1.2 (1) Pin Assignment for the SH726A Group




Figure 1.2 (2) Pin Assignment for the SH726B Group

1.5 Pin Functions

Table 1.3 Pin Functions

Classification	Symbol	I/O	Name	Function
Power supply	Vcc	I	Power supply	Power supply pins. All the Vcc pins must be connected to the system power supply. This LSI does not operate correctly if there is a pin left open.
	Vss	I	Ground	Ground pins. All the Vss pins must be connected to the system power supply (0 V). This LSI does not operate correctly if there is a pin left open.
	PVcc	I	Power supply for I/O circuits	Power supply for I/O pins. All the PVcc pins must be connected to the system power supply. This LSI does not operate correctly if there is a pin left open.
	PLLVcc	I	Power supply for PLL	Power supply for the on-chip PLL oscillator.
Clock	EXTAL	I	External clock	Connected to a crystal resonator. An external clock signal may also be input to the EXTAL pin.
	XTAL	0	Crystal	Connected to a crystal resonator.
	CKIO	0	System clock I/O	Supplies the system clock to external devices.
	AUDIO_CLK	I	External clock for audio	Input pin of external clock for audio. A clock input to the divider is selected from an oscillation clock input on this pin or pins AUDIO_X1 and AUDIO_X2.
	AUDIO_X1	I	Crystal	Pins connected to a crystal
	AUDIO_X2	0	resonator/ external clock for audio	resonator for audio. An external clock can be input on pin AUDIO_X1. A clock input to the divider is selected from an oscillation clock input on these pins or the AUDIO_CLK pin.
Clock	AUDIO_XOUT	0	AUDIO_X1 clock I/O	Output for the on-chip crystal oscillator on AUDIO_X1 or the external clock signal.

Classification	Symbol	I/O	Name	Function
Operating mode control	MD_BOOT	I	Mode set	Sets the operating mode. Do not change the signal levels on these pins while the $\overline{\text{RES}}$ pin is asserted or until the mode is fixed, after the negation.
	MD_CLK	I	Clock mode set	This pin sets the clock operating mode. Do not change the signal level on this pin while the RES pin is asserted or until the mode is fixed, after the negation.
	ASEMD	I	ASE mode	If a low level is input at the ASEMD pin while the RES pin is asserted, ASE mode is entered; if a high level is input, product chip mode is entered.
				In ASE mode, the E10A-USB emulator function is enabled. When this function is not in use, fix it high.
System control	RES	I	Power-on reset	This LSI enters the power-on reset state when this signal goes low.
	WDTOVF	0	Watchdog timer overflow	Outputs an overflow signal from the watchdog timer.
Interrupts	NMI	I	Non-maskable interrupt	Non-maskable interrupt request pin. Fix it high when not in use.
	IRQ7 to IRQ0	I	Interrupt	Maskable interrupt request pins.
			requests 7 to 0	Level-input or edge-input detection can be selected. When the edge- input detection is selected, the rising edge, falling edge, or both edges can also be selected.
	PINT7 to PINT0	I	Interrupt	Maskable interrupt request pins.
			requests 7 to 0	Only level-input detection can be selected. Only PINT5, PINT4, PINT1 PINT0 can be used in the SH726A Group.
Address bus	A25 to A0	0	Address bus	Outputs addresses. Only A22 to A1 can be used in the SH726A Group.
Data bus	D15 to D0	I/O	Data bus	Bidirectional data bus.

Classification	Symbol	I/O	Name	Function
Bus control	CS4 to CS0	0	Chip select 4 to 0	Chip-select signals for external memory or devices. Only CS3, CS0 can be used in the SH726A Group.
	RD	0	Read	Indicates that data is read from an external device.
	RD/WR	0	Read/write	Read/write signal.
	BS	0	Bus start	Bus-cycle start signal.
	WAIT	I	Wait	Inserts a wait cycle into the bus cycles during access to the external space.
	WE0	0	Byte select	Indicates a write access to bits 7 to 0 of data of external memory or device.
	WE1	0	Byte select	Indicates a write access to bits 15 to 8 of data of external memory or device.
	DQML	0	Byte select	Selects bits D7 to D0 when SDRAM is connected.
	DQMU	0	Byte select	Selects bits D15 to D8 when SDRAM is connected.
	RAS	0	RAS	Connected to the RAS pin when SDRAM is connected.
	CAS	0	CAS	Connected to the CAS pin when SDRAM is connected.
	CKE	0	CK enable	Connected to the CKE pin when SDRAM is connected.
Direct memory access controller	DREQ0	I	DMA-transfer request	Input pin to receive external requests for DMA transfer.
	DACK0	0	DMA-transfer request accept	Output pin for signals indicating acceptance of external requests from external devices.
_	TEND0	0	DMA-transfer end output	Output pin for DMA transfer end.

Classification	Symbol	I/O	Name	Function
Multi-function timer pulse unit 2	TCLKA, TCLKB, TCLKC, TCLKD	I	Timer clock input	External clock input pins for the timer.
	TIOCOA, TIOCOB, TIOCOC, TIOCOD	I/O	Input capture/ output compare (channel 0)	The TGRA_0 to TGRD_0 input capture input/output compare output/PWM output pins.
	TIOC1A, TIOC1B	I/O	Input capture/ output compare (channel 1)	The TGRA_1 and TGRB_1 input capture input/output compare output/PWM output pins.
	TIOC2A, TIOC2B	I/O	1	The TGRA_2 and TGRB_2 input capture input/output compare output/PWM output pins.
	TIOC3A, TIOC3B, TIOC3C, TIOC3D	I/O	1	The TGRA_3 to TGRD_3 input capture input/output compare output/PWM output pins.
	TIOC4A, I/O TIOC4B, TIOC4C, TIOC4D		Input capture/ output compare (channel 4)	The TGRA_4 to TGRD_4 input capture input/output compare output/PWM output pins.
Realtime clock	RTC_X1	I	Crystal resonator for	Connected to 4 MHz crystal resonator.
	RTC_X2	0	realtime clock/ external clock	The RTC_X1 pin can also be used to input an external clock.
Serial	TxD4 to TxD0	0	Transmit data	Data output pins.
communication interface with	RxD4 to RxD0	I	Receive data	Data input pins.
FIFO	SCK4 to SCK0	I/O	Serial clock	Clock input/output pins.
	RTS2 to RTS0	0	Transmit request	Modem control pin.
	CTS2 to CTS0	I	Enable to transmit	Modem control pin.

Classification	Symbol	I/O	Name	Function
Renesas serial	MOSI2 to MOSI0	I/O	Data	Data I/O pin.
peripheral interface				Only MOSI1, MOSI0 can be used in the SH726A Group.
	MISO2 to MISO0	I/O	Data	Data I/O pin.
				Only MOSI1, MISO0 can be used in the SH726A Group.
	RSPCK2 to RSPCK0	I/O	Clock	Clock I/O pin.
				Only RSPCK1, RSPCK0 can be used in the SH726A Group.
	SSL20 to SSL00	I/O	Slave select	Slave select I/O pin.
				Only SSL10, SSL00 can be used in the SH726A Group.
SPI multi I/O bus controller	SPBMO_0/SPBIO0_0, SPBMI_0/SPBIO1_0, SPBIO2_0, SPBIO3_0, SPBMO_1/SPBIO0_1, SPBMI_1/SPBIO1_1, SPBIO2_1, SPBIO3_1	I/O	Data	Data I/O pin.
	SPBCLK	0	Clock	Clock output pin.
	SPBSSL	0	Slave select	Slave select output pin.
I ² C bus	SCL3 to SCL0	I/O	Serial clock pin	Serial clock I/O pin.
interface 3	SDA3 to SDA0	I/O	Serial data pin	Serial data I/O pin.
Serial sound	SSITxD1, SSITxD0	0	Data output	Serial data output pin.
interface	SSIRxD1, SSIRxD0	I	Data input	Serial data input pin.
	SSIDATA3, SSIDATA2	I/O	Data I/O	Serial data I/O pin.
	SSISCK3 to SSISCK0	I/O	SSI clock I/O	I/O pins for serial clocks.
	SSIWS3 to SSIWS0	I/O	SSI clock LR I/O	I/O pins for word selection.
Serial I/O with	SIOFTxD	0	Data output	Data output pin.
FIFO	SIOFRxD	I	Data input	Data input pin.
	SIOFSCK	I/O	I/O clock	Clock I/O pin.
	SIOFSYNC	I/O	I/O chip select	I/O pin for chip selection.

Classification	Symbol	I/O	Name	Function
Controller area network	CTx0, CTx1	0	CAN bus transmit data	Output pin for transmit data on the CAN bus.
	CRx0, CRx1	I	CAN bus receive data	Output pin for receive data on the CAN bus.
IEBus [™] controller	IETxD	0	IEBus controller transmit data	Output pin for transmit data on IEBus controller.
	IERxD	I	IEBus controller receive data	Input pin for receive data on IEBus controller.
Renesas SPDIF	SPDIF_OUT	0	Output data	Transmit data output pin.
interface	SPDIF_IN	I	Input data	Receive data input pin.
USB 2.0 host/function module	DP1, DP0	I/O	USB 2.0 host/function module D+ data	D+ data pin for USB 2.0 host/function module bus. Only DP0 can be used in the SH726A Group.
	DM1, DM0	I/O	USB 2.0 host/function module D– data	D- data pin for USB 2.0 host/function module bus. Only DM0 can be used in the SH726A Group.
	VBUS	I	VBUS input	This pin is for monitoring the connection of USB cables to port 0.
				When function controller operation is selected, connect a voltage down to 3.3 V to the VBUS pin of the USB. Connection to and disconnection from the VBUS pin are detectable. When host controller operation is selected, connection to this pin is not required.
SD host	SD_CLK	0	SD clock	Output pin for SD clock.
interface	SD_CMD	I/O	SD command	SD command output and response input signal.
	SD_D3 to SD_D0	I/O	SD data	SD data bus signal.
	SD_CD	I	SD card detection	SD card detection.
	SD_WP	I	SD write protection	SD write protection signal.

Classification	Symbol	I/O	Name	Function
A/D converter	AN7 to AN0	I	Analog input pins	Analog input pins. Only AN5 to AN0 can be used in the SH726A Group.
	ADTRG	I	A/D conversion trigger input	External trigger input pin for starting A/D conversion.
	AVcc	I	Analog power supply	Power supply pin for A/D converter.
	AVss	I	Analog ground	Ground pin for A/D converter.
	AVref	I	Analog reference voltage	Reference voltage pin for A/D converter.
General I/O ports	PA1, PA0, PB22 to PB1,	I/O	General port	57 general I/O port pins in the SH726A Group.
	PC8 to PC0, PD15 to PD0,			74 general I/O port pins in the SH726B Group.
	PF7 to PF0, PJ14 to PJ0 PK1, PK0			Only PA1, PA0, PB22 to PB1, PC8 to PC0, PD15 to PD0, and PF7 to PF0 can be used in the SH726A Group.
	PE7 to PE0	I/O	General port	8 input port pins with open-drain output.
	PG3 to PG0, PH7 to PH0	I	General port	12 general input port pins. Only PG1, PG0, and PH5 to PH0 can be used in the SH726A Group.
User debugging	TCK	I	Test clock	Test-clock input pin.
interface	TMS	I	Test mode select	Test-mode select signal input pin.
	TDI	ı	Test data input	Serial input pin for instructions and data.
	TDO	0	Test data output	Serial output pin for instructions and data.
	TRST	I	Test reset	Initialization-signal input pin.
Emulator interface	AUDATA3 to AUDATA0	0	Data	Branch source or destination address output pins.
	AUDCK	0	Clock	Sync-clock output pin.
	AUDSYNC	0	Sync signal	Data start-position acknowledge- signal output pin.

Classification	Symbol	I/O	Name	Function
Emulator interface	ASEBRKAK	0	Break mode acknowledge	Indicates that the E10A-USB emulator has entered its break mode.
	ASEBRK	ı	Break request	E10A-USB emulator break input pin.

1.6 List of Pins

Table 1.4 List of Pins

SH726A	SH726B	Fun	ction 1	Fu	nction 2	ction 2 Function 3		Func	tion 4
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O
1	1	PD14	I(s)/O	D14	I/O	SD_D3	I(s)/O	_	_
2	2	PD15	I(s)/O	D15	I/O	SD_D2	I(s)/O	_	_
3	3	PVcc						_	
4	4	PB1	I(s)/O	A1	0		_	SSISCK3	I(s)/O
5	5	Vss							
6	6	PB2	I(s)/O	A2	0		_	SSIWS3	I(s)/O
7	7	PB3	I(s)/O	A3	0		_	SSIDATA3	I(s)/O
8	8	PB4	I(s)/O	A4	0	CTS0	I(s)/O	_	_
NC	9	PJ6	I(s)/O	SD_D3	I(s)/O	CS4	0	RxD1	l(s)
NC	10	PJ7	I(s)/O	SD_D2	I(s)/O	BS	0	TxD1	0
NC	11	PVcc							
9	12	PB5	I(s)/O	A5	0	RTS0	I(s)/O	_	_
10	13	Vss						_	
11	14	PB6	I(s)/O	A6	0	SCK0	I(s)/O	SSISCK2	I(s)/O
12	15	Vcc							

0117004	Function 5 SH726A SH726B		Func	Function 6		ion 7	ASE Fu	Circuit		
SH726A Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O	diagramFigure 1.3
1	1	_	_	_	_	_	-	_	_	(8)
2	2	_	_		_		_		_	(8)
3	3									
4	4	_	=		_		_		_	(7)
5	5									
6	6	_	_		_		_	_	_	(7)
7	7	_	_		_		_		_	(7)
8	8	_	_		_		_	_	_	(7)
NC	9	_	=		_		_	AUDATA2	0	(7)
NC	10	_	_		_		_	AUDATA3	0	(7)
NC	11									
9	12	_	_		_	_	_	_	_	(7)
10	13									
11	14	_	_		_	_	_	_	_	(7)
12	15					_				

SH726A	SH726B	Fun	ction 1	Fu	nction 2	Function 3		Func	tion 4
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O
13	16	PB7	I(s)/O	A7	0	RxD0	l(s)	_	_
14	17	PB8	I(s)/O	A8	0	TxD0	0		_
15	18	PB9	I(s)/O	A9	0	SCK1	I(s)/O	SSIWS2	I(s)/O
NC	19	PJ8	I(s)/O	TIOC3A	I(s)/O	A23	0	SCK2	I(s)/O
NC	20	PJ9	I(s)/O	TIOC3B	I(s)/O	A24	0	RxD2	I(s)
NC	21	PJ10	I(s)/O	TIOC3C	I(s)/O	A25	0	TxD2	0
16	22	PVcc							
17	23	PB10	I(s)/O	A10	0	RxD1	I(s)		=
18	24	Vss							
19	25	PB11	I(s)/O	A11	0	TxD1	0	_	_
20	26	Vcc							
21	27	PB12	I(s)/O	A12	0	SCK2	I(s)/O	SSIDATA2	I(s)/O
22	28	PB13	I(s)(5t)/O	A13	0	RxD2	I(s)(5t)		=
23	29	PB14	I(s)/O	A14	0	TxD2	0		=
24	30	PB15	I(s)/O	A15	0	RSPCK0	I(s)/O	TIOC0B	I(s)/O

		Funct	tion 5	Func	tion 6	Funct	ion 7	ASE F	unction	Circuit	
SH726A Pin No.	SH726B Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O	diagram Figure 1.3	
13	16	_	_	_	_	_	_	_	_	(7)	
14	17	_	_	_	_		_	_	_	(7)	
15	18	_	_	_	_		_	_	_	(7)	
NC	19	SSISCK2	I(s)/O	TEND0	0		_	_	_	(7)	
NC	20	SSIWS2	I(s)/O	DREQ0	l(s)		_	_	_	(7)	
NC	21	SSIDATA2	I(s)/O	DACK0	0		_	_	_	(7)	
16	22										
17	23	_	_		_		_		_	(7)	
18	24									_	
19	25	_	_		_		_		_	(7)	
20	26									_	
21	27	_	_		_		_		_	(7)	
22	28	_	_		_		_		_	(7)	
23	29	_	_		_		_		_	(7)	
24	30	_	_		_		_		_	(7)	

SH726A	SH726B	Fun	ction 1	Fu	nction 2	Fun	Function 3		ction 4
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O
25	31	PB16	I(s)/O	A16	0	SSL00	I(s)/O	TIOC1B	I(s)/O
26	32	PB17	I(s)/O	A17	0	MOSI0	I(s)/O	TIOC2B	I(s)/O
27	33	PB18	I(s)/O	A18	0	MISO0	I(s)/O	TIOC3B	I(s)/O
28	34	PVcc							
29	35	PB19	I(s)/O	A19	0	SSISCK0	I(s)/O	TIOC0C	I(s)/O
30	36	Vss		-					
31	37	PB20	I(s)/O	A20	0	SSIWS0	I(s)/O	TIOC0D	I(s)/O
32	38	PB21	I(s)/O	A21	0	SSIRxD0	I(s)	TIOC3C	I(s)/O
33	39	PB22	I(s)/O	A22	0	SSITxD0	0	TIOC3D	I(s)/O
NC	40	PK0	I(s)/O	SCK3	I(s)/O	RTC_X1	I		_
NC	41	PK1	I(s)/O	TxD3	0	RTC_X2	0		_
34	42	PF6	I(s)/O	_	_	IRQ2	I(s)	RxD3	I(s)/O
35	43	PF7	I(s)/O	_	_	IRQ3	I(s)	RxD4	I(s)/O
36	44	PVcc							
37	45	CKIO	0		_	_	_		_

		Function 5		Fund	Function 6		Function 7		unction	Circuit	
SH726A Pin No.	SH726B Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O	diagram - Figure 1.3	
25	31	_	_	_	_	_	_	_	_	(7)	
26	32	_	_	_	-	_	_	_	_	(7)	
27	33	=	=		_		_		_	(7)	
28	34										
29	35	=	=		_		_		_	(7)	
30	36										
31	37	_	_		_		_		_	(7)	
32	38	_	_		_		_		_	(7)	
33	39	_	_		_		_		_	(7)	
NC	40	_	_		-		_	_	_	(7), (11)	
NC	41	=	=		_		_		_	(7), (11)	
34	42	_	_		-		_	_	_	(7)	
35	43	=	_	_	_	_	_	_	_	(7)	
36	44			_				_		_	
37	45	_	_		_		_	_	_	(6)	

SH726A	SH726B	Fun	ction 1	Fu	nction 2	Function 3		Fun	ction 4
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O
38	46	Vss							
39	47	RES	l(s)		_		_		_
40	48	Vss							
41	49	PLLVcc							
42	50	NMI	l(s)		_	=	_		_
43	51	Vcc							
44	52	EXTAL	ļ		_	=	_		_
45	53	XTAL	0		_		_		_
46	54	Vss							
NC	55	PG2	l(s)	DM1	I/O	PINT2	I(s)		_
NC	56	PG3	l(s)	DP1	I/O	PINT3	I(s)		_
47	57	Vss							
48	58	PVcc							
49	59	PG0	l(s)	DM0	I/O	PINT0	I(s)		_
50	60	PG1	l(s)	DP0	I/O	PINT1	l(s)		_

	011-00-	Fun	ction 5	Func	tion 6	Funct	ion 7	ASE F	unction	Circuit
SH726A Pin No.	SH726B Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O	diagram Figure 1.3
38	46									
39	47	_	_		_		_	_	_	(1)
40	48									
41	49					-		_		
42	50	_	_		_		_	_	_	(3)
43	51									
44	52	_	_		_		_	_	_	(10)
45	53	_	_		_	_	_	_	-	(10)
46	54									
NC	55	_	_		_		_	_	_	(3) other than DM1
NC	56	_	_	_	_	_	_	_	_	(3) other than DP1
47	57									
48	58									
49	59	_	_	_	_	_	_	_	_	(3) other than DM0
50	60	_	_		_	_	_	_	_	(3) other than DP0

SH726A	SH726B	Fun	ction 1	Fun	ction 2	Fun	ction 3	Fun	ction 4
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O
51	61	ASEMD	_	=	_	_	_	_	_
52	62	PH0	I(s)	AN0	I(a)	IRQ0	I(s)	VBUS	l(s)
53	63	PH1	I(s)	AN1	I(a)	IRQ1	I(s)	RxD0	l(s)
54	64	PH2	I(s)	AN2	I(a)	IRQ2	I(s)	WAIT	l(s)
55	65	PH3	I(s)	AN3	I(a)	IRQ3	l(s)	_	_
56	66	PH4	I(s)	AN4	I(a)	PINT4	l(s)	RxD1	l(s)
57	67	PH5	I(s)	AN5	I(a)	PINT5	l(s)	RxD2	l(s)
58	68	AVss							
NC	69	PH6	I(s)	AN6	I(a)	PINT6	I(s)	RxD3	l(s)
59	70	AVcc							
NC	71	PH7	I(s)	AN7	I(a)	PINT7	l(s)	RxD4	l(s)
60	72	AVref		_					
61	73	TRST	I(s)	_	_		_		_
62	74	ASEBRKA ASEBRK	K/ I(s)/O	_	_	_	_	_	_
63	75	TDO	0	_			_		_

0117004	SH726B	Function 5		Function 6		Function 7		ASE F	unction	Circuit
SH726A Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O	diagram Figure 1.3
51	61	_	_		_		_	_	_	(1)
52	62	_	_		_		_	_	_	(4)
53	63	_	_		_		_	_	_	(4)
54	64	_	_		_		_		_	(4)
55	65	=	_		_		_		_	(4)
56	66	_	_		_		_	_	_	(4)
57	67	_	_		_		_	_	_	(4)
58	68									
NC	69	=	_		_		_		_	(4)
59	70									
NC	71	_	_		_		_		_	(4)
60	72									
61	73	_	_		_		_	_	_	(3)
62	74	_	_		_		_	_	_	(7)
63	75	_	_	_	_	_	_	_	_	(5)

SH726A	SH726B	Func	tion 1	Fur	nction 2	Func	nction 3 Functi		ction 4
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O
64	76	TDI	I		_	=	_	_	_
65	77	TMS	1	_	_	=	_	_	_
66	78	TCK	I		_	=	_		_
67	79	AUDIO_X2	0		_		_		_
68	80	AUDIO_X1	1		_	_	_		_
69	81	PVcc							
70	82	PF0	I(s)/O	RSPCK0	I(s)/O	SPBCLK	0		_
71	83	Vss							
72	84	PF1	I(s)/O	SSL00	I(s)/O	SPBSSL	0		_
73	85	PF2	I(s)/O	MOSI0	I(s)/O	SPBMO_0/ SPBIO0_0	I(s)/O	_	_
74	86	PF3	I(s)/O	MISO0	I(s)/O	SPBMI_0/ SPBIO1_0	I(s)/O	_	_
NC	87	PJ11	I(s)/O	TIOC3D	I(s)/O	IRQ0	I(s)	SCK4	I(s)/O
NC	88	PJ12	I(s)/O	SSISCK3	I(s)/O	A0	0	TxD4	0
NC	89	PVcc							
75	90	PF4	I(s)/O	_	_	SPBIO2_0	I(s)/O		_

SH726A SH726	CUZOCD	Function 5		Function 6		Function 7		ASE F	ınction	Circuit
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O	diagram Figure 1.3
64	76	_	_		-	_	_	_	_	(2)
65	77	=	_		_		_		_	(2)
66	78	_	_	_	-	_	_	_	_	(2)
67	79	_	_	_	-	_	_	_	_	(10)
68	80	_	_		_	_	_	_	_	(10)
69	81									
70	82	_	_		_		_	_	_	(7)
71	83									
72	84	=	_		_		_		_	(7)
73	85	_	_		_		_		_	(7)
74	86	_	_		_		_		_	(7)
NC	87	CRx0	l(s)	IERxD	l(s)	RSPCK2	I(s)/O	_	_	(7)
NC	88	CTx0	0	IETxD	0	SSL20	I(s)/O	_	_	(7)
NC	89									
75	90	_	_		_	_	_	_	_	(7)

SH726A	SH726B	Fun	ction 1	Fund	ction 2	Fun	ction 3	Fu	ınction 4
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O
76	91	Vss							
77	92	PF5	I(s)/O		_	SPBIO3_0	I(s)/O	_	_
78	93	Vcc							
79	94	PA0	I(s)/O	MD_CLK	l(s)	_	_	_	_
80	95	PA1	I(s)/O	MD_BOOT	l(s)	_	_	_	_
NC	96	PJ13	I(s)(5t)/O	SSIWS3	I(s)(5t)/O	IRQ1	I(s)(5t)	RxD4	I(s)(5t)
NC	97	PJ14	I(s)/O	SSIDATA3	I(s)/O	WDTOVF	0	_	_
NC	98	PJ0	I(s)/O	SD_CD	l(s)	_	_	IRQ4	I(s)
81	99	PC0	I(s)/O	CS0	0	TIOC4A	I(s)/O	AUDIO_X	OUT O
82	100	PVcc						_	
83	101	PC1	I(s)/O	RD	0	TIOC4B	I(s)/O	SPDIF_IN	l (s)
84	102	Vss							
85	103	PC2	I(s)/O	RD/WR	0	TIOC4C	I(s)/O	SPDIF_O	UT O
86	104	Vcc						_	
87	105	PC3	I(s)/O	WE0/DQML	0	TIOC4D	I(s)/O		_
		Fun	ction 5	Functi	ion 6	Function 7	ASE	Function	Circuit
SH726A Pin No.	SH726B Pin No.	Symbol	I/O	Symbol	I/O	Symbol I/O	Symbo	ol I/O	diagram Figure 1.3
76	91								
77	92	_	_	_				_	(7)
70	00								-

	011=00=	Function 5		Function 6		Function 7		ASE Function		n Circuit diagram
SH726A Pin No.	SH726B Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O	Figure 1.3
76	91									
77	92	=	_		_			_	_	(7)
78	93									
79	94	=	_		_			_	_	(7)
80	95	=	_		_			_	_	(7)
NC	96	CRx1	I(s)(5t)	CRx0/CRx1	I(s)(5t)	MOSI2	I(s)(5t)/O	_	_	(7)
NC	97	CTx1	0	CTx0&CTx1	0	MISO2	I(s)/O	_	_	(7)
NC	98	_	_	_	_	_		_	_	(7)
81	99	_	_	_	_	_		_	_	(7)
82	100									
83	101	=	_		_			_	_	(7)
84	102									
85	103	_	_	_	_	_		_	_	(7)
86	104									
87	105	_	_		_	_		_	_	(7)

SH726A	SH726B	Fun	ction 1	Fund	ction 2	Fund	ection 3 Fund		ction 4
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O
88	106	PC4	I(s)/O	WE1/DQMU	0	WDTOVF	0		_
89	107	PC5	I(s)/O	RAS	0	IRQ4	l(s)	CRx0	l(s)
90	108	PC6	I(s)/O	CAS	0	IRQ5	l(s)	CTx0	0
91	109	PE0	I(s)/O(o)	SCL0	I(s)/O(o)	IRQ0	l(s)		_
92	110	PE1	I(s)/O(o)	SDA0	I(s)/O(o)	IRQ1	l(s)		_
93	111	PE2	I(s)/O(o)	SCL1	I(s)/O(o)	AUDIO_CLK	l(s)		_
94	112	PE3	I(s)/O(o)	SDA1	I(s)/O(o)	ADTRG	l(s)		_
95	113	PE4	I(s)/O(o)	SCL2	I(s)/O(o)	TCLKA	l(s)		_
96	114	PE5	I(s)/O(o)	SDA2	I(s)/O(o)	TCLKB	l(s)	=	_
97	115	PE6	I(s)/O(o)	SCL3	I(s)/O(o)	TCLKC	l(s)	_	_
98	116	PE7	I(s)/O(o)	SDA3	I(s)/O(o)	TCLKD	l(s)	_	_
99	117	PC7	I(s)/O	CKE	0	IRQ6	l(s)	CRx1	l(s)
100	118	Vss							
101	119	PVcc							
102	120	PC8	I(s)/O	CS3	0	IRQ7	l(s)	CTx1	0

	011=00=	Funct	Function 5		Function 6		ion 7	ASE F	unction	Circuit
SH726A Pin No.	SH726B Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O	diagram Figure 1.3
88	106	_	_	_	_		_	_	_	(7)
89	107	IERxD	I(s)	_	_		_	_	_	(7)
90	108	IETxD	0		_		_		_	(7)
91	109	_	_	_	_	_	_	_	_	(9)
92	110	_	_	_	_		_	_	_	(9)
93	111	_	_	_	_		_	_	_	(9)
94	112	_	_		_		_		_	(9)
95	113	_	_	_	_	_	_	_	_	(9)
96	114	_	_		_		_		_	(9)
97	115	_	_	_	_		_	_	_	(9)
98	116	_	_	_	_		_	_	_	(9)
99	117	CRx0/CRx1	I(s)	_	_		_	_	_	(7)
100	118									
101	119									
102	120	CTx0&CTx1	0	_	_	_	_		_	(7)

SH726A	SH726B	Fun	ction 1	Fur	nction 2	Fur	nction 3	Funct	ion 4
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O
103	121	PD0	I(s)/O	D0	I/O	SSISCK1	I(s)/O	SIOFSCK	I(s)/O
104	122	PD1	I(s)/O	D1	I/O	SSIWS1	I(s)/O	SIOFSYNC	I(s)/O
105	123	PD2	I(s)/O	D2	I/O	SSIRxD1	l(s)	SIOFRxD	l(s)
NC	124	PJ1	I(s)/O	SD_WP	l(s)	CS2	0	IRQ5	l(s)
NC	125	PJ2	I(s)/O	SD_D1	I(s)/O		_	IRQ6	l(s)
NC	126	PVcc							
106	127	PD3	I(s)/O	D3	I/O	SSITxD1	0	SIOFTxD	0
107	128	Vss							
108	129	PD4	I(s)/O	D4	I/O	RSPCK1	I(s)/O	SCK3	I(s)/O
109	130	Vcc							
110	131	PD5	I(s)/O	D5	I/O	SSL10	I(s)/O	TxD3	0
111	132	PD6	I(s)/O	D6	I/O	MOSI1	I(s)/O	SCK4	I(s)/O
NC	133	PJ3	I(s)/O	SD_D0	I(s)/O	=	_	IRQ7	l(s)
NC	134	PJ4	I(s)/O	SD_CLK	0	CS1	0		_
NC	135	PJ5	I(s)/O	SD_CMD	I(s)/O	_	_	SCK1	I(s)/O

		Funct	ion 5	Func	tion 6	Functi	ion 7	ASE Fu	ınction	Circuit
SH726A Pin No.	SH726B Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O	 diagram Figure 1.3
103	121	SPBMO_1/ SPBIO0_1	I(s)/O	_	_	_	_	_	_	(8)
104	122	SPBMI_1/ SPBIO1_1	I(s)/O	_	_	_	_	_	_	(8)
105	123	SPBIO2_1	I(s)/O	_	_		_	_	_	(8)
NC	124	AUDIO_XOU	JT O	_	_	_	_	_	_	(7)
NC	125	_	_		_		_	AUDCK	0	(7)
NC	126									_
106	127	SPBIO3_1	I(s)/O		_		_	_	_	(8)
107	128									
108	129	CTS1	I(s)/O		_		_	_	_	(8)
109	130									
110	131	RTS1	I(s)/O	_	_		_	_	_	(8)
111	132	CTS2	I(s)/O	_	_		_	_	_	(8)
NC	133	_	_		_		_	AUDSYNC	0	(7)
NC	134	_	_	_	_	_	_	AUDATA0	0	(7)
NC	135	_	_	_	_		_	AUDATA1	0	(7)

SH726A	SH726B	Function 1		Function 2		Fui	nction 3	Fun	ction 4
Pin No.	Pin No.	Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O
112	136	PVcc							
113	137	PD7	I(s)/O	D7	I/O	MISO1	I(s)/O	TxD4	0
114	138	Vss		-					
115	139	PD8	I(s)/O	D8	I/O	SD_CD	l(s)	TIOC0A	I(s)/O
116	140	PD9	I(s)/O	D9	I/O	SD_WP	l(s)	TIOC1A	I(s)/O
117	141	PD10	I(s)/O	D10	I/O	SD_D1	I(s)/O	TIOC2A	I(s)/O
118	142	PD11	I(s)/O	D11	I/O	SD_D0	I(s)/O	TIOC3A	I(s)/O
119	143	PD12	I(s)/O	D12	I/O	SD_CLK	0	IRQ2	l(s)
120	144	PD13	I(s)/O	D13	I/O	SD_CMD	I(s)/O	IRQ3	l(s)

	SH726B Pin No.	Function 5		Function 6		Funct	ion 7	ASE F	Circuit	
SH726A Pin No.		Symbol	I/O	Symbol	I/O	Symbol	I/O	Symbol	I/O	 diagram Figure 1.3
112	136							- 1		
113	137	RTS2	I(s)/O		_				_	(8)
114	138									
115	139	_	_	_	_		_		_	(8)
116	140	_	_		_		_		_	(8)
117	141	_	_		_		_		_	(8)
118	142	_	_		_		_		_	(8)
119	143	_	_	_	_		_	_	_	(8)
120	144	_	_	_	_		_		_	(8)

[Legend]

(s): Schmitt(a): Analog(o): Open drain(5t): 5-V tolerant




Figure 1.3 (1) Simplified Circuit Diagram (Schmitt Input Buffer)




Figure 1.3 (2) Simplified Circuit Diagram (TTL AND Input Buffer)




Figure 1.3 (3) Simplified Circuit Diagram (Schmitt AND Input Buffer)




Figure 1.3 (4) Simplified Circuit Diagram (Schmitt OR Input and A/D Input Buffer)




Figure 1.3 (5) Simplified Circuit Diagram (Output Buffer with Enable, with Latch)




Figure 1.3 (6) Simplified Circuit Diagram (Bidirectional Buffer, TTL AND Input, with Latch)




Figure 1.3 (7) Simplified Circuit Diagram (Bidirectional Buffer, Schmitt AND Input, with Latch)




Figure 1.3 (8) Simplified Circuit Diagram (Bidirectional Buffer, TTL AND Input, Schmitt AND Input, with Latch)




Figure 1.3 (9) Simplified Circuit Diagram (Open Drain Output and **Schmitt OR Input Buffer**)




Figure 1.3 (10) Simplified Circuit Diagram (Oscillation Buffer 1)




Figure 1.3 (11) Simplified Circuit Diagram (Oscillation Buffer 2)

Section 2 CPU

2.1 Register Configuration

The register set consists of sixteen 32-bit general registers, four 32-bit control registers, and four 32-bit system registers.

2.1.1 General Registers

Figure 2.1 shows the general registers.

The sixteen 32-bit general registers are numbered R0 to R15. General registers are used for data processing and address calculation. R0 is also used as an index register. Several instructions have R0 fixed as their only usable register. R15 is used as the hardware stack pointer (SP). Saving and restoring the status register (SR) and program counter (PC) in exception handling is accomplished by referencing the stack using R15.

31		0
	R0*1	
	R1	
	R2	
	R3	
	R4	
	R5	
	R6	
	R7	
	R8	
	R9	
	R10	
	R11	
	R12	
	R13	
	R14	
R15, SP (hard	lware stack pointer)*2	

Notes: 1. R0 functions as an index register in the indexed register indirect addressing mode and indexed GBR indirect addressing mode. In some instructions, R0 functions as a fixed source register or destination register.

2. R15 functions as a hardware stack pointer (SP) during exception processing.

Figure 2.1 General Registers

2.1.2 Control Registers

The control registers consist of four 32-bit registers: the status register (SR), the global base register (GBR), the vector base register (VBR), and the jump table base register (TBR).

The status register indicates instruction processing states.

The global base register functions as a base address for the GBR indirect addressing mode to transfer data to the registers of on-chip peripheral modules.

The vector base register functions as the base address of the exception handling vector area (including interrupts).

The jump table base register functions as the base address of the function table area.




Figure 2.2 Control Registers

(1) Status Register (SR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	во	CS	-	-	1	М	Q	I[3:0]		-	-	S	Т		
Initial value:	0	0	0	0	0	0	-	-	1	1	1	1	0	0	-	-
R/W:	R	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 15	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
14	ВО	0	R/W	BO Bit
				Indicates that a register bank has overflowed.
13	CS	0	R/W	CS Bit
				Indicates that, in CLIP instruction execution, the value has exceeded the saturation upper-limit value or fallen below the saturation lower-limit value.
12 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	М	_	R/W	M Bit
8	Q	_	R/W	Q Bit
				Used by the DIV0S, DIV0U, and DIV1 instructions.
7 to 4	I[3:0]	1111	R/W	Interrupt Mask Level
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	S	_	R/W	S Bit
				Specifies a saturation operation for a MAC instruction.
0	T	_	R/W	T Bit
				True/false condition or carry/borrow bit

(2) Global Base Register (GBR)

GBR is referenced as the base address in a GBR-referencing MOV instruction.

(3) Vector Base Register (VBR)

VBR is referenced as the branch destination base address in the event of an exception or an interrupt.

(4) Jump Table Base Register (TBR)

TBR is referenced as the start address of a function table located in memory in a JSR/N@@(disp8,TBR) table-referencing subroutine call instruction.

2.1.3 System Registers

The system registers consist of four 32-bit registers: the high and low multiply and accumulate registers (MACH and MACL), the procedure register (PR), and the program counter (PC). MACH and MACL store the results of multiply or multiply and accumulate operations. PR stores the return address from a subroutine procedure. PC points four bytes ahead of the current instruction and controls the flow of the processing.




Figure 2.3 System Registers

(1) Multiply and Accumulate Register High (MACH) and Multiply and Accumulate Register Low (MACL)

MACH and MACL are used as the addition value in a MAC instruction, and store the result of a MAC or MUL instruction.

(2) Procedure Register (PR)

PR stores the return address of a subroutine call using a BSR, BSRF, or JSR instruction, and is referenced by a subroutine return instruction (RTS).

(3) Program Counter (PC)

PC points four bytes ahead of the instruction being executed.

2.1.4 Register Banks

For the nineteen 32-bit registers comprising general registers R0 to R14, control register GBR, and system registers MACH, MACL, and PR, high-speed register saving and restoration can be carried out using a register bank. The register contents are automatically saved in the bank after the CPU accepts an interrupt that uses a register bank. Restoration from the bank is executed by issuing a RESBANK instruction in an interrupt processing routine.

This LSI has 15 banks. For details, see the SH-2A, SH2A-FPU Software Manual and section 7.8, Register Banks.

2.1.5 Initial Values of Registers

Table 2.1 lists the values of the registers after a reset.

Table 2.1 Initial Values of Registers

Classification	Register	Initial Value
General registers	R0 to R14	Undefined
	R15 (SP)	Value of the stack pointer in the vector address table
Control registers	SR	Bits I[3:0] are 1111 (H'F), BO and CS are 0, reserved bits are 0, and other bits are undefined
	GBR, TBR	Undefined
	VBR	H'00000000
System registers	MACH, MACL, PR	Undefined
	PC	Value of the program counter in the vector address table

2.2 Data Formats

2.2.1 Data Format in Registers

Register operands are always longwords (32 bits). If the size of memory operand is a byte (8 bits) or a word (16 bits), it is changed into a longword by expanding the sign-part when loaded into a register.




Figure 2.4 Data Format in Registers

2.2.2 Data Formats in Memory

Memory data formats are classified into bytes, words, and longwords. Memory can be accessed in 8-bit bytes, 16-bit words, or 32-bit longwords. A memory operand of fewer than 32 bits is stored in a register in sign-extended or zero-extended form.

A word operand should be accessed at a word boundary (an even address of multiple of two bytes: address 2n), and a longword operand at a longword boundary (an even address of multiple of four bytes: address 4n). Otherwise, an address error will occur. A byte operand can be accessed at any address.

Only big-endian byte order can be selected for the data format.

Data formats in memory are shown in figure 2.5.




Figure 2.5 Data Formats in Memory

2.2.3 **Immediate Data Format**

Byte (8-bit) immediate data is located in an instruction code. Immediate data accessed by the MOV, ADD, and CMP/EQ instructions is sign-extended and handled in registers as longword data. Immediate data accessed by the TST, AND, OR, and XOR instructions is zero-extended and handled as longword data. Consequently, AND instructions with immediate data always clear the upper 24 bits of the destination register.

20-bit immediate data is located in the code of a MOVI20 or MOVI20S 32-bit transfer instruction. The MOVI20 instruction stores immediate data in the destination register in sign-extended form. The MOVI20S instruction shifts immediate data by eight bits in the upper direction, and stores it in the destination register in sign-extended form.

Word or longword immediate data is not located in the instruction code, but rather is stored in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement.

See examples given in section 2.3.1 (10), Immediate Data.

2.3 Instruction Features

2.3.1 RISC-Type Instruction Set

Instructions are RISC type. This section details their functions.

(1) 16-Bit Fixed-Length Instructions

Basic instructions have a fixed length of 16 bits, improving program code efficiency.

(2) 32-Bit Fixed-Length Instructions

The SH-2A additionally features 32-bit fixed-length instructions, improving performance and ease of use.

(3) One Instruction per State

Each basic instruction can be executed in one cycle using the pipeline system.

(4) Data Length

Longword is the standard data length for all operations. Memory can be accessed in bytes, words, or longwords. Byte or word data in memory is sign-extended and handled as longword data. Immediate data is sign-extended for arithmetic operations or zero-extended for logic operations. It is also handled as longword data.

Table 2.2 Sign Extension of Word Data

SH2-A CPU		Description	Exampl	e of Other CPU
MOV.W	@(disp,PC),R1	Data is sign-extended to 32	ADD.W	#H'1234,R0
ADD	R1,R0	bits, and R1 becomes H'00001234. It is next		
		operated upon by an ADD		
.DATA.W	H'1234	instruction.		

Note: @(disp, PC) accesses the immediate data.

(5) Load-Store Architecture

Basic operations are executed between registers. For operations that involve memory access, data is loaded to the registers and executed (load-store architecture). Instructions such as AND that manipulate bits, however, are executed directly in memory.

(6) Delayed Branch Instructions

With the exception of some instructions, unconditional branch instructions, etc., are executed as delayed branch instructions. With a delayed branch instruction, the branch is taken after execution of the instruction immediately following the delayed branch instruction. This reduces disturbance of the pipeline control when a branch is taken.

In a delayed branch, the actual branch operation occurs after execution of the slot instruction. However, instruction execution such as register updating excluding the actual branch operation, is performed in the order of delayed branch instruction \rightarrow delay slot instruction. For example, even though the contents of the register holding the branch destination address are changed in the delay slot, the branch destination address remains as the register contents prior to the change.

Table 2.3 Delayed Branch Instructions

SH-2A CPU		Description	Example of Other CPU	
BRA	TRGET	Executes the ADD before	ADD.W	R1,R0
ADD	R1,R0	branching to TRGET.	BRA	TRGET

(7) Unconditional Branch Instructions with No Delay Slot

The SH-2A additionally features unconditional branch instructions in which a delay slot instruction is not executed. This eliminates unnecessary NOP instructions, and so reduces the code size.

(8) Multiply/Multiply-and-Accumulate Operations

16-bit \times 16-bit \rightarrow 32-bit multiply operations are executed in one to two cycles. 16-bit \times 16-bit + 64-bit \rightarrow 64-bit multiply-and-accumulate operations are executed in two to three cycles. 32-bit \times 32-bit \rightarrow 64-bit multiply and 32-bit \times 32-bit \rightarrow 64-bit multiply-and-accumulate operations are executed in two to four cycles.

(9) T Bit

The T bit in the status register (SR) changes according to the result of the comparison. Whether a conditional branch is taken or not taken depends upon the T bit condition (true/false). The number of instructions that change the T bit is kept to a minimum to improve the processing speed.

Table 2.4 T Bit

SH-2A CPU		Description	Example of Other CPU		
CMP/GE	R1,R0	T bit is set when $R0 \ge R1$.	CMP.W	R1,R0	
BT	TRGET0	The program branches to TRGET0	BGE	TRGET0	
BF	TRGET1	when $R0 \ge R1$ and to TRGET1 when $R0 < R1$.	BLT	TRGET1	
ADD	#-1,R0	T bit is not changed by ADD.	SUB.W	#1,R0	
CMP/EQ	#0,R0	T bit is set when $R0 = 0$.	BEQ	TRGET	
BT	TRGET	The program branches if $R0 = 0$.			

(10) Immediate Data

Byte immediate data is located in an instruction code. Word or longword immediate data is not located in instruction codes but in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement.

With the SH-2A, 17- to 28-bit immediate data can be located in an instruction code. However, for 21- to 28-bit immediate data, an OR instruction must be executed after the data is transferred to a register.

Table 2.5 Immediate Data Accessing

Classification	SH-2A CPU		Exampl	e of Other CPU
8-bit immediate	MOV	#H'12,R0	MOV.B	#H'12,R0
16-bit immediate	MOVI20	#H'1234,R0	MOV.W	#H'1234,R0
20-bit immediate	MOVI20	#H'12345,R0	MOV.L	#H'12345,R0
28-bit immediate	MOVI20S	#H'12345,R0	MOV.L	#H'1234567,R0
	OR	#H'67,R0		
32-bit immediate	MOV.L	@(disp,PC),R0	MOV.L	#H'12345678,R0
	.DATA.L	H'12345678		

Note: @(disp, PC) accesses the immediate data.

(11) Absolute Address

When data is accessed by an absolute address, the absolute address value should be placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in register indirect addressing mode.

With the SH-2A, when data is referenced using an absolute address not exceeding 28 bits, it is also possible to transfer immediate data located in the instruction code to a register and to reference the data in register indirect addressing mode. However, when referencing data using an absolute address of 21 to 28 bits, an OR instruction must be used after the data is transferred to a register.

Table 2.6 Absolute Address Accessing

Classification	SH-2A CP	-2A CPU		le of Other CPU
Up to 20 bits	MOVI20	#H'12345,R1	MOV.B	@H'12345,R0
	MOV.B	@R1,R0		
21 to 28 bits	MOVI20S	#H'12345,R1	MOV.B	@H'1234567,R0
	OR	#H'67,R1		
	MOV.B	@R1,R0		
29 bits or more	MOV.L	@(disp,PC),R1	MOV.B	@H'12345678,R0
	MOV.B	@R1,R0		
	.DATA.L	H'12345678		

(12) 16-Bit/32-Bit Displacement

When data is accessed by 16-bit or 32-bit displacement, the displacement value should be placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in the indexed indirect register addressing mode.

Table 2.7 Displacement Accessing

Classification	SH-2A CPU		Example of Other CPU	
16-bit displacement	MOV.W	@(disp,PC),R0	MOV.W	@(H'1234,R1),R2
	MOV.W	@(R0,R1),R2		
	.DATA.W	H'1234		

2.3.2 Addressing Modes

Addressing modes and effective address calculation are as follows:

Table 2.8 Addressing Modes and Effective Addresses

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Register direct	Rn	The effective address is register Rn. (The operand is the contents of register Rn.)	_
Register indirect	@Rn	The effective address is the contents of register Rn. Rn Rn	Rn
Register indirect with post-increment	@Rn+	The effective address is the contents of register Rn. A constant is added to the contents of Rn after the instruction is executed. 1 is added for a byte operation, 2 for a word operation, and 4 for a longword operation. Rn Rn Rn Rn Rn	Rn (After instruction execution) Byte: $Rn + 1 \rightarrow Rn$ Word: $Rn + 2 \rightarrow Rn$ Longword: $Rn + 4 \rightarrow Rn$
Register indirect with predecrement	@-Rn	The effective address is the value obtained by subtracting a constant from Rn. 1 is subtracted for a byte operation, 2 for a word operation, and 4 for a longword operation. Rn Rn Rn - 1/2/4 1/2/4	Byte: $Rn - 1 \rightarrow Rn$ Word: $Rn - 2 \rightarrow Rn$ Longword: $Rn - 4 \rightarrow Rn$ (Instruction is executed with Rn after this calculation)

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Register indirect with displacement	@(disp:4, Rn)	The effective address is the sum of Rn and a 4-bit displacement (disp). The value of disp is zero-extended, and remains unchanged for a byte operation, is doubled for a word operation, and is quadrupled for a longword operation. Rn	Byte: Rn + disp Word: Rn + disp × 2 Longword: Rn + disp × 4
Register indirect with displacement	@(disp:12, Rn)	The effective address is the sum of Rn and a 12-bit displacement (disp). The value of disp is zero-extended. Rn Rn + disp (zero-extended)	Byte: Rn + disp Word: Rn + disp Longword: Rn + disp
Indexed register indirect	@(R0,Rn)	The effective address is the sum of Rn and R0. Rn Rn Rn + R0	Rn + R0
GBR indirect with displacement	@(disp:8, GBR)	The effective address is the sum of GBR value and an 8-bit displacement (disp). The value of disp is zero-extended, and remains unchanged for a byte operation, is doubled for a word operation, and is quadrupled for a longword operation. GBR disp (zero-extended) GBR disp (zero-extended)	Byte: GBR + disp Word: GBR + disp × 2 Longword: GBR + disp × 4

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Indexed GBR indirect	@(R0, GBR)	The effective address is the sum of GBR value and R0. GBR GBR + R0	GBR + R0
		R0	
TBR duplicate indirect with displacement	@@ (disp:8, TBR)	The effective address is the sum of TBR value and an 8-bit displacement (disp). The value of disp is zero-extended, and is multiplied by 4.	Contents of address (TBR + disp × 4)
		$\begin{array}{c} \text{disp} \\ \text{(zero-extended)} \\ \times \\ \end{array} \begin{array}{c} + \\ + \\ \text{disp} \times 4 \\ \end{array}$	
PC indirect with displacement	@(disp:8, PC)	The effective address is the sum of PC value and an 8-bit displacement (disp). The value of disp is zero-extended, and is doubled for a word operation, and quadrupled for a longword operation. For a longword operation, the lowest two bits of the PC value are masked. PC H'FFFFFFC disp (zero-extended) PC + disp × 2 or PC & H'FFFFFFFC + disp × 4	Word: PC + disp × 2 Longword: PC & H'FFFFFFFC + disp × 4

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
PC relative	disp:8	The effective address is the sum of PC value and the value that is obtained by doubling the sign-extended 8-bit displacement (disp).	PC + disp × 2
		disp (sign-extended) PC + disp × 2	
	disp:12	The effective address is the sum of PC value and the value that is obtained by doubling the sign-extended 12-bit displacement (disp).	PC + disp × 2
		disp (sign-extended) PC + disp × 2	
	Rn	The effective address is the sum of PC value and Rn.	PC + Rn
		+ PC + Rn	

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Immediate	#imm:20	The 20-bit immediate data (imm) for the MOVI20 instruction is sign-extended.	_
		31 19 0 Sign-extended imm (20 bits)	
		The 20-bit immediate data (imm) for the MOVI20S instruction is shifted by eight bits to the left, the upper bits are sign-extended, and the lower bits are padded with zero.	_
		31 27 8 0 imm (20 bits) 00000000	
	#imm:8	The 8-bit immediate data (imm) for the TST, AND, OR, and XOR instructions is zero-extended.	_
	#imm:8	The 8-bit immediate data (imm) for the MOV, ADD, and CMP/EQ instructions is sign-extended.	_
	#imm:8	The 8-bit immediate data (imm) for the TRAPA instruction is zero-extended and then quadrupled.	_
	#imm:3	The 3-bit immediate data (imm) for the BAND, BOR, BXOR, BST, BLD, BSET, and BCLR instructions indicates the target bit location.	_

2.3.3 Instruction Format

The instruction formats and the meaning of source and destination operands are described below. The meaning of the operand depends on the instruction code. The symbols used are as follows:

xxxx: Instruction code
mmmm: Source register
nnnn: Destination register
iiii: Immediate data

dddd: Displacement

Table 2.9 Instruction Formats

Instruction Formats	Source Destination Operand Operand Exa		Examp	mple	
0 format	_	_	NOP		
15 0 xxxx xxxx xxxx xxxx					
n format	_	nnnn: Register direct	MOVT	Rn	
xxxx nnnn xxxx xxxx	Control register or system register	nnnn: Register direct	STS	MACH,Rn	
	R0 (Register direct)	nnnn: Register direct	DIVU	R0,Rn	
	Control register or system register	nnnn: Register indirect with pre-decrement	STC.L	SR,@-Rn	
	mmmm: Register direct	R15 (Register indirect with predecrement)	MOVMU	.L Rm,@-R15	
	R15 (Register indirect with post-increment)	nnnn: Register direct	MOVMU	.L @R15+,Rn	
	R0 (Register direct)	nnnn: (Register indirect with post-increment)	MOV.L	R0,@Rn+	

Instruction Formats	Source Operand	Destination Operand	Example		
m format	mmmm: Register direct	Control register or system register	LDC	Rm, SR	
XXXX mmmm XXXX XXXX	mmmm: Register indirect with post-increment	Control register or system register	LDC.L	@Rm+,SR	
	mmmm: Register indirect	_	JMP	@Rm	
	mmmm: Register indirect with predecrement	R0 (Register direct)	MOV.L	@-Rm,R0	
	mmmm: PC relative using Rm	_	BRAF	Rm	
nm format	mmmm: Register direct	nnnn: Register direct	ADD	Rm,Rn	
xxxx nnnn mmmm xxxx	mmmm: Register direct	nnnn: Register indirect	MOV.L	Rm,@Rn	
	mmmm: Register indirect with post-increment (multiply-and-accumulate)	MACH, MACL	MAC.W	@Rm+,@Rn+	
	nnnn*: Register indirect with post- increment (multiply- and-accumulate)				
	mmmm: Register indirect with post-increment	nnnn: Register direct	MOV.L	@Rm+,Rn	
	mmmm: Register direct	nnnn: Register indirect with pre-decrement	MOV.L	Rm,@-Rn	
	mmmm: Register direct	nnnn: Indexed register indirect	MOV.L Rm,@(F	R0,Rn)	
md format 15 0 xxxx xxxx mmmm dddd	mmmmdddd: Register indirect with displacement	R0 (Register direct)	MOV.B @(disp	o,Rm),R0	

Instruction Formats	Source Operand	Destination Operand	Example
nd4 format 15 0 xxxx xxxxx nnnn dddd	R0 (Register direct)	nnnndddd: Register indirect with displacement	MOV.B R0,@(disp,Rn)
nmd format 15 0 xxxx nnnn mmmm dddd	mmmm: Register direct	nnnndddd: Register indirect with displacement	MOV.L Rm,@(disp,Rn)
	mmmmdddd: Register indirect with displacement	nnnn: Register direct	MOV.L @(disp,Rm),Rn
nmd12 format 32 16 xxxx nnnn mmmm xxxxx	mmmm: Register direct	nnnndddd: Register indirect with displacement	MOV.L Rm,@(disp12,Rn)
15 0 xxxx dddd dddd dddd	mmmmdddd: Register indirect with displacement	nnnn: Register direct	MOV.L @(disp12,Rm),Rn
15 0 xxxx xxxx dddd dddd	dddddddd: GBR indirect with displacement	R0 (Register direct)	MOV.L @(disp,GBR),R0
	R0 (Register direct)	dddddddd: GBR indirect with displacement	MOV.L R0,@(disp,GBR)
	ddddddd: PC relative with displacement	R0 (Register direct)	MOVA @(disp,PC),R0
	dddddddd: TBR duplicate indirect with displacement	_	JSR/N @@(disp8,TBR)
	ddddddd: PC relative	_	BF label
d12 format	ddddddddddd: PC	_	BRA label
15 0 xxxx dddd dddd dddd	relative		(label = disp + PC)
nd8 format 15 0 xxxx nnnn dddd dddd	ddddddd: PC relative with displacement	nnnn: Register direct	MOV.L @(disp,PC),Rn

iiiiiiii: Immediate — TRAPA #imm ni format 15	Instruction Formats	Source Operand	Destination Operand	Example	•
Image:		iiiiiiii: Immediate			(RO.GBR)
ni format 15		iiiiiiii: Immediate	R0 (Register direct)		#imm,R0
ni3 format nnnn: Register direct — BLD #imm3, R iii: Immediate nnnn: Register direct BST #imm3, R iii: Immediate nnnn: Register direct BST #imm3, R iii: Immediate nnnn: Register direct BST #imm3, R iii: Immediate nnnn: Register direct MOVI20 Immediate #imm20, Rn nnd format nnid format nnnndddddddddddddd: #imm20, Rn rightarrow Register indirect with displacement iii: Immediate nnnndddddddddddddddddddddddddddddddd		iiiiiiii: Immediate	_	TRAPA	#imm
ni3 format nnnn: Register direct — BLD #imm3, R iii: Immediate	ni format	iiiiiiii: Immediate	nnnn: Register direct	ADD	#imm,Rn
iii: Immediate nnnn: Register direct BST #imm3, R iii: Immediate nnnn: Register direct MOVI20 Immediate nnnn: Register direct MOVI20 Immediate nnnn: Register direct MOVI20 Immediate place iii: Immediate nnnn: Register direct MOVI20 Immediate #imm20, Rn Property iii: Immediate nnnndddddddddddddddddddddddddddddddd					
ni20 format Immediate Immediate Immediate	ni3 format	nnnn: Register direct	_	BLD	#imm3,Rn
ni20 format Siii: Immediate Immediate Immediate		iii: Immediate			
ni20 format 32	xxxx xxxx nnnn x iii	_	nnnn: Register direct	BST	#imm3,Rn
Immediate			iii: Immediate		
Immediate	-: 100 for more at		nana. Daniatas disast		
The state of the			ninin: Register direct		Pn
nid format nnnnddddddddddd: — BLD.B Register indirect with #imm3,@(disp12,Fd) xxxx		illinediate		#11111120,	KII
Register indirect with displacement 15					
displacement iii: Immediate Second Columbia Col	nid format	nnnndddddddddddd:	_	BLD.B	
15 0 nnnnddddddddddd: BST.B Register indirect with #imm3,@(disp12,F		•		#imm3,@	(disp12,Rn)
xxxx dddd dddd dddd dddd msr.B Register indirect with #imm3,@(disp12,F	15 0	iii: Immediate			
		_	nnnndddddddddddd:	BST.B	
			Register indirect with displacement	#imm3,@	(disp12,Rn)
iii: Immediate			iii: Immediate		

In multiply-and-accumulate instructions, nnnn is the source register. Note:

Sep 18, 2015

2.4 Instruction Set

2.4.1 Instruction Set by Classification

Table 2.10 lists the instructions according to their classification.

Table 2.10 Classification of Instructions

Classification	Types	Operation Code	Function	No. of Instructions
Data transfer	13	MOV	Data transfer	62
			Immediate data transfer	
			Peripheral module data transfer	
			Structure data transfer	
			Reverse stack transfer	
		MOVA	Effective address transfer	_
		MOVI20	20-bit immediate data transfer	_
		MOVI20S	20-bit immediate data transfer	_
			8-bit left-shit	
		MOVML	R0-Rn register save/restore	_
		MOVMU	Rn-R14 and PR register save/restore	_
		MOVRT	T bit inversion and transfer to Rn	_
		MOVT	T bit transfer	_
		MOVU	Unsigned data transfer	_
		NOTT	T bit inversion	_
		PREF	Prefetch to operand cache	_
		SWAP	Swap of upper and lower bytes	_
		XTRCT	Extraction of the middle of registers connected	_

Classification	Types	Operation Code	Function	No. of Instructions
Arithmetic	26	ADD	Binary addition	40
operations		ADDC	Binary addition with carry	_
		ADDV	Binary addition with overflow check	_
		CMP/cond	Comparison	_
		CLIPS	Signed saturation value comparison	-
		CLIPU	Unsigned saturation value comparison	_
		DIVS	Signed division (32 ÷ 32)	_
		DIVU	Unsigned division (32 ÷ 32)	_
		DIV1	One-step division	_
		DIV0S	Initialization of signed one-step division	-
		DIV0U	Initialization of unsigned one-step division	-
		DMULS	Signed double-precision multiplication	-
		DMULU	Unsigned double-precision multiplication	_
		DT	Decrement and test	_
		EXTS	Sign extension	_
		EXTU	Zero extension	-
	MAC Multiply-and-accumulate, double-precision multiply-and-accumulate operation MUL Double-precision multiply operation	MAC	Multiply-and-accumulate, double-precision multiply-and-accumulate operation	_
		Double-precision multiply operation	_	
		MULR	Signed multiplication with result storage in Rn	_
		MULS	Signed multiplication	-
		MULU	Unsigned multiplication	_
		NEG	Negation	-
		NEGC	Negation with borrow	_
		SUB	Binary subtraction	_
		SUBC	Binary subtraction with borrow	_
		SUBV	Binary subtraction with underflow	

Classification	Types	Operation Code	Function	No. of Instructions
Logic	6	AND	Logical AND	14
operations		NOT	Bit inversion	-
		OR	Logical OR	-
		TAS	Memory test and bit set	-
		TST	Logical AND and T bit set	-
		XOR	Exclusive OR	-
Shift	12	ROTL	One-bit left rotation	16
		ROTR	One-bit right rotation	-
		ROTCL	One-bit left rotation with T bit	-
		ROTCR	One-bit right rotation with T bit	-
		SHAD	Dynamic arithmetic shift	-
		SHAL	One-bit arithmetic left shift	-
		SHAR	One-bit arithmetic right shift	-
		SHLD	Dynamic logical shift	-
		SHLL	One-bit logical left shift	-
		SHLLn	n-bit logical left shift	-
		SHLR	One-bit logical right shift	-
		SHLRn	n-bit logical right shift	-
Branch	10	BF	Conditional branch, conditional delayed branch (branch when T = 0)	15
		ВТ	Conditional branch, conditional delayed branch (branch when T = 1)	-
		BRA	Unconditional delayed branch	-
		BRAF	Unconditional delayed branch	=
		BSR	Delayed branch to subroutine procedure	=
		BSRF	Delayed branch to subroutine procedure	=
		JMP	Unconditional delayed branch	-
		JSR	Branch to subroutine procedure	-
			Delayed branch to subroutine procedure	
		RTS	Return from subroutine procedure	-
			Delayed return from subroutine procedure	
		RTV/N	Return from subroutine procedure with Rm \rightarrow R0 transfer	-

Classification	Types	Operation Code	Function	No. of Instructions
System	14	CLRT	T bit clear	36
control		CLRMAC	MAC register clear	_
		LDBANK	Register restoration from specified register bank entry	_
		LDC	Load to control register	_
		LDS	Load to system register	_
		NOP	No operation	
		RESBANK	Register restoration from register bank	
		RTE	Return from exception handling	_
		SETT	T bit set	_
		SLEEP	Transition to power-down mode	_
		STBANK	Register save to specified register bank entry	_
		STC	Store control register data	_
		STS	Store system register data	_
		TRAPA	Trap exception handling	_
Floating-point	19	FABS	Floating-point absolute value	48
instructions		FADD	Floating-point addition	_
		FCMP	Floating-point comparison	_
		FCNVDS	Conversion from double-precision to single-precision	_
		FCNVSD	Conversion from single-precision to double - precision	_
		FDIV	Floating-point division	_
		FLDI0	Floating-point load immediate 0	
		FLDI1	Floating-point load immediate 1	
		FLDS	Floating-point load into system register FPUL	_
		FLOAT	Conversion from integer to floating-point	
		FMAC	Floating-point multiply and accumulate operation	_
		FMOV	Floating-point data transfer	_
		FMUL	Floating-point multiplication	_
		FNEG	Floating-point sign inversion	_

Classification	Types	Operation Code	Function	No. of Instructions	
Floating-point 19		FSCHG	SZ bit inversion	48	
instructions		FSQRT	Floating-point square root	=	
		FSTS	Floating-point store from system register FPUL	=	
		FSUB	Floating-point subtraction	=	
		FTRC	Floating-point conversion with rounding to integer	-	
FPU-related	2	LDS	Load into floating-point system register	8	
CPU instructions		STS	Store from floating-point system register	-	
Bit	10	BAND	Bit AND	14	
manipulation		BCLR	Bit clear	-	
		BLD	Bit load	_	
		BOR	Bit OR	=	
		BSET	Bit set	=	
		BST	Bit store	_	
		BXOR	Bit exclusive OR	_	
		BANDNOT	Bit NOT AND	_	
		BORNOT	Bit NOT OR	_	
		BLDNOT	Bit NOT load	_	
Total:	112			253	

The table below shows the format of instruction codes, operation, and execution states. They are described by using this format according to their classification.

Indicated in MSB ↔ LSB order. [Legend]	Indicates summary of operation.	Value when no wait states are inserted.*1	Value of T bit after instruction is executed.
[Legend]			
3 1	[Legend]		Explanation of Symbols
mmmm: Source register	\rightarrow , \leftarrow : Transfer direction		—: No change
nnnn: Destination register 0000: R0 0001: R1 1111: R15 iiii: Immediate data dddd: Displacement	(xx): Memory operand M/Q/T: Flag bits in SR &: Logical AND of each bit : Logical OR of each bit ^: Exclusive logical OR of each bit ~: Logical NOT of each bit < <n: left="" n-bit="" shift<="" td=""><td></td><td></td></n:>		
mı nr	mmm: Source register nnn: Destination register 0000: R0 0001: R1 11111: R15 : Immediate data	mmm: Source register →, ←: Transfer direction nnn: Destination register (xx): Memory operand 0000: R0 00001: R1	mmm: Source register →, ←: Transfer direction nnn: Destination register (xx): Memory operand 0000: R0 0001: R1

Notes: 1. Instruction execution cycles: The execution cycles shown in the table are minimums. In practice, the number of instruction execution states will be increased in cases such as the following:

- a. When there is a conflict between an instruction fetch and a data access
- b. When the destination register of a load instruction (memory \rightarrow register) is the same as the register used by the next instruction.
- 2. Depending on the operand size, displacement is scaled by ×1, ×2, or ×4. For details, refer to the SH-2A, SH2A-FPU Software Manual.

2.4.2 Data Transfer Instructions

Table 2.11 Data Transfer Instructions

				Execu-		Compatibility		
Instruction	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
MOV	#imm,Rn	1110nnnniiiiiiii	$imm \rightarrow sign \ extension \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.W	@(disp,PC),Rn	1001nnnndddddddd	$(\operatorname{disp} \times 2 + \operatorname{PC}) \to \operatorname{sign}$ extension $\to \operatorname{Rn}$	1	_	Yes	Yes	Yes
MOV.L	@(disp,PC),Rn	1101nnnndddddddd	$(disp \times 4 + PC) \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV	Rm,Rn	0110nnnnmmmm0011	$Rm \rightarrow Rn$	1		Yes	Yes	Yes
MOV.B	Rm,@Rn	0010nnnnmmmm0000	$Rm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
MOV.W	Rm,@Rn	0010nnnnmmmm0001	$Rm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
MOV.L	Rm,@Rn	0010nnnnmmmm0010	$Rm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
MOV.B	@Rm,Rn	0110nnnnmmmm0000	$(Rm) \rightarrow sign \ extension \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.W	@Rm,Rn	0110nnnnmmmm0001	$(Rm) \rightarrow sign \ extension \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.L	@Rm,Rn	0110nnnnmmmm0010	$(Rm) \rightarrow Rn$	1		Yes	Yes	Yes
MOV.B	Rm,@-Rn	0010nnnnmmmm0100	$Rn-1 \rightarrow Rn, Rm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
MOV.W	Rm,@-Rn	0010nnnnmmmm0101	$Rn-2 \rightarrow Rn, Rm \rightarrow (Rn)$	1	_	Yes	Yes	Yes
MOV.L	Rm,@-Rn	0010nnnnmmmm0110	$Rn-4 \rightarrow Rn, Rm \rightarrow (Rn)$	1		Yes	Yes	Yes
MOV.B	@Rm+,Rn	0110nnnnmmmm0100	$(Rm) \rightarrow sign \ extension \rightarrow Rn,$ $Rm + 1 \rightarrow Rm$	1	_	Yes	Yes	Yes
MOV.W	@Rm+,Rn	0110nnnnmmmm0101	$(Rm) \rightarrow sign \ extension \rightarrow Rn,$ $Rm + 2 \rightarrow Rm$	1	_	Yes	Yes	Yes
MOV.L	@Rm+,Rn	0110nnnnmmmm0110	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	_	Yes	Yes	Yes
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	_	Yes	Yes	Yes
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmmdddd	$Rm \rightarrow (disp \times 4 + Rn)$	1	_	Yes	Yes	Yes
MOV.B	@ (disp,Rm),R0	10000100mmmmdddd	$(disp + Rm) \rightarrow sign extension$ $\rightarrow R0$	1	_	Yes	Yes	Yes
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	$ (\text{disp} \times 2 + \text{Rm}) \rightarrow \\ \text{sign extension} \rightarrow \text{R0} $	1	_	Yes	Yes	Yes
MOV.L	@(disp,Rm),Rn	0101nnnnmmmmdddd	$(disp \times 4 + Rm) \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.B	Rm,@(R0,Rn)	0000nnnnmmmm0100	$Rm \rightarrow (R0 + Rn)$	1	_	Yes	Yes	Yes
MOV.W	Rm,@(R0,Rn)	0000nnnnmmmm0101	$Rm \rightarrow (R0 + Rn)$	1	_	Yes	Yes	Yes

				Execu-		Compatibility		
Instruction		Instruction Code	Operation	tion Cycles	T Bit	SH2, t SH2E	SH4	SH-2A
MOV.L	Rm,@(R0,Rn)	0000nnnnmmmm0110	$Rm \rightarrow (R0 + Rn)$	1	_	Yes	Yes	Yes
MOV.B	@ (R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow$ sign extension $\rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.W	@(R0,Rm),Rn	0000nnnnmmmm1101	$(R0 + Rm) \rightarrow$ sign extension $\rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.L	@(R0,Rm),Rn	0000nnnnmmmm1110	$(R0 + Rm) \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.B	R0,@(disp,GBR)	11000000dddddddd	R0 → (disp + GBR)	1	_	Yes	Yes	Yes
MOV.W	R0,@(disp,GBR)	11000001dddddddd	$R0 \rightarrow (disp \times 2 + GBR)$	1	_	Yes	Yes	Yes
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (disp \times 4 + GBR)$	1	_	Yes	Yes	Yes
MOV.B	@(disp,GBR),R0	11000100dddddddd	$(disp + GBR) \rightarrow$ sign extension \rightarrow R0	1	_	Yes	Yes	Yes
MOV.W	@(disp,GBR),R0	11000101dddddddd	$(disp \times 2 + GBR)$ → sign extension → R0	1	_	Yes	Yes	Yes
MOV.L	@(disp,GBR),R0	11000110ddddddd	$(disp \times 4 + GBR) \rightarrow R0$	1	_	Yes	Yes	Yes
MOV.B	R0,@Rn+	0100nnnn10001011	$R0 \rightarrow (Rn), Rn + 1 \rightarrow Rn$	1	_			Yes
MOV.W	R0,@Rn+	0100nnnn10011011	$R0 \rightarrow (Rn), Rn + 2 \rightarrow Rn$	1	_			Yes
MOV.L	R0,@Rn+	0100nnnn10101011	$R0 \rightarrow Rn$), $Rn + 4 \rightarrow Rn$	1	_			Yes
MOV.B	@-Rm,R0	0100mmmm11001011	$Rm-1 \rightarrow Rm, (Rm) \rightarrow$ sign extension $\rightarrow R0$	1	_			Yes
MOV.W	@-Rm,R0	0100mmmm11011011	$Rm-2 \rightarrow Rm, (Rm) \rightarrow$ sign extension $\rightarrow R0$	1	_			Yes
MOV.L	@-Rm,R0	0100mmmm11101011	$Rm-4 \rightarrow Rm, (Rm) \rightarrow R0$	1	_			Yes
MOV.B	Rm,@(disp12,Rn)	0011nnnnmmmm0001	$Rm \rightarrow (disp + Rn)$	1	_			Yes
		0000dddddddddddd						
MOV.W	Rm,@(disp12,Rn)	0011nnnnmmmm0001	$Rm \rightarrow (disp \times 2 + Rn)$	1	_			Yes
		0001dddddddddddd						
MOV.L	Rm,@(disp12,Rn)	0011nnnnmmmm0001	$Rm \rightarrow (disp \times 4 + Rn)$	1	_			Yes
		0010dddddddddddd						
MOV.B	@(disp12,Rm),Rn	0011nnnnmmmm0001	$(disp + Rm) \rightarrow$	1	_			Yes
		0100dddddddddddd	sign extension \rightarrow Rn					
MOV.W	@(disp12,Rm),Rn	0011nnnnmmmm0001	$(disp \times 2 + Rm) \rightarrow$	1	_			Yes
		0101dddddddddddd	sign extension \rightarrow Rn					

				Execu-	Execu-		Compatibili			
Instruction	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A		
MOV.L	@(disp12,Rm),Rn	0011nnnnmmmm0001 0110dddddddddddd	$(disp \times 4 + Rm) \to Rn$	1	_			Yes		
MOVA	@(disp,PC),R0	11000111dddddddd	$disp \times 4 + PC \to R0$	1	_	Yes	Yes	Yes		
MOVI20	#imm20,Rn	0000nnnniiii0000	$imm \rightarrow sign \ extension \rightarrow Rn$	1	_			Yes		
		iiiiiiiiiiiiiiii								
MOVI20S	#imm20,Rn	0000nnnniiii0001	imm << 8 → sign extension	1	_			Yes		
		iiiiiiiiiiiiiiii	\rightarrow Rn							
MOVML.L	Rm,@-R15	0100mmmm11110001	R15-4 \rightarrow R15, Rm \rightarrow (R15) R15-4 \rightarrow R15, Rm-1 \rightarrow (R15) : R15-4 \rightarrow R15, R0 \rightarrow (R15)	1 to 16	_			Yes		
			Note: When Rm = R15, read Rm as PR							
MOVML.L	@R15+,Rn	0100nnnn11110101	$(R15) \rightarrow R0, R15 + 4 \rightarrow R15$ $(R15) \rightarrow R1, R15 + 4 \rightarrow R15$: $(R15) \rightarrow Rn$	1 to 16	_			Yes		
			Note: When Rn = R15, read Rn as PR							
MOVMU.L	Rm,@-R15	0100mmmm11110000	R15-4 \rightarrow R15, PR \rightarrow (R15) R15-4 \rightarrow R15, R14 \rightarrow (R15) : R15-4 \rightarrow R15, Rm \rightarrow (R15)	1 to 16	_			Yes		
			Note: When Rm = R15, read Rm as PR							
MOVMU.L	@R15+,Rn	0100nnnn11110100	$(R15) \rightarrow Rn, R15 + 4 \rightarrow R15$ $(R15) \rightarrow Rn + 1, R15 + 4 \rightarrow$ R15 :	1 to 16	_			Yes		
			$(R15) \rightarrow R14, R15 + 4 \rightarrow R15$							
			(R15) → PR							
			Note: When Rn = R15, read Rn as PR							
MOVRT	Rn	0000nnnn00111001	\sim T \rightarrow Rn	1	_			Yes		
MOVT	Rn	0000nnnn00101001	$T\toRn$	1	_	Yes	Yes	Yes		

				Execu-		Co	mpatik	oility
Instructio	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
MOVU.B	@(disp12,Rm),Rn	0011nnnnmmmm0001 1000ddddddddddddd	$(disp + Rm) \rightarrow$ zero extension $\rightarrow Rn$	1	_			Yes
MOVU.W	@(disp12,Rm),Rn	0011nnnnmmmm0001 1001ddddddddddddd	$(disp \times 2 + Rm) \rightarrow$ zero extension $\rightarrow Rn$	1	_			Yes
NOTT		000000001101000	$\sim T \rightarrow T$	1	Oper- ation result			Yes
PREF	@Rn	0000nnnn10000011	(Rn) → operand cache	1	_		Yes	Yes
SWAP.B	Rm,Rn	0110nnnnmmm1000	$Rm \rightarrow swap lower 2 bytes \rightarrow Rn$	1	_	Yes	Yes	Yes
SWAP.W	Rm,Rn	0110nnnnmmmm1001	$Rm \rightarrow swap \ upper \ and \ lower$ words $\rightarrow Rn$	1	_	Yes	Yes	Yes
XTRCT	Rm,Rn	0010nnnnmmmm1101	Middle 32 bits of Rm:Rn \rightarrow Rn	1	_	Yes	Yes	Yes

2.4.3 Arithmetic Operation Instructions

Table 2.12 Arithmetic Operation Instructions

				Execu-		Со	mpatil	oility
Instruction	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
ADD	Rm,Rn	0011nnnnmmmm1100	$Rn + Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	_	Yes	Yes	Yes
ADDC	Rm,Rn	0011nnnnmmmm1110	$Rn + Rm + T \rightarrow Rn, carry \rightarrow T$	1	Carry	Yes	Yes	Yes
ADDV	Rm,Rn	0011nnnnmmmm1111	$Rn + Rm \rightarrow Rn, overflow \rightarrow T$	1	Over- flow	Yes	Yes	Yes
CMP/EQ	#imm,R0	10001000iiiiiiii	When R0 = imm, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes
CMP/EQ	Rm,Rn	0011nnnnmmmm0000	When Rn = Rm, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/HS	Rm,Rn	0011nnnnmmmm0010	When Rn \geq Rm (unsigned), 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/GE	Rm,Rn	0011nnnnmmmm0011	When Rn \geq Rm (signed), 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/HI	Rm,Rn	0011nnnnmmmm0110	When Rn > Rm (unsigned), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes
CMP/GT	Rm,Rn	0011nnnnmmmm0111	When Rn > Rm (signed), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes
CMP/PL	Rn	0100nnnn00010101	When Rn > 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/PZ	Rn	0100nnnn00010001	When Rn \geq 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Com- parison result	Yes	Yes	Yes
CMP/STR	Rm,Rn	0010nnnnmmm1100	When any bytes are equal, $1 \to T$ Otherwise, $0 \to T$	1	Com- parison result	Yes	Yes	Yes

				Execu-		Compati		bility
Instruction	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
CLIPS.B	Rn	0100nnnn10010001	When Rn > (H'0000007F), (H'0000007F) \rightarrow Rn, 1 \rightarrow CS when Rn < (H'FFFFF80), (H'FFFFF80) \rightarrow Rn, 1 \rightarrow CS	1	_			Yes
CLIPS.W	Rn	0100nnnn10010101	When Rn > (H'00007FFF), (H'00007FFF) \rightarrow Rn, 1 \rightarrow CS When Rn < (H'FFFF8000), (H'FFFF8000) \rightarrow Rn, 1 \rightarrow CS	1	_			Yes
CLIPU.B	Rn	0100nnnn10000001	When Rn > (H'000000FF), (H'000000FF) → Rn, 1 → CS	1	_			Yes
CLIPU.W	Rn	0100nnnn10000101	When Rn > (H'0000FFFF), $ (\text{H'0000FFFF}) \rightarrow \text{Rn, 1} \rightarrow \text{CS} $	1	_			Yes
DIV1	Rm,Rn	0011nnnnmmmm0100	1-step division (Rn ÷ Rm)	1	Calcu- lation result	Yes	Yes	Yes
DIVOS	Rm,Rn	0010nnnnmmmm0111	MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M $^{\wedge}$ Q \rightarrow T	1	Calcu- lation result	Yes	Yes	Yes
DIV0U		000000000011001	$0 \rightarrow M/Q/T$	1	0	Yes	Yes	Yes
DIVS	R0,Rn	0100nnnn10010100	Signed operation of Rn \div R0 \rightarrow Rn 32 \div 32 \rightarrow 32 bits	36	_			Yes
DIVU	R0,Rn	0100nnnn10000100	Unsigned operation of Rn \div R0 \rightarrow Rn 32 \div 32 \rightarrow 32 bits	34	_			Yes
DMULS.L	Rm,Rn	0011nnnnmmmm1101	Signed operation of Rn \times Rm \rightarrow MACH, MACL $32 \times 32 \rightarrow 64$ bits	2	_	Yes	Yes	Yes
DMULU.L	Rm,Rn	0011nnnnmmmm0101	Unsigned operation of Rn \times Rm \rightarrow MACH, MACL $32 \times 32 \rightarrow 64$ bits	2	_	Yes	Yes	Yes
DT	Rn	0100nnnn00010000	$Rn - 1 \rightarrow Rn$ When Rn is 0, 1 \rightarrow T When Rn is not 0, 0 \rightarrow T	1	Compa -rison result	Yes	Yes	Yes
EXTS.B	Rm,Rn	0110nnnnmmm1110	Byte in Rm is sign-extended → Rn	1		Yes	Yes	Yes
EXTS.W	Rm,Rn	0110nnnnmmm1111	Word in Rm is $sign\text{-}extended \rightarrow Rn$	1		Yes	Yes	Yes

				Execu-		Compatibilit		
Instructio	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
EXTU.B	Rm,Rn	0110nnnnmmm1100	Byte in Rm is $ zero\text{-}extended \rightarrow Rn $	1	_	Yes	Yes	Yes
EXTU.W	Rm,Rn	0110nnnnmmmm1101	Word in Rm is zero-extended → Rn	1	_	Yes	Yes	Yes
MAC.L	@Rm+,@Rn+	0000nnnnmmm1111	Signed operation of (Rn) \times (Rm) + MAC \rightarrow MAC $32 \times 32 + 64 \rightarrow 64$ bits	4	_	Yes	Yes	Yes
MAC.W	@Rm+,@Rn+	0100nnnnmmmm1111	Signed operation of (Rn) \times (Rm) + MAC \rightarrow MAC 16 \times 16 + 64 \rightarrow 64 bits	3	_	Yes	Yes	Yes
MUL.L	Rm,Rn	0000nnnnmmmm0111	$Rn \times Rm \rightarrow MACL$ $32 \times 32 \rightarrow 32 \text{ bits}$	2	_	Yes	Yes	Yes
MULR	R0,Rn	0100nnnn10000000	$R0 \times Rn \rightarrow Rn$ $32 \times 32 \rightarrow 32 \text{ bits}$	2				Yes
MULS.W	Rm,Rn	0010nnnnmmm1111	Signed operation of Rn \times Rm \rightarrow MACL $16 \times 16 \rightarrow 32$ bits	1	_	Yes	Yes	Yes
MULU.W	Rm,Rn	0010nnnnmmmm1110	Unsigned operation of Rn \times Rm \rightarrow MACL 16 \times 16 \rightarrow 32 bits	1	_	Yes	Yes	Yes
NEG	Rm,Rn	0110nnnnmmmm1011	$0\text{-Rm} \to \text{Rn}$	1	_	Yes	Yes	Yes
NEGC	Rm,Rn	0110nnnnmmmm1010	$0\text{-Rm-T} \rightarrow \text{Rn, borrow} \rightarrow \text{T}$	1	Borrow	Yes	Yes	Yes
SUB	Rm,Rn	0011nnnnmmmm1000	$Rn\text{-}Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
SUBC	Rm,Rn	0011nnnnmmmm1010	$Rn-Rm-T \rightarrow Rn$, borrow $\rightarrow T$	1	Borrow	Yes	Yes	Yes
SUBV	Rm,Rn	0011nnnnmmmm1011	$Rn\text{-}Rm \to Rn, underflow \to T$	1	Over- flow	Yes	Yes	Yes

2.4.4 Logic Operation Instructions

Table 2.13 Logic Operation Instructions

				Execu-		Co	ompatil	oility
Instructi	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
AND	Rm,Rn	0010nnnnmmm1001	$Rn \& Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
AND	#imm,R0	11001001iiiiiiii	R0 & imm \rightarrow R0	1	_	Yes	Yes	Yes
AND.B	#imm,@(R0,GBR)	11001101iiiiiiii	(R0 + GBR) & imm \rightarrow (R0 + GBR)	3	_	Yes	Yes	Yes
NOT	Rm,Rn	0110nnnnmmmm0111	\sim Rm → Rn	1	_	Yes	Yes	Yes
OR	Rm,Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
OR	#imm,R0	11001011iiiiiii	R0 imm \rightarrow R0	1	_	Yes	Yes	Yes
OR.B	#imm,@(R0,GBR)	110011111iiiiiii	$(R0 + GBR) \mid imm \rightarrow$ (R0 + GBR)	3	_	Yes	Yes	Yes
TAS.B	@Rn	0100nnnn00011011	When (Rn) is 0, 1 \rightarrow T Otherwise, 0 \rightarrow T, 1 \rightarrow MSB of(Rn)	3	Test result	Yes	Yes	Yes
TST	Rm,Rn	0010nnnnmmmm1000	Rn & Rm When the result is 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Test result	Yes	Yes	Yes
TST	#imm,R0	11001000iiiiiiii	R0 & imm When the result is 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	1	Test result	Yes	Yes	Yes
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm When the result is 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	3	Test result	Yes	Yes	Yes
XOR	Rm,Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
XOR	#imm,R0	11001010iiiiiiii	$R0 \land imm \rightarrow R0$	1	_	Yes	Yes	Yes
XOR.B	#imm,@(R0,GBR)	11001110iiiiiii	$(R0 + GBR) \land imm \rightarrow$ (R0 + GBR)	3	_	Yes	Yes	Yes

2.4.5 Shift Instructions

Table 2.14 Shift Instructions

				Execu-		Co	mpatik	oility
Instruction	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
ROTL	Rn	0100nnnn00000100	$T \leftarrow Rn \leftarrow MSB$	1	MSB	Yes	Yes	Yes
ROTR	Rn	0100nnnn00000101	$LSB \to Rn \to T$	1	LSB	Yes	Yes	Yes
ROTCL	Rn	0100nnnn00100100	$T \leftarrow Rn \leftarrow T$	1	MSB	Yes	Yes	Yes
ROTCR	Rn	0100nnnn00100101	$T \to Rn \to T$	1	LSB	Yes	Yes	Yes
SHAD	Rm,Rn	0100nnnnmmm1100	When Rm \geq 0, Rn $<<$ Rm \rightarrow Rn When Rm $<$ 0, Rn $>>$ Rm \rightarrow [MSB \rightarrow Rn]	1	_		Yes	Yes
SHAL	Rn	0100nnnn00100000	$T \leftarrow Rn \leftarrow 0$	1	MSB	Yes	Yes	Yes
SHAR	Rn	0100nnnn00100001	$MSB \to Rn \to T$	1	LSB	Yes	Yes	Yes
SHLD	Rm,Rn	0100nnnnmmm1101	When Rm \geq 0, Rn $<<$ Rm \rightarrow Rn When Rm $<$ 0, Rn $>>$ Rm \rightarrow [0 \rightarrow Rn]	1	_		Yes	Yes
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB	Yes	Yes	Yes
SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1	LSB	Yes	Yes	Yes
SHLL2	Rn	0100nnnn00001000	$Rn \ll 2 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLL8	Rn	0100nnnn00011000	$Rn \ll 8 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLR8	Rn	0100nnnn00011001	$Rn \gg 8 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLL16	Rn	0100nnnn00101000	Rn << 16 → Rn	1	_	Yes	Yes	Yes
SHLR16	Rn	0100nnnn00101001	Rn >> 16 → Rn	1	_	Yes	Yes	Yes

2.4.6 Branch Instructions

Table 2.15 Branch Instructions

				Execu-		Co	ompatik	bility
				tion		SH2,		
Instruction	on 	Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A
BF	label	10001011dddddddd	When T = 0, disp \times 2 + PC \rightarrow PC, When T = 1, nop	3/1*	_	Yes	Yes	Yes
BF/S	label	10001111dddddddd	Delayed branch When T = 0, disp \times 2 + PC \rightarrow PC, When T = 1, nop	2/1*	_	Yes	Yes	Yes
ВТ	label	10001001dddddddd	When T = 1, disp \times 2 + PC \rightarrow PC, When T = 0, nop	3/1*	_	Yes	Yes	Yes
BT/S	label	10001101dddddddd	Delayed branch When T = 1, disp \times 2 + PC \rightarrow PC, When T = 0, nop	2/1*		Yes	Yes	Yes
BRA	label	1010dddddddddddd	Delayed branch, $disp \times 2 + PC \to PC$	2	_	Yes	Yes	Yes
BRAF	Rm	0000mmmm00100011	Delayed branch, Rm + PC → PC	2	_	Yes	Yes	Yes
BSR	label	1011dddddddddddd	Delayed branch, $PC \rightarrow PR$, disp \times 2 + $PC \rightarrow PC$	2	_	Yes	Yes	Yes
BSRF	Rm	0000mmmm00000011	Delayed branch, $PC \rightarrow PR$, $Rm + PC \rightarrow PC$	2	_	Yes	Yes	Yes
JMP	@Rm	0100mmmm00101011	Delayed branch, $Rm \rightarrow PC$	2	_	Yes	Yes	Yes
JSR	@Rm	0100mmmm00001011	Delayed branch, PC \rightarrow PR, Rm \rightarrow PC	2	_	Yes	Yes	Yes
JSR/N	@Rm	0100mmmm01001011	$PC-2 \rightarrow PR, Rm \rightarrow PC$	3	_			Yes
JSR/N	@ @ (disp8,TBR)	10000011dddddddd	$PC-2 \rightarrow PR$, (disp × 4 + TBR) \rightarrow PC	5	_			Yes
RTS		0000000000001011	Delayed branch, $PR \rightarrow PC$	2	_	Yes	Yes	Yes
RTS/N		000000001101011	$PR \rightarrow PC$	3	_			Yes
RTV/N	Rm	0000mmmm01111011	$Rm \rightarrow R0, PR \rightarrow PC$	3	_			Yes

Note: * One cycle when the program does not branch.

2.4.7 System Control Instructions

Table 2.16 System Control Instructions

				Execu-		Co	mpatib	oility
				tion		SH2,		
Instruction	n	Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A
CLRT		000000000001000	$0 \rightarrow T$	1	0	Yes	Yes	Yes
CLRMAC		000000000101000	$0 \rightarrow MACH, MACL$	1	_	Yes	Yes	Yes
LDBANK	@Rm,R0	0100mmmm11100101	(Specified register bank entry) $\rightarrow R0$	6	_			Yes
LDC	Rm,SR	0100mmmm00001110	$Rm \to SR$	3	LSB	Yes	Yes	Yes
LDC	Rm,TBR	0100mmmm01001010	$Rm \to TBR$	1	_			Yes
LDC	Rm,GBR	0100mmmm00011110	$Rm \to GBR$	1		Yes	Yes	Yes
LDC	Rm,VBR	0100mmmm00101110	$Rm \rightarrow VBR$	1		Yes	Yes	Yes
LDC.L	@Rm+,SR	0100mmmm00000111	$(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$	5	LSB	Yes	Yes	Yes
LDC.L	@Rm+,GBR	0100mmmm00010111	$(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
LDC.L	@Rm+,VBR	0100mmmm00100111	$(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$	1		Yes	Yes	Yes
LDS	Rm,MACH	0100mmmm00001010	$Rm \to MACH$	1	_	Yes	Yes	Yes
LDS	Rm,MACL	0100mmmm00011010	$Rm \rightarrow MACL$	1	_	Yes	Yes	Yes
LDS	Rm,PR	0100mmmm00101010	$Rm \rightarrow PR$	1	_	Yes	Yes	Yes
LDS.L	@Rm+,MACH	0100mmmm00000110	$(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
LDS.L	@Rm+,MACL	0100mmmm00010110	$(Rm) \rightarrow MACL, Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
LDS.L	@Rm+,PR	0100mmmm00100110	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	1		Yes	Yes	Yes
NOP		0000000000001001	No operation	1	_	Yes	Yes	Yes
RESBANK		0000000001011011	Bank → R0 to R14, GBR, MACH, MACL, PR	9*	_			Yes
RTE		0000000000101011	Delayed branch, stack area → PC/SR	6	_	Yes	Yes	Yes
SETT		000000000011000	1 → T	1	1	Yes	Yes	Yes
SLEEP		000000000011011	Sleep	5	_	Yes	Yes	Yes
STBANK	R0,@Rn	0100nnnn11100001	R0 → (specified register bank entry)	7	_			Yes
STC	SR,Rn	0000nnnn00000010	$SR \rightarrow Rn$	2	_	Yes	Yes	Yes
STC	TBR,Rn	0000nnnn01001010	$TBR \rightarrow Rn$	1	_			Yes

				Execu-		Compa		oility
Instruction	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
STC	GBR,Rn	0000nnnn00010010	$GBR \to Rn$	1	_	Yes	Yes	Yes
STC	VBR,Rn	0000nnnn00100010	$VBR \rightarrow Rn$	1	_	Yes	Yes	Yes
STC.L	SR,@-Rn	0100nnnn00000011	$Rn-4 \rightarrow Rn, SR \rightarrow (Rn)$	2	_	Yes	Yes	Yes
STC.L	GBR,@-Rn	0100nnnn00010011	$Rn-4 \rightarrow Rn, GBR \rightarrow (Rn)$	1	_	Yes	Yes	Yes
STC.L	VBR,@-Rn	0100nnnn00100011	$Rn-4 \rightarrow Rn, VBR \rightarrow (Rn)$	1	_	Yes	Yes	Yes
STS	MACH,Rn	0000nnnn00001010	MACH → Rn	1	_	Yes	Yes	Yes
STS	MACL,Rn	0000nnnn00011010	MACL → Rn	1	_	Yes	Yes	Yes
STS	PR,Rn	0000nnnn00101010	$PR \rightarrow Rn$	1	_	Yes	Yes	Yes
STS.L	MACH,@-Rn	0100nnnn00000010	$Rn-4 \rightarrow Rn, MACH \rightarrow (Rn)$	1	_	Yes	Yes	Yes
STS.L	MACL,@-Rn	0100nnnn00010010	$Rn-4 \rightarrow Rn, MACL \rightarrow (Rn)$	1	_	Yes	Yes	Yes
STS.L	PR,@-Rn	0100nnnn00100010	$Rn-4 \rightarrow Rn, PR \rightarrow (Rn)$	1	_	Yes	Yes	Yes
TRAPA	#imm	11000011iiiiiiii	PC/SR → stack area, (imm × 4 + VBR) → PC	5	_	Yes	Yes	Yes

Notes: 1. Instruction execution cycles: The execution cycles shown in the table are minimums. In practice, the number of instruction execution states in cases such as the following:

- a. When there is a conflict between an instruction fetch and a data access
- b. When the destination register of a load instruction (memory \rightarrow register) is the same as the register used by the next instruction.
- * In the event of bank overflow, the number of cycles is 19.

2.4.8 Floating-Point Operation Instructions

Table 2.17 Floating-Point Operation Instructions

						Compatibility			
Instruction	1	Instruction Code	Operation	Execu- tion Cycles	T Bit	SH2E	SH4	SH-2A/ SH2A- FPU	
FABS	FRn	1111nnnn01011101	$ FRn \rightarrow FRn$	1	_	Yes	Yes	Yes	
FABS	DRn	1111nnn001011101	$ DRn \to DRn$	1			Yes	Yes	
FADD	FRm, FRn	1111nnnnmmmm0000	$FRn + FRm \rightarrow FRn$	1	_	Yes	Yes	Yes	
FADD	DRm, DRn	1111nnn0mmm00000	$DRn + DRm \rightarrow DRn$	6	_		Yes	Yes	
FCMP/EQ	FRm, FRn	1111nnnnmmm0100	(FRn = FRm)? 1:0 → T	1	Com- parison result	Yes	Yes	Yes	
FCMP/EQ	DRm, DRn	1111nnn0mmm00100	(DRn = DRm)? 1:0 → T	2	Com- parison result		Yes	Yes	
FCMP/GT	FRm, FRn	1111nnnnmmmm0101	(FRn > FRm)? $1:0 \rightarrow T$	1	Com- parison result	Yes	Yes	Yes	
FCMP/GT	DRm, DRn	1111nnn0mmm00101	(DRn > DRm)? 1:0 → T	2	Com- parison result		Yes	Yes	
FCNVDS	DRm, FPUL	1111mmm010111101	(float) DRm \rightarrow FPUL	2	_		Yes	Yes	
FCNVSD	FPUL, DRn	1111nnn010101101	(double) FPUL \rightarrow DRn	2	_		Yes	Yes	
FDIV	FRm, FRn	1111nnnnmmmm0011	$FRn/FRm \to FRn$	10	_	Yes	Yes	Yes	
FDIV	DRm, DRn	1111nnn0mmm00011	$DRn/DRm \to DRn$	23	_		Yes	Yes	
FLDI0	FRn	1111nnnn10001101	$0 \times 00000000 \rightarrow FRn$	1	_	Yes	Yes	Yes	
FLDI1	FRn	1111nnnn10011101	$0 \times 3F800000 \rightarrow FRn$	1	_	Yes	Yes	Yes	
FLDS	FRm, FPUL	1111mmmm00011101	$FRm \to FPUL$	1	_	Yes	Yes	Yes	
FLOAT	FPUL,FRn	1111nnnn00101101	(float)FPUL \rightarrow FRn	1	_	Yes	Yes	Yes	
FLOAT	FPUL,DRn	1111nnn000101101	$(double)FPUL \to DRn$	2	_		Yes	Yes	
FMAC	FR0,FRm,FRn	1111nnnnmmmm1110	$FR0 \times FRm+FRn \rightarrow$ FRn	1	_	Yes	Yes	Yes	
FMOV	FRm, FRn	1111nnnnmmm1100	$FRm \to FRn$	1	-	Yes	Yes	Yes	
FMOV	DRm, DRn	1111nnn0mmm01100	$DRm \to DRn$	2	_		Yes	Yes	

						Co	mpatibi	ility
Instructio	n	Instruction Code	Operation	Execu- tion Cycles	T Bit	SH2E	SH4	SH-2A/ SH2A- FPU
FMOV.S	@(R0, Rm), FRn	1111nnnnmmmm0110	$(R0 + Rm) \rightarrow FRn$	1	_	Yes	Yes	Yes
FMOV.D	@(R0, Rm), DRn	1111nnn0mmmm0110	$(R0 + Rm) \rightarrow DRn$	2	_		Yes	Yes
FMOV.S	@Rm+, FRn	1111nnnnmmmm1001	$(Rm) \rightarrow FRn, Rm+=4$	1	_	Yes	Yes	Yes
FMOV.D	@Rm+, DRn	1111nnn0mmmm1001	$(Rm) \rightarrow DRn, Rm += 8$	2	=		Yes	Yes
FMOV.S	@Rm, FRn	1111nnnnmmmm1000	$(Rm) \rightarrow FRn$	1	_	Yes	Yes	Yes
FMOV.D	@Rm, DRn	1111nnn0mmmm1000	$(Rm) \rightarrow DRn$	2	_		Yes	Yes
FMOV.S	@(disp12,Rm),FRn	0011nnnnmmmm0001	$(disp \times 4 + Rm) \to FRn$	1	_			Yes
		0111dddddddddddd						
FMOV.D	@(disp12,Rm),DRn	0011nnn0mmmm0001	$(disp \times 8 + Rm) \to DRn$	2	_			Yes
		0111dddddddddddd						
FMOV.S	FRm, @(R0,Rn)	1111nnnnmmmm0111	$FRm \rightarrow (R0 + Rn)$	1	_	Yes	Yes	Yes
FMOV.D	DRm, @(R0,Rn)	1111nnnnmmm00111	$DRm \to (R0 + Rn)$	2	_		Yes	Yes
FMOV.S	FRm, @-Rn	1111nnnnmmmm1011	Rn-=4, FRm \rightarrow (Rn)	1	_	Yes	Yes	Yes
FMOV.D	DRm, @-Rn	1111nnnnmmm01011	Rn-=8, DRm \rightarrow (Rn)	2	_		Yes	Yes
FMOV.S	FRm, @Rn	1111nnnnmmmm1010	$FRm \to (Rn)$	1	_	Yes	Yes	Yes
FMOV.D	DRm, @Rn	1111nnnnmmm01010	$DRm \to (Rn)$	2	_		Yes	Yes
FMOV.S @(disp12,	FRm, Rn)	0011nnnnmmmm0001 0011dddddddddddd	$FRm \to (disp \times 4 + Rn)$	1	_			Yes
FMOV.D @(disp12,	DRm, Rn)	0011nnnnmmm00001 0011dddddddddddd	$DRm \to (disp \times 8 + Rn)$	2	_			Yes
FMUL	FRm, FRn	1111nnnnmmmm0010	$FRn \times FRm \rightarrow FRn$	1	_	Yes	Yes	Yes
FMUL	DRm, DRn	1111nnn0mmm00010	$DRn \times DRm \to DRn$	6	_		Yes	Yes
FNEG	FRn	1111nnnn01001101	-FRn → FRn	1	_	Yes	Yes	Yes
FNEG	DRn	1111nnn001001101	-DRn → DRn	1	_		Yes	Yes
FSCHG		11110011111111101	FPSCR.SZ=~FPSCR.S Z	1	_		Yes	Yes
FSQRT	FRn	1111nnnn01101101	$\sqrt{FRn} \rightarrow FRn$	9	_		Yes	Yes
FSQRT	DRn	1111nnn001101101	$\sqrt{DRn} \to DRn$	22			Yes	Yes
FSTS	FPUL,FRn	1111nnnn00001101	$FPUL \to FRn$	1		Yes	Yes	Yes
FSUB	FRm, FRn	1111nnnnmmmm0001	$FRn ext{-}FRm o FRn$	1	_	Yes	Yes	Yes

						Compatibility			
Instruction	on	Instruction Code	Operation	Execu- tion Cycles		SH2E	SH4	SH-2A/ SH2A- FPU	
FSUB	DRm, DRn	1111nnn0mmm00001	$DRn\text{-}DRm\toDRn$	6	_		Yes	Yes	
FTRC	FRm, FPUL	1111mmmm00111101	$(long)FRm \to FPUL$	1	_	Yes	Yes	Yes	
FTRC	DRm, FPUL	1111mmm000111101	$(long)DRm \to FPUL$	2	_		Yes	Yes	

2.4.9 FPU-Related CPU Instructions

Table 2.18 FPU-Related CPU Instructions

						Compatibility			
Instructio	n	Instruction Code	Operation	Execu- tion Cycles	T Bit	SH2E	SH4	SH-2A/ SH2A- FPU	
LDS	Rm,FPSCR	0100mmmm01101010	$Rm \to FPSCR$	1	_	Yes	Yes	Yes	
LDS	Rm,FPUL	0100mmmm01011010	$Rm \to FPUL$	1	_	Yes	Yes	Yes	
LDS.L	@Rm+, FPSCR	0100mmmm01100110	$(Rm) \rightarrow FPSCR, Rm+=4$	1	_	Yes	Yes	Yes	
LDS.L	@Rm+, FPUL	0100mmmm01010110	$(Rm) \rightarrow FPUL, Rm+=4$	1	_	Yes	Yes	Yes	
STS	FPSCR, Rn	0000nnnn01101010	$FPSCR \to Rn$	1	_	Yes	Yes	Yes	
STS	FPUL,Rn	0000nnnn01011010	$FPUL \to Rn$	1	_	Yes	Yes	Yes	
STS.L	FPSCR,@-Rn	0100nnnn01100010	Rn-=4, FPCSR \rightarrow (Rn)	1	_	Yes	Yes	Yes	
STS.L	FPUL,@-Rn	0100nnnn01010010	Rn-=4, FPUL \rightarrow (Rn)	1	_	Yes	Yes	Yes	

2.4.10 Bit Manipulation Instructions

Table 2.19 Bit Manipulation Instructions

				Execu-		Compatibility		
				tion		SH2,		
Instruction		Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A
BAND.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) & T \rightarrow	3	Ope-			Yes
		0100dddddddddddd			ration result			
BANDNOT.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	~(imm of (disp + Rn)) & T \rightarrow T	3	Ope-			Yes
		1100dddddddddddd			ration			
					result			
BCLR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$0 \rightarrow \text{(imm of (disp + Rn))}$	3	_			Yes
		0000dddddddddddd						
BCLR	#imm3,Rn	10000110nnnn0iii	$0 \to imm \ of \ Rn$	1	_			Yes
BLD.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) \rightarrow	3	Ope-			Yes
		0011dddddddddddd			ration			
					result			.,
BLD	#imm3,Rn	10000111nnnn1iii	imm of Rn \rightarrow T	1	Ope- ration			Yes
					result			
BLDNOT.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	~(imm of (disp + Rn))	3	Ope-			Yes
		1011dddddddddddd	\rightarrow T		ration			
					result			
BOR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) $\mid T \rightarrow T$	3	Ope- ration			Yes
		0101dddddddddddd			result			
BORNOT.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	~(imm of (disp + Rn)) $\mid T \rightarrow T$	3	Ope-			Yes
		1101dddddddddddd			ration			
					result			
BSET.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$1 \rightarrow (\text{ imm of (disp + Rn)})$	3	_			Yes
		0001dddddddddddd						
BSET	#imm3,Rn	10000110nnnn1iii	$1 \to imm \ of \ Rn$	1	_			Yes
BST.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$T \rightarrow \text{(imm of (disp + Rn))}$	3	_			Yes
		0010dddddddddddd						
BST	#imm3,Rn	10000111nnnn0iii	$T \to imm \; of \; Rn$	1	_			Yes
BXOR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) $^{\wedge}$ T \rightarrow T	3	Ope-			Yes
		0110dddddddddddd			ration			
					result			

2.5 Processing States

The CPU has four processing states: reset, exception handling, program execution, and power-down. Figure 2.6 shows the transitions between the states.




Figure 2.6 Transitions between Processing States

(1) Reset State

In the reset state, the CPU is reset. There are two kinds of reset, power-on reset and manual reset.

(2) Exception Handling State

The exception handling state is a transient state that occurs when exception handling sources such as resets or interrupts alter the CPU's processing state flow.

For a reset, the initial values of the program counter (PC) (execution start address) and stack pointer (SP) are fetched from the exception handling vector table and stored; the CPU then branches to the execution start address and execution of the program begins.

For an interrupt, the stack pointer (SP) is accessed and the program counter (PC) and status register (SR) are saved to the stack area. The exception service routine start address is fetched from the exception handling vector table; the CPU then branches to that address and the program starts executing, thereby entering the program execution state.

(3) Program Execution State

In the program execution state, the CPU sequentially executes the program.

(4) Power-Down State

In the power-down state, the CPU stops operating to reduce power consumption. The SLEEP instruction places the CPU in sleep mode, software standby mode, or deep standby mode.

Section 3 Floating-Point Unit (FPU)

3.1 **Features**

The FPU has the following features.

- Conforms to IEEE754 standard
- 16 single-precision floating-point registers (can also be referenced as eight double-precision registers)
- Two rounding modes: Round to nearest and round to zero
- Denormalization modes: Flush to zero
- Five exception sources: Invalid operation, divide by zero, overflow, underflow, and inexact
- Comprehensive instructions: Single-precision, double-precision, and system control

3.2 Data Formats

3.2.1 Floating-Point Format

A floating-point number consists of the following three fields:

- Sign (s)
- Exponent (e)
- Fraction (f)

This LSI can handle single-precision and double-precision floating-point numbers, using the formats shown in figures 3.1 and 3.2.




Figure 3.1 Format of Single-Precision Floating-Point Number



Figure 3.2 Format of Double-Precision Floating-Point Number

The exponent is expressed in biased form, as follows:

$$e = E + bias$$

The range of unbiased exponent E is $E_{\text{min}}-1$ to $E_{\text{max}}+1$. The two values $E_{\text{min}}-1$ and $E_{\text{max}}+1$ are distinguished as follows. $E_{\text{min}}-1$ indicates zero (both positive and negative sign) and a denormalized number, and $E_{\text{max}}+1$ indicates positive or negative infinity or a non-number (NaN). Table 3.1 shows E_{min} and E_{max} values.

Table 3.1 **Floating-Point Number Formats and Parameters**

Parameter	Single-Precision	Double-Precision	
Total bit width	32 bits	64 bits	
Sign bit	1 bit	1 bit	
Exponent field	8 bits	11 bits	
Fraction field	23 bits	52 bits	
Precision	24 bits	53 bits	
Bias	+127	+1023	
E _{max}	+127	+1023	
E _{min}	-126	-1022	

Floating-point number value v is determined as follows:

If $E = E_{max} + 1$ and $f \ne 0$, v is a non-number (NaN) irrespective of sign s

If $E = E_{max} + 1$ and f = 0, $v = (-1)^s$ (infinity) [positive or negative infinity]

If $E_{min} \le E \le E_{max}$, $v = (-1)^s 2^E (1.f)$ [normalized number]

If $E = E_{min} - 1$ and $f \neq 0$, $v = (-1)^{s}2^{Emin}$ (0.f) [denormalized number]

If $E = E_{min} - 1$ and f = 0, $v = (-1)^{s}0$ [positive or negative zero]

Table 3.2 shows the ranges of the various numbers in hexadecimal notation.

Table 3.2 Floating-Point Ranges

Туре	Single-Precision	Double-Precision
Signaling non-number	H'7FFF FFFF to H'7FC0 0000	H'7FFF FFFF FFFF FFFF to H'7FF8 0000 0000 0000
Quiet non-number	H'7FBF FFFF to H'7F80 0001	H'7FF7 FFFF FFFF FFFF to H'7FF0 0000 0000 0001
Positive infinity	H'7F80 0000	H'7FF0 0000 0000 0000
Positive normalized number	H'7F7F FFFF to H'0080 0000	H'7FEF FFFF FFFF FFFF to H'0010 0000 0000 0000
Positive denormalized number	H'007F FFFF to H'0000 0001	H'000F FFFF FFFF FFFF to H'0000 0000 0000 0001
Positive zero	H'0000 0000	H'0000 0000 0000 0000
Negative zero	H'8000 0000	H'8000 0000 0000 0000
Negative denormalized number	H'8000 0001 to H'807F FFFF	H'8000 0000 0000 0001 to H'800F FFFF FFFF FFFF
Negative normalized number	H'8080 0000 to H'FF7F FFFF	H'8010 0000 0000 0000 to H'FFEF FFFF FFFF
Negative infinity	H'FF80 0000	H'FFF0 0000 0000 0000
Quiet non-number	H'FF80 0001 to H'FFBF FFFF	H'FFF0 0000 0000 0001 to H'FFF7 FFFF FFFF FFFF
Signaling non-number	H'FFC0 0000 to H'FFFF FFFF	H'FFF8 0000 0000 0000 to H'FFFF FFFF FFFF

3.2.2 Non-Numbers (NaN)

Figure 3.3 shows the bit pattern of a non-number (NaN). A value is NaN in the following case:

• Sign bit: Don't care

• Exponent field: All bits are 1

• Fraction field: At least one bit is 1

The NaN is a signaling NaN (sNaN) if the MSB of the fraction field is 1, and a quiet NaN (qNaN) if the MSB is 0.




Figure 3.3 Single-Precision NaN Bit Pattern

An sNaN is input in an operation, except copy, FABS, and FNEG, that generates a floating-point value.

- When the EN.V bit in FPSCR is 0, the operation result (output) is a qNaN.
- When the EN.V bit in FPSCR is 1, an invalid operation exception will generate FPU exception processing. In this case, the contents of the operation destination register are unchanged.

If a qNaN is input in an operation that generates a floating-point value, and an sNaN has not been input in that operation, the output will always be a qNaN irrespective of the setting of the EN.V bit in FPSCR. An exception will not be generated in this case.

The qNAN values as operation results are as follows:

- Single-precision qNaN: H'7FBF FFFF
- Double-precision qNaN: H'7FF7 FFFF FFFF FFFF

See the individual instruction descriptions for details of floating-point operations when a non-number (NaN) is input.

3.2.3 Denormalized Numbers

For a denormalized number floating-point value, the exponent field is expressed as 0, and the fraction field as a non-zero value.

In the SH2A-FPU, the DN bit in the status register FPSCR is always set to 1, therefore a denormalized number (source operand or operation result) is always flushed to 0 in a floating-point operation that generates a value (an operation other than copy, FNEG, or FABS).

When the DN bit in FPSCR is 0, a denormalized number (source operand or operation result) is processed as it is. See the individual instruction descriptions for details of floating-point operations when a denormalized number is input.

3.3 **Register Descriptions**

3.3.1 **Floating-Point Registers**

Figure 3.4 shows the floating-point register configuration. There are sixteen 32-bit floating-point registers FPR0 to FPR15, referenced by specifying FR0 to FR15, DR0/2/4/6/8/10/12/14. The correspondence between FRPn and the reference name is determined by the PR and SZ bits in FPSCR. Refer figure 3.4.

- 1. Floating-point registers, FPRi (16 registers) FPR0 to FPR15
- 2. Single-precision floating-point registers, FRi (16 registers) FR0 to FR15 indicate FPR0 to FPR15
- 3. Double-precision floating-point registers or single-precision floating-point vector registers in pairs, DRi (8 registers)

A DR register comprises two FR registers.

```
DR0 = \{FR0, FR1\}, DR2 = \{FR2, FR3\}, DR4 = \{FR4, FR5\}, DR6 = \{FR6, FR7\},
DR8 = \{FR8, FR9\}, DR10 = \{FR10, FR11\}, DR12 = \{FR12, FR13\}, DR14 = \{FR14, FR15\}
```




Figure 3.4 **Floating-Point Registers**

3.3.2 Floating-Point Status/Control Register (FPSCR)

FPSCR is a 32-bit register that controls floating-point instructions, sets FPU exceptions, and selects the rounding mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	QIS	-	SZ	PR	DN	Ca	use
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
R/W:	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R/W	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Ca	use				Enable					Flag			RM1	RM0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						

Bit	Bit Name	Initial Value	R/W	Description
	Dit Name			Description
31 to 23	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
22	QIS	0	R/W	Nonnunerical Processing Mode
				0: Processes qNaN or $\pm \infty$ as such
				1: Treats qNaN or $\pm \infty$ as the same as sNaN (valid only when FPSCR.Enable.V = 1)
21	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
20	SZ	0	R/W	Transfer Size Mode
				0: Data size of FMOV instruction is 32-bits
				1: Data size of FMOV instruction is a 32-bit register pair (64 bits)
19	PR	0	R/W	Precision Mode
				Floating-point instructions are executed as single- precision operations
				 Floating-point instructions are executed as double- precision operations (graphics support instructions are undefined)
18	DN	1	R	Denormalization Mode (Always fixed to 1 in SH2A-FPU)
				1: Denormalized number is treated as zero

		Initial		
Bit	Bit Name	Value	R/W	Description
17 to 12	Cause	H'00	R/W	FPU Exception Cause Field
11 to 7	Enable	H'00	R/W	FPU Exception Enable Field
6 to 2	Flag	H'00	R/W	FPU Exception Flag Field
				Each time floating-point operation instruction is executed, the FPU exception cause field is cleared to 0 first. When an FPU exception on floating-point operation occurs, the bits corresponding to the FPU exception cause field and FPU exception flag field are set to 1. The FPU exception flag field remains set to 1 until it is cleared to 0 by software.
				As the bits corresponding to FPU exception enable filed are sets to 1, FPU exception processing occurs.
				For bit allocations of each field, see table 3.3.
1	RM1	0	R/W	Rounding Mode
0	RM0	1	R/W	These bits select the rounding mode.
				00: Round to Nearest
				01: Round to Zero
				10: Reserved
				11: Reserved

Table 3.3 Bit Allocation for FPU Exception Handling

Field Nam	ne	FPU Error (E)	Invalid Operation (V)	Division by Zero (Z)	Overflow (O)	Underflow (U)	Inexact (I)
Cause	FPU exception cause field	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
Enable	FPU exception enable field	None	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7
Flag	FPU exception flag field	None	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2

Note: No FPU error occurs in the SH2A-FPU.

3.3.3 Floating-Point Communication Register (FPUL)

Information is transferred between the FPU and CPU via FPUL. FPUL is a 32-bit system register that is accessed from the CPU side by means of LDS and STS instructions. For example, to convert the integer stored in general register R1 to a single-precision floating-point number, the processing flow is as follows:

 $R1 \rightarrow (LDS \text{ instruction}) \rightarrow FPUL \rightarrow (single-precision FLOAT instruction}) \rightarrow FR1$

3.4 Rounding

In a floating-point instruction, rounding is performed when generating the final operation result from the intermediate result. Therefore, the result of combination instructions such as FMAC will differ from the result when using a basic instruction such as FADD, FSUB, or FMUL. Rounding is performed once in FMAC, but twice in FADD, FSUB, and FMUL.

Which of the two rounding methods is to be used is determined by the RM bits in FPSCR.

FPSCR.RM[1:0] = 00: Round to Nearest FPSCR.RM[1:0] = 01: Round to Zero

(1) Round to Nearest

The operation result is rounded to the nearest expressible value. If there are two nearest expressible values, the one with an LSB of 0 is selected.

If the unrounded value is $2^{\text{Emax}} (2 - 2^{-P})$ or more, the result will be infinity with the same sign as the unrounded value. The values of Emax and P, respectively, are 127 and 24 for single-precision, and 1023 and 53 for double-precision.

(2) Round to Zero

The digits below the round bit of the unrounded value are discarded.

If the unrounded value is larger than the maximum expressible absolute value, the value will become the maximum expressible absolute value.

3.5 FPU Exceptions

3.5.1 FPU Exception Sources

FPU exceptions may occur on floating-point operation instruction and the exception sources are as follows:

- FPU error (E): When FPSCR.DN = 0 and a denormalized number is input (No error occurs in the SH2A-FPU)
- Invalid operation (V): In case of an invalid operation, such as NaN input
- Division by zero (Z): Division with a zero divisor
- Overflow (O): When the operation result overflows
- Underflow (U): When the operation result underflows
- Inexact exception (I): When overflow, underflow, or rounding occurs

The FPU exception cause field in FPSCR contains bits corresponding to all of above sources E, V, Z, O, U, and I, and the FPU exception flag and enable fields in FPSCR contain bits corresponding to sources V, Z, O, U, and I, but not E. Thus, FPU errors cannot be disabled.

When an FPU exception occurs, the corresponding bit in the FPU exception cause field is set to 1, and 1 is added to the corresponding bit in the FPU exception flag field. When an FPU exception does not occur, the corresponding bit in the FPU exception cause field is cleared to 0, but the corresponding bit in the FPU exception flag field remains unchanged.

3.5.2 FPU Exception Handling

FPU exception handling is initiated in the following cases:

- FPU error (E): FPSCR.DN = 0 and a denormalized number is input (No error occurs in the SH2A-FPU)
- Invalid operation (V): FPSCR.Enable.V = 1 and invalid operation
- Division by zero (Z): FPSCR.Enable.Z = 1 and division with a zero divisor
- Overflow (O): FPSCR.Enable.O = 1 and instruction with possibility of operation result overflow
- Underflow (U): FPSCR.Enable.U = 1 and instruction with possibility of operation result underflow
- Inexact exception (I): FPSCR.Enable.I = 1 and instruction with possibility of inexact operation result

These possibilities of each exceptional handling on floating-point operation are shown in the individual instruction descriptions. All exception events that originate in the floating-point operation are assigned as the same FPU exceptional handling event. The meaning of an exception generated by floating-point operation is determined by software by reading from FPSCR and interpreting the information it contains. Also, the destination register is not changed when FPU exception handling operation occurs.

Except for the above, the FPU disables exception handling. In every processing, the bit corresponding to source V, Z, O, U, or I is set to 1, and a default value is generated as the operation result.

- Invalid operation (V): qNaN is generated as the result.
- Division by zero (Z): Infinity with the same sign as the unrounded value is generated.
- Overflow (O):
 - When rounding mode = RZ, the maximum normalized number, with the same sign as the unrounded value, is generated.
 - When rounding mode = RN, infinity with the same sign as the unrounded value is generated.
- Underflow (U):
 Zero with the same sign as the unrounded value is generated.
- Inexact exception (I): An inexact result is generated.

Section 4 Boot Mode

This LSI can be booted from the memory connected to the CS0 space and the serial flash memory.

4.1 **Features**

Two boot modes

Boot mode 0: Boots the LSI from the memory connected to the CS0 space

Boot mode 1: Boots the LSI from the serial flash memory

4.2 **Boot Mode and Pin Function Setting**

This LSI can determine the boot mode using external pins when \overline{RES} is low. The external pin settings for selecting the boot mode are shown in table 4.1.

Table 4.1 External Pin (MD BOOT) Settings and Corresponding Boot Modes

MD_BOOT	Boot Mode
0	Boot mode 0
	Boots the LSI from the memory connected to the CS0 space.
1	Boot mode 1
	Boots the LSI from the serial flash memory connected to channel 0 (PF3 to PF0) of the Renesas serial peripheral interface, though does not boot from the serial flash memory connected to channel 0 (PB18 to PB15).

4.3 Operation

4.3.1 Boot Mode 0

In boot mode 0, this LSI is booted from the memory connected to the CS0 space. In this mode, this LSI operates as follows:

After the power-on reset is canceled, the initial value (execution start address) of the program counter (PC) and the initial value of the stack pointer (SP) are fetched from the exception handling vector table located in the memory connected to the CS0 space, then program execution is started.

4.3.2 Boot Mode 1

In boot mode 1, booting up is from serial flash memory, which is connected to channel 0 of the Renesas serial peripheral interface. The flow of initiation in boot mode 1 is as described below.

(1) Execution from On-Chip ROM of the Program for Boot Initiation

After release from the power-on reset state, the CPU executes the boot initiation program that has been stored in on-chip ROM (and is not publicly disclosed).

(2) Transfer of the Loader Program

Starting with transfer from the respective first locations, the 8-KB loader program is transferred from serial flash memory, which is connected to channel 0 of the Renesas serial peripheral interface, to high-speed on-chip RAM.

Transfer proceeds at 1/4 of the rate of the bus clock $(B\phi)$.

Once transfer of the loader program has been completed, execution by the CPU jumps to high-speed on-chip RAM so that it can start executing the transferred loader program.

(3) Transfer of an Application Program (as Desired)

The loader program employs the Renesas serial peripheral interface to transfer the data to be deployed from serial flash memory to on-chip RAM or external RAM.

Figure 4.1 is a schematic view of the specification for boot mode 1.




Figure 4.1 Schematic View of Specification for Boot Mode 1

4.4 Notes

4.4.1 Boot Related Pins

The initial states and output states in deep standby mode of the pins related to CS0 space memory read and channel 0 of the Renesas serial peripheral interface are different in each boot mode.

For details, refer to section 10, Bus State Controller, section 31, General Purpose I/O Ports, and section 32, Power-Down Modes.

Section 5 Clock Pulse Generator

This LSI has a clock pulse generator that generates a CPU clock ($I\phi$), a peripheral clock ($P\phi$), and a bus clock ($B\phi$). The clock pulse generator consists of a crystal oscillator, PLL circuits, and divider circuits.

5.1 Features

Two clock operating modes

The mode is selected from among the two clock operating modes based on the frequency range to be used.

- Three clocks generated independently
 - A CPU clock ($I\phi$) for the CPU and cache; a peripheral clock ($P\phi$) for the on-chip peripheral modules; a bus clock ($B\phi$ = CKIO) for the external bus interface
- Frequency change function
 - CPU and peripheral clock frequencies can be changed independently using the PLL (phase locked loop) circuits and divider circuits within this module. Frequencies are changed by software using frequency control register (FRQCR) settings.
- Power-down mode control

The clock can be stopped in sleep mode, software standby mode, and deep standby mode, and specific modules can be stopped using the module standby function. For details on clock control in the power-down modes, see section 32, Power-Down Modes.

Figure 5.1 shows a block diagram of the clock pulse generator.




Figure 5.1 Block Diagram

The blocks of this module function as follows:

(1) Crystal Oscillator

The crystal oscillator is used in which the crystal resonator is connected to the XTAL/EXTAL pin.

(2) Divider 1

Divider 1 divides the output from the crystal oscillator or the external clock input. The division ratio depends on the clock operating mode.

(3) PLL Circuit

PLL circuit multiplies the frequency of the output from the divider 1. The multiplication ratio depends on the clock operating mode.

(4) Divider 2

Divider 2 generates a clock signal whose operating frequency can be used for the CPU clock, the peripheral clock, and the bus clock. The division ratio of the CPU clock and the peripheral clock is set by the frequency control register. The division ratio of the bus clock is fixed.

(5) Clock Frequency Control Circuit

The clock frequency control circuit controls the clock frequency using the MD_CLK pin and the frequency control register (FRQCR).

(6) Standby Control Circuit

The standby control circuit controls the states of the on-chip oscillation circuit and other modules during clock switching, or sleep, software standby or deep standby mode.

In addition, the standby control register is provided to control the power-down mode of other modules. For details on the standby control register, see section 32, Power-Down Modes.

(7) Frequency Control Register (FRQCR)

The frequency control register (FRQCR) has control bits assigned for the following functions: clock output/non-output from the CKIO pin during software standby mode and the frequency division ratio of the CPU clock and the peripheral clock ($P\phi$).

5.2 Input/Output Pins

Table 5.1 lists the clock pulse generator pins and their functions.

Table 5.1 Pin Configuration and Functions of the Clock Pulse Generator

Pin Name	Symbol	I/O	Function
Mode control pin	MD_CLK	Input	Sets the clock operating mode.
input/output pins	XTAL	Output	Connected to the crystal resonator. (Leave this pin open when the crystal resonator is not in use.)
(clock input pins)	EXTAL	Input	Connected to the crystal resonator or used to input external clock.
Clock output pin	CKIO	Output	Clock output pin.

5.3 Clock Operating Modes

Table 5.2 shows the relationship between the mode control pin (MD_CLK) and the clock operating modes. Table 5.3 shows the usable frequency ranges in the clock operating modes.

Table 5.2 Clock Operating Modes

	Pin Values	Cloc	Clock I/O		PLL Circuit			
Mode	MD_CLK	Source	Output	Divider 1	On/Off	CKIO Frequency		
0	0	EXTAL or crystal resonator	CKIO	1	ON (×18)	(EXTAL or crystal resonator) × 6		
1	1	EXTAL or crystal resonator	CKIO	1/4	ON (×18)	(EXTAL or crystal resonator) × 3/2		

Mode 0

In mode 0, clock is input from the EXTAL pin or the crystal oscillator. The PLL circuit shapes waveforms and multiples the frequency, and then supplies the clock to the LSI. The oscillating frequency for the crystal resonator and EXTAL pin input clock ranges from 10 to 12 MHz. The frequency range of CKIO is from 60 to 72 MHz.

Mode 1

In mode 1, clock is input from the EXTAL pin or the crystal oscillator. The PLL circuit shapes waveforms and multiples the frequency, and then supplies the clock to the LSI. The oscillating frequency for the crystal resonator and EXTAL pin input clock is 48MHz. The frequency of CKIO is 72 MHz.

 Table 5.3
 Relationship between Clock Operating Mode and Frequency Range

			Ratio of	Selectable Frequency Range (MHz)							
Clock Operating Mode		PLL Frequency Multiplier	Internal Clock Frequencies (I:B:P)* ²	Input Clock* ³	Output Clock (CKIO Pin)	CPU clock (lø)	Bus Clock (Βφ)	Peripheral Clock (Pφ)			
0	H'x004	ON (×18)	18:6:3	10 to 12	60 to 72	180 to 216	60 to 72	30 to 36			
	H'x006	ON (×18)	18 : 6 : 3/2	10 to 12	60 to 72	180 to 216	60 to 72	15 to 18			
	H'x024	ON (×18)	6:6:3	10 to 12	60 to 72	60 to 72	60 to 72	30 to 36			
	H'x026	ON (×18)	6:6:3/2	10 to 12	60 to 72	60 to 72	60 to 72	15 to 18			
1	H'x004	ON (×18)	9/2 : 3/2 : 3/4	48	72	216	72	36			
	H'x006	ON (×18)	9/2 : 3/2 : 3/8	48	72	216	72	18			
	H'x024	ON (×18)	3/2 : 3/2 : 3/4	48	72	72	72	36			
	H'x026	ON (×18)	3/2 : 3/2 : 3/8	48	72	72	72	18			

Notes:

- 1. x in the FRQCR register setting depends on the set value in bits 12, 13, and 14.
- 2. The ratio of clock frequencies, where the input clock frequency is assumed to be 1.
- 3. The frequency of the EXTAL pin input clock or the crystal resonator

Caution: Do not use this LSI for frequency settings other than those in table 5.3.

5.4 Register Descriptions

Table 5.4 shows the register configuration of the clock pulse generator.

Table 5.4 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Frequency control register	FRQCR	R/W	H'0024	H'FFFE0010	16

5.4.1 Frequency Control Register (FRQCR)

FRQCR is a 16-bit readable/writable register used to specify whether a clock is output from the CKIO pin during normal operation mode, change of gain of crystal oscillator for the XTAL pin, software standby mode, and standby mode cancellation. The register specifies the frequency division ratio for the CPU clock and peripheral clock ($P\phi$). FRQCR is accessed by word.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	CKO EN2	CKOE	N[1:0]	-	-	-	-	-	-	IFC	-	-		PFC[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0
R/W:	R	R/W	R/M	R/M	R	R	R	R	R	B	R/M	R	R	R/W	R/W	R/M

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	CKOEN2	0	R/W	Clock Output Enable 2
				Specifies whether the CKIO pin outputs clock signals or is fixed to the low level when the gain of the crystal oscillator for the XTAL pin is changed.
				If this bit is set to 1, the CKIO pin is fixed to the low level when the gain of the crystal oscillator for the XTAL pin is changed. Therefore, the malfunction of an external circuit caused by an unstable CKIO clock while changing the gain of the crystal oscillator for the XTAL pin can be prevented.
				0: Unstable clock output
				1: Low-level output

Bit	Bit Name	Initial Value	R/W	Description
13, 12	CKOEN[1:0]	00	R/W	Clock Output Enable
				Specifies whether the CKIO pin outputs clock signals, or is set to a fixed level or high impedance (Hi-Z) during normal operation mode, standby mode, or cancellation of standby mode.
				If these bits are set to 01, the CKIO pin is fixed at low during software standby mode or cancellation of software standby mode. Therefore, the malfunction of an external circuit caused by an unstable CKIO clock during cancellation of software standby mode can be prevented.
11 to 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5	IFC	1	R/W	CPU clock Frequency Division Ratio
				This bit specifies the frequency division ratio of the CPU clock with respect to the output frequency of PLL circuit.
				0: 1 time
				1: 1/3 times
4, 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	PFC[2:0]	100	R/W	Peripheral Clock Frequency Division Ratio
				These bits specify the frequency division ratio of the peripheral clock with respect to the output frequency of PLL circuit.
				000: Reserved (setting prohibited)
				001: Reserved (setting prohibited)
				010: Reserved (setting prohibited)
				011: Reserved (setting prohibited)
				100: 1/6 times
				101: Reserved (setting prohibited)
				110: 1/12 times
				111: Reserved (setting prohibited)

Table 5.5 CKOEN[1:0] Settings

Setting	Normal Operation	Software Standby Mode	Deep Standby Mode*
00	Output	Output off (Hi-Z)	Output off (Hi-Z)
01	Output	Low-level output	Low-level output
10	Output	Output (unstable clock output)	Low-level or high-level output
11	Output off (Hi-Z)	Output off (Hi-Z)	Output off (Hi-Z)

Note: * When deep standby mode is canceled, the head of the first output CKIO clock pulse may be missed.

5.5 Changing the Frequency

The frequency of the CPU clock ($I\phi$) and peripheral clock ($P\phi$) can be changed by changing the division rate of divider. The division rate can be changed by software through the frequency control register (FRQCR).

5.5.1 Changing the Division Ratio

The division rate of divider can be changed by the following operation.

- 1. In the initial state, IFC = B'1 and PFC2 to PFC0 = B'100.
- 2. Set the desired value in the IFC and PFC2 to PFC0 bits. Note that if the wrong value is set, this LSI will malfunction.
- 3. After the register bits (IFC and PFC2 to PFC0) have been set, the clock is supplied of the new division ratio.

Note: When executing the SLEEP instruction after the frequency has been changed, be sure to read the frequency control register (FRQCR) three times before executing the SLEEP instruction.

5.6 Usage of the Clock Pins

For the connection of a crystal resonator or the input of a clock signal, this LSI circuit has the pins listed in table 5.6. With regard to these pins, take care on the following points. Furthermore, Xin pin and Xout pin are used in this section to refer to the pins listed in the table.

Table 5.6 Clock Pins

Xin Pins (Used for Connection of a Crystal Resonator and Input of External Clock Signals)	Xout Pins (Used for Connection of a Crystal Resonator)
EXTAL	XTAL
AUDIO_X1	AUDIO_X2
RTC_X1	RTC_X2

5.6.1 In the Case of Inputting an External Clock

An example of the connection of an external clock is shown in figure 5.2. In cases where the Xout pin is left open state, take the parasitic capacitance as less than 10 pF.




Figure 5.2 Example of the Connection of an External Clock

5.6.2 In the Case of Using a Crystal Resonator

An example of the connection of crystal resonator is shown in figure 5.3.

Place the crystal resonator and capacitors (CL1 and CL2) as close to pins Xin and Xout as possible. Furthermore, to avoid inductance so that oscillation is correct, use the points where the capacitors are connected to the crystal resonator in common and do not place wiring patterns close to these components.

Since the design of the user board is closely connected with the effective characteristics of the crystal resonator, refer to the example of connection of the crystal resonator that is introduced in this section and perform thorough evaluation on the user side as well. The rated value of the crystal resonator will vary with the floating capacitances and so on of the crystal resonator and mounted circuit, so proceed with decisions on the basis of full discussions with the maker of the crystal resonator. Ensure that voltages applied to the clock pins do not exceed the maximum rated values.

Although the feedback resistor is included in this LSI, an external feedback resistor may be required in some cases. This depends on the characteristics of the crystal resonator.

Set the parameters (of resistors and capacitors) with thorough evaluation on the user side.




Figure 5.3 Example of the Connection of a Crystal Resonator

5.6.3 In the Case of Not Using the Clock Pin

In cases where the pins are not in use, fix the level on the Xin pin (pull it up or down, or connect it to the power-supply or ground level), and leave the Xout pin open state.

5.7 **Oscillation Stabilizing Time**

5.7.1 Oscillation Stabilizing Time of the On-chip Crystal Oscillator

In the case of using a crystal resonator, please wait longer than the oscillation stabilizing time at the following cases, to keep the oscillation stabilizing time of the on-chip crystal oscillator (In the case of inputting an external clock input, it is not necessary).

- Power on
- Releasing the software standby mode or deep standby mode by \overline{RES} pin
- Changing from halting oscillation to running oscillation by power-on reset or register setting (AUDIO X1, RTC X1)
- Changing the gain of the on-chip crystal oscillator by RES pin (EXTAL)

5.7.2 Oscillation Stabilizing Time of the PLL circuit

In clock modes 0 and 1, the clock from EXTAL is supplied to the PLL circuit. So, regardless of whether using a crystal resonator or inputting an external clock from EXTAL, please wait longer than the oscillation stabilizing time at the following cases, to keep the oscillation stabilizing time of the PLL circuit.

- Power on (in the case of using the crystal resonator)/start inputting external clock (in the case of inputting the external clock)
- Releasing the software standby mode or deep standby mode by RES pin

[Remarks]

The oscillation stabilizing time is kept by the counter running in the LSI at the following cases.

- Releasing the software standby mode or deep standby mode by the other than RES pin
- Changing the gain of the on-chip crystal oscillator by the register setting (EXTAL)

5.8 Notes on Board Design

5.8.1 Note on Using a PLL Oscillation Circuit

In the PLLVcc and Vss connection pattern for the PLL, signal lines from the board power supply pins must be as short as possible and pattern width must be as wide as possible to reduce inductive interferences.

Since the analog power supply pins of the PLL are sensitive to the noise, the system may malfunction due to inductive interference at the other power supply pins. To prevent such malfunction, the analog power supply pins and the digital power supply pins Vcc and PVcc should not supply the same resources on the board if at all possible.




Figure 5.4 Note on Using a PLL Oscillation Circuit

Section 6 Exception Handling

6.1 Overview

6.1.1 Types of Exception Handling and Priority

Exception handling is started by sources, such as resets, address errors, register bank errors, interrupts, and instructions. Table 6.1 shows their priorities. When several exception handling sources occur at once, they are processed according to the priority shown.

Table 6.1 Types of Exception Handling and Priority Order

Туре	Exception Handling	Priority
Reset	Power-on reset	High
	Manual reset	
Address	CPU address error	
error	DMA address error	
Instruction	FPU exception	
	Integer division exception (division by zero)	
	Integer division exception (overflow)	
Register	Bank underflow	
bank error	Bank overflow	
Interrupt	NMI	
	User break	
	User debugging interface	
	IRQ	
	PINT	Low

Туре	Exception Handling	Priority
Instruction	Trap instruction (TRAPA instruction)	High
	General illegal instructions (undefined code)	_ 1
	Slot illegal instructions (undefined code placed directly after a delayed branch instruction* ¹ (including FPU instructions and FPU-related CPU instructions in FPU module standby state), instructions that rewrite the PC* ² , 32-bit instructions* ³ , RESBANK instruction, DIVS instruction, and	
	DIVU instruction)	Low

Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF.

- 2. Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, JSR/N, RTV/N.
- 3. 32-bit instructions: BAND.B, BANDNOT.B, BCLR.B, BLD.B, BLDNOT.B, BOR.B, BORNOT.B, BSET.B, BST.B, BXOR.B, MOV.B@disp12, MOV.W@disp12, MOV.L@disp12, MOVI20, MOVI20S, MOVU.B, MOVU.W.

6.1.2 Exception Handling Operations

The exception handling sources are detected and start processing according to the timing shown in table 6.2.

Table 6.2 Timing of Exception Source Detection and Start of Exception Handling

Exception	Source	Timing of Source Detection and Start of Handling		
Reset	Power-on reset	Starts when the RES pin changes from low to high, when the user debugging interface reset negate command is set after the user debugging interface reset assert command has been set, or when the watchdog timer overflows.		
	Manual reset	Starts when the watchdog timer overflows.		
Address error		Detected when instruction is decoded and starts when the		
Interrupts		revious executing instruction finishes executing.		
Register bank error	Bank underflow	Starts upon attempted execution of a RESBANK instruction when saving has not been performed to register banks.		
	Bank overflow	In the state where saving has been performed to all register bank areas, starts when acceptance of register bank overflow exception has been set by the interrupt controller (the BOVE bit in IBNR of the interrupt controller is 1) and an interrupt that uses a register bank has occurred and been accepted by the CPU.		

Exception	Source	Timing of Source Detection and Start of Handling
Instructions	Trap instruction	Starts from the execution of a TRAPA instruction.
	General illegal instructions	Starts from the decoding of undefined code anytime except immediately after a delayed branch instruction (delay slot) (including FPU instructions and FPU-related CPU instructions in FPU module standby state).
	Slot illegal instructions	Starts from the decoding of undefined code placed directly after a delayed branch instruction (delay slot) (including FPU instructions and FPU-related CPU instructions in FPU module standby state), of instructions that rewrite the PC, of 32-bit instructions, of the RESBANK instruction, of the DIVS instruction, or of the DIVU instruction.
	Integer division exceptions	Starts when detecting division-by-zero exception or overflow exception caused by division of the negative maximum value (H'80000000) by -1 .
Instructions	FPU exceptions	Starts when detecting invalid floating point operation exception defined by IEEE standard 754, division-by-zero exception, overflow, underflow, or inexact exception.
		Also starts when qNaN or $\pm\infty$ is input to the source for a floating point operation instruction when the QIS bit in FPSCR is set.

When exception handling starts, the CPU operates as follows:

(1) Exception Handling Triggered by Reset

The initial values of the program counter (PC) and stack pointer (SP) are fetched from the exception handling vector table (PC and SP are respectively the H'00000000 and H'00000004 addresses for power-on resets and the H'00000008 and H'0000000C addresses for manual resets). See section 6.1.3, Exception Handling Vector Table, for more information. The vector base register (VBR) is then initialized to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized to 0. The BN bit in IBNR of the interrupt controller is also initialized to 0. The floating point status/control register (FPSCR) is initialized to H'00040001 by a power-on reset. The program begins running from the PC address fetched from the exception handling vector table.

(2) Exception Handling Triggered by Address Errors, Register Bank Errors, Interrupts, and Instructions

SR and PC are saved to the stack indicated by R15. In the case of interrupt exception handling other than NMI and user break with usage of the register banks enabled, general registers R0 to R14, control register GBR, system registers MACH, MACL, and PR, and the vector table address offset of the interrupt exception handling to be executed are saved to the register banks. In the case of exception handling due to address errors, register bank errors, NMI interrupts, user break interrupts, or instructions, saving to a register bank is not performed. When saving is performed to all register banks, automatic saving to the stack is performed instead of register bank saving. In this case, an interrupt controller setting must have been made so that register bank overflow exceptions are not accepted (the BOVE bit in IBNR of the interrupt controller is 0). If a setting to accept register bank overflow exceptions has been made (the BOVE bit in IBNR of the interrupt controller is 1), register bank overflow exception will be generated. In the case of interrupt exception handling, the interrupt priority level is written to the I3 to I0 bits in SR. In the case of exception handling due to an address error or instruction, the I3 to I0 bits are not affected. The exception service routine start address is then fetched from the exception handling vector table and the program begins running from that address.

6.1.3 Exception Handling Vector Table

Before exception handling begins running, the exception handling vector table must be set in memory. The exception handling vector table stores the start addresses of exception service routines. (The reset exception handling table holds the initial values of PC and SP.)

All exception sources are given different vector numbers and vector table address offsets, from which the vector table addresses are calculated. During exception handling, the start addresses of the exception service routines are fetched from the exception handling vector table, which is indicated by this vector table address.

Table 6.3 shows the vector numbers and vector table address offsets. Table 6.4 shows how vector table addresses are calculated.

Table 6.3 Exception Handling Vector Table

Exception Sources		Vector Numbers	Vector Table Address Offset
Power-on reset	PC	0	H'00000000 to H'00000003
	SP	1	H'00000004 to H'00000007
Manual reset	PC	2	H'00000008 to H'0000000B
	SP	3	H'000000C to H'000000F
General illegal instru	ction	4	H'00000010 to H'00000013
(Reserved by system	n)	5	H'00000014 to H'00000017
Slot illegal instruction	1	6	H'0000018 to H'000001B
(Reserved by system	n)	7	H'0000001C to H'0000001F
		8	H'00000020 to H'00000023
CPU address error		9	H'00000024 to H'00000027
DMA address error		10	H'00000028 to H'0000002B
Interrupts	NMI	11	H'0000002C to H'0000002F
	User break	12	H'00000030 to H'00000033
FPU exception		13	H'00000034 to H'00000037
User debugging inter	face	14	H'00000038 to H'0000003B
Bank overflow		15	H'0000003C to H'0000003F
Bank underflow		16	H'0000040 to H'0000043
Integer division exce	ption (division by zero)	17	H'00000044 to H'00000047
Integer division exce	ption (overflow)	18	H'00000048 to H'0000004B
(Reserved by system	n)	19	H'0000004C to H'0000004F
		:	:
		31	H'0000007C to H'0000007F
Trap instruction (use	r vector)	32	H'00000080 to H'00000083
		:	:
		63	H'000000FC to H'000000FF

Page 118 of 1910

Exception Sources	Vector Numbers	Vector Table Address Offset
External interrupts (IRQ, PINT),	64	H'00000100 to H'00000103
on-chip peripheral module interrupts*	:	:
	511	H'000007FC to H'000007FF

Note: * The vector numbers and vector table address offsets for each external interrupt and onchip peripheral module interrupt are given in table 7.4 in section 7, Interrupt Controller.

Table 6.4 Calculating Exception Handling Vector Table Addresses

Exception Source	Vector Table Address Calculation		
Resets	Vector table address = (vector table address offset) = (vector number) \times 4		
Address errors, register bank errors, interrupts, instructions	Vector table address = VBR + (vector table address offset) = VBR + (vector number) \times 4		

Notes: 1. Vector table address offset: See table 6.3.

2. Vector number: See table 6.3.

6.2 Resets

6.2.1 Input/Output Pins

Table 6.5 shows the pin configuration.

Table 6.5 Pin Configuration

Pin Name	Symbol	I/O	Function
Power-on reset	RES	Input	When this pin is driven low, this LSI shifts to the power- on reset processing

6.2.2 Types of Reset

A reset is the highest-priority exception handling source. There are two kinds of reset, power-on and manual. As shown in table 6.6, the CPU state is initialized in both a power-on reset and a manual reset. The FPU state is initialized by a power-on reset, but not by a manual reset. On-chip peripheral module registers except a few registers are also initialized by a power-on reset, but not by a manual reset.

Internal States

Table 6.6 Reset States

Conditions for Transition to Reset State

	Conditions for Transition to Heset State			internal States				
Туре	RES	User Debugging Interface Command	Watchdog Timer Overflow	СРИ	Other Modules	On-Chip High-Speed RAM	On-Chip Large- Capacity RAM (Excluding On-Chip Data Retention RAM)	On-Chip Data Retention RAM
Power- on reset	Low	_	_	Initialized	Initialized	Initialized or Retained contents*2	Initialized or Retained contents*3	Initialized or Retained contents* ⁴ , * ⁵
	High	User debugging interface reset assert command is set	_	Initialized	Initialized	Initialized or Retained contents*2	Initialized or Retained contents*3	Initialized or Retained contents* ⁴
	High	Command other than user debugging interface reset assert is set	Power-on reset	Initialized	*1	Initialized or Retained contents*2	Initialized or Retained contents* ³	Initialized or Retained contents* ⁴

Internal States

set

Conditions for Transition to Reset State

Туре	RES	User Debugging Interface Command	Watchdog Timer Overflow	СРИ	Other Modules	On-Chip High-Speed RAM	On-Chip Large- Capacity RAM (Excluding On-Chip Data Retention RAM)	On-Chip Data Retention RAM
Manual reset	High	Command other than user debugging interface reset assert is	Manual reset	Initialized	*1	Retained contents	Retained contents	Retained contents

- Notes: 1. See section 34.3, Register States in Each Operating Mode.
 - 2. Data are retained when the setting of either the RAME or RAMWE bit is disabled.
 - 3. Data are retained when the setting of either the VRAME or VRAMWE bit is disabled.
 - 4. Data are retained when the setting of any of the VRAME, VRAMWE, or RRAMWE bits is disabled.
 - When the deep standby mode is canceled by a power-on reset, the data cannot be retained.

6.2.3 Power-On Reset

(1) Power-On Reset by Means of RES Pin

When the \overline{RES} pin is driven low, this LSI enters the power-on reset state. To reliably reset this LSI, the \overline{RES} pin should be kept at the low level for the duration of the oscillation settling time at power-on or when in software standby mode (when the clock is halted), or at least 20-tcyc when the clock is running. In the power-on reset state, the internal state of the CPU and all the on-chip peripheral module registers are initialized. See section 36.1, Pin States, for the status of individual pins during the power-on reset state.

In the power-on reset state, power-on reset exception handling starts when the \overline{RES} pin is first driven low for a fixed period and then returned to high. The CPU operates as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
- 3. The vector base register (VBR) is cleared to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized to 0. The BN bit in IBNR of the interrupt controller is also initialized to 0. FPSCR is initialized to H'00040001
- 4. The values fetched from the exception handling vector table are set in the PC and SP, and the program begins executing.

Be certain to always perform power-on reset processing when turning the system power on.

(2) Power-On Reset by Means of User Debugging Interface Reset Assert Command

When the user debugging interface reset assert command is set, this LSI enters the power-on reset state. Power-on reset by means of the user debugging interface reset assert command is equivalent to power-on reset by means of the \overline{RES} pin. Setting the user debugging interface reset negate command cancels the power-on reset state. The time required between the user debugging interface reset assert command and the user debugging interface reset negate command is the same as the time to keep the \overline{RES} pin low to initiate a power-on reset. In the power-on reset state generated by the user debugging interface reset assert command, setting the user debugging interface reset negate command starts power-on reset exception handling. The CPU operates in the same way as when a power-on reset was caused by the \overline{RES} pin.

(3) Power-On Reset Initiated by Watchdog Timer

When a setting is made for a power-on reset to be generated in watchdog timer mode of the watchdog timer, and WTCNT of the watchdog timer overflows, this LSI enters the power-on reset state.

In this case, WRCSR of the watchdog timer and FRQCR of the clock pulse generator are not initialized by the reset signal generated by the watchdog timer.

If a reset caused by the \overline{RES} pin or the user debugging interface reset assert command occurs simultaneously with a reset caused by watchdog timer overflow, the reset caused by the \overline{RES} pin or the user debugging interface reset assert command has priority, and the WOVF bit in WRCSR is cleared to 0. When power-on reset exception processing is started by the watchdog timer, the CPU operates in the same way as when a power-on reset was caused by the \overline{RES} pin.

6.2.4 Manual Reset

(1) Manual Reset Initiated by Watchdog Timer

When a setting is made for a manual reset to be generated in watchdog timer mode of the watchdog timer, and WTCNT of the watchdog timer overflows, this LSI enters the manual reset state.

When manual reset exception processing is started by the watchdog timer, the CPU operates as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
- 3. The vector base register (VBR) is cleared to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized to 0. The BN bit in IBNR of interrupt controller is also initialized to 0.
- 4. The values fetched from the exception handling vector table are set in the PC and SP, and the program begins executing.

(2) Note in Manual Reset

When a manual reset is generated, the bus cycle is retained, but if a manual reset occurs during burst transfer by the direct memory access controller, manual reset exception handling will be deferred until the CPU acquires the bus. The CPU and the BN bit in IBNR of the interrupt controller are initialized by a manual reset. The FPU and other modules are not initialized.

6.3 Address Errors

6.3.1 Address Error Sources

Address errors occur when instructions are fetched or data read or written, as shown in table 6.7.

Table 6.7 Bus Cycles and Address Errors

Bus	Cvc	le
Duo	\mathbf{v}	ı

240	0,0.0		
Туре	Bus Master	Bus Cycle Description	Address Errors
Instruction	CPU	Instruction fetched from even address	None (normal)
fetch		Instruction fetched from odd address	Address error occurs
		Instruction fetched from other than on-chip peripheral module space* or H'F0000000 to H'F5FFFFFF in on-chip RAM space*	None (normal)
		Instruction fetched from on-chip peripheral module space* or H'F0000000 to H'F5FFFFFF in on-chip RAM space*	Address error occurs
Data	CPU or direct memory access controller	Word data accessed from even address	None (normal)
read/write		Word data accessed from odd address	Address error occurs
		Longword data accessed from a longword boundary	None (normal)
		Longword data accessed from other than a long-word boundary	Address error occurs
		Double longword data accessed from double longword boundary	None (normal)
		Double longword data accessed from other than double longword boundary	Address error occurs
		Byte or word data accessed in on-chip peripheral module space*	None (normal)
		Longword data accessed in 16-bit on-chip peripheral module space*	None (normal)
		Longword data accessed in 8-bit on-chip peripheral module space*	None (normal)

Note: * See section 10, Bus State Controller, for details of the on-chip peripheral module space and on-chip RAM space.

6.3.2 **Address Error Exception Handling**

When an address error occurs, the bus cycle in which the address error occurred ends. When the executing instruction then finishes, address error exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the address error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

6.4 **Register Bank Errors**

6.4.1 **Register Bank Error Sources**

(1) Bank Overflow

In the state where saving has already been performed to all register bank areas, bank overflow occurs when acceptance of register bank overflow exception has been set by the interrupt controller (the BOVE bit in IBNR of the interrupt controller is set to 1) and an interrupt that uses a register bank has occurred and been accepted by the CPU.

(2) Bank Underflow

Bank underflow occurs when an attempt is made to execute a RESBANK instruction while saving has not been performed to register banks.

6.4.2 Register Bank Error Exception Handling

When a register bank error occurs, register bank error exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the register bank error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction for a bank overflow, and the start address of the executed RESBANK instruction for a bank underflow.
 - To prevent multiple interrupts from occurring at a bank overflow, the priority level of the interrupt that caused the bank overflow is written to the interrupt mask level bits (I3 to I0) of the status register (SR).
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

6.5 Interrupts

6.5.1 Interrupt Sources

The sources that start interrupt exception handling are divided into NMI, user break, user debugging interface, IRQ, PINT, and on-chip peripheral modules.

Each interrupt source is allocated a different vector number and vector table offset. See table 7.4 in section 7, Interrupt Controller, for more information on vector numbers and vector table address offsets.

6.5.2 **Interrupt Priority Level**

The interrupt priority order is predetermined. When multiple interrupts occur simultaneously (overlap), the interrupt controller determines their relative priorities and starts exception handling according to the results.

The priority order of interrupts is expressed as priority levels 0 to 16, with priority 0 the lowest and priority 16 the highest. The NMI interrupt has priority 16 and cannot be masked, so it is always accepted. The priority level of user break and user debugging interface interrupts is 15. Priority levels of IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts can be set freely using the interrupt priority registers 01, 02, and 05 to 22 (IPR01, IPR02, and IPR05 to IPR22) of the interrupt controller as shown in table 6.8. The priority levels that can be set are 0 to 15. Level 16 cannot be set. See section 7.3.1, Interrupt Priority Registers 01, 02, 05 to 22 (IPR01, IPR02, IPR05 to IPR22), for details of IPR01, IPR02, and IPR05 to IPR22.

Table 6.8 **Interrupt Priority Order**

Туре	Priority Level	Comment
NMI	16	Fixed priority level. Cannot be masked.
User break	15	Fixed priority level.
User debugging interface	15	Fixed priority level.
IRQ	0 to 15	Set with interrupt priority registers 01, 02, and 05
PINT		to 22 (IPR01, IPR02, and IPR05 to IPR22).
On-chip peripheral module		

6.5.3 Interrupt Exception Handling

When an interrupt occurs, its priority level is ascertained by the interrupt controller. NMI is always accepted, but other interrupts are only accepted if they have a priority level higher than the priority level set in the interrupt mask level bits (I3 to I0) of the status register (SR).

When an interrupt is accepted, interrupt exception handling begins. In interrupt exception handling, the CPU fetches the exception service routine start address which corresponds to the accepted interrupt from the exception handling vector table, and saves SR and the program counter (PC) to the stack. In the case of interrupt exception handling other than NMI and user break with usage of the register banks enabled, general registers R0 to R14, control register GBR, system registers MACH, MACL, and PR, and the vector table address offset of the interrupt exception handling to be executed are saved in the register banks. In the case of exception handling due to address errors, NMI interrupts, user break interrupts, or instructions, saving is not performed to the register banks. If saving has been performed to all register banks (0 to 14), automatic saving to the stack is performed instead of register bank saving. In this case, an interrupt controller setting must have been made so that register bank overflow exceptions are not accepted (the BOVE bit in IBNR of the interrupt controller is 0). If a setting to accept register bank overflow exceptions has been made (the BOVE bit in IBNR of the interrupt controller is 1), register bank overflow exception occurs. Next, the priority level value of the accepted interrupt is written to the I3 to I0 bits in SR. For NMI, however, the priority level is 16, but the value set in the I3 to I0 bits is H'F (level 15). Then, after jumping to the start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch. See section 7.6, Operation, for further details of interrupt exception handling.

6.6 Exceptions Triggered by Instructions

6.6.1 Types of Exceptions Triggered by Instructions

Exception handling can be triggered by trap instructions, general illegal instructions, slot illegal instructions, integer division exceptions, and FPU exceptions, as shown in table 6.9.

Table 6.9 Types of Exceptions Triggered by Instructions

Туре	Source Instruction	Comment				
Trap instruction	TRAPA					
Slot illegal instructions	Undefined code placed immediately after a delayed branch instruction (delay slot)	Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF				
	(including FPU instructions and FPU-related CPU instructions in FPU module standby state), instructions that rewrite the PC.	Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, JSR/N, RTV/N				
	32-bit instructions, RESBANK instruction, DIVS instruction, and DIVU instruction	32-bit instructions: BAND.B, BANDNOT.B, BCLR.B, BLD.B, BLDNOT.B, BOR.B, BORNOT.B, BSET.B, BST.B, BXOR.B, MOV.B@disp12, MOV.W@disp12, MOV.L@disp12, MOVI20, MOVI20S, MOVU.B, MOVU.W.				
General illegal instructions	Undefined code anywhere besides in a delay slot (including FPU instructions and FPU-related CPU instructions in FPU module standby state)					
Integer division exceptions	Division by zero	DIVU, DIVS				
	Negative maximum value ÷ (-1)	DIVS				
FPU exceptions	Starts when detecting invalid operation exception defined by IEEE754, division-by-zero exception, overflow, underflow, or inexact exception.	FADD, FSUB, FMUL, FDIV, FMAC, FCMP/EQ, FCMP/GT, FLOAT, FTRC, FCNVDS, FCNVSD, FSQRT				

6.6.2 Trap Instructions

When a TRAPA instruction is executed, trap instruction exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the vector number specified in the TRAPA instruction is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the TRAPA instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

6.6.3 Slot Illegal Instructions

An instruction placed immediately after a delayed branch instruction is called the "instruction placed in a delay slot". When the instruction placed in the delay slot is undefined code (including FPU instructions and FPU-related CPU instructions in FPU module standby state), an instruction that rewrites the PC, a 32-bit instruction, an RESBANK instruction, a DIVS instruction, or a DIVU instruction, slot illegal exception handling starts when such kind of instruction is decoded. When the FPU has entered a module standby state, the floating point operation instruction and FPU-related CPU instructions are handled as undefined codes. If these instructions are placed in a delay slot and then decoded, a slot illegal instruction exception handling starts.

The CPU operates as follows:

- 1. The exception service routine start address is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the jump address of the delayed branch instruction immediately before the undefined code, the instruction that rewrites the PC, the 32-bit instruction, the RESBANK instruction, the DIVS instruction, or the DIVU instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

6.6.4 General Illegal Instructions

When an undefined code, including FPU instructions and FPU-related CPU instructions in FPU module standby state, placed anywhere other than immediately after a delayed branch instruction, i.e., in a delay slot, is decoded, general illegal instruction exception handling starts. When the FPU has entered a module standby state, the floating point instruction and FPU-related CPU instructions are handled as undefined codes. If these instructions are placed anywhere other than immediately after a delayed branch instruction (i.e., in a delay slot) and then decoded, general illegal instruction exception handling starts.

In general illegal instruction exception handling, the CPU handles general illegal instructions in the same way as slot illegal instructions. Unlike processing of slot illegal instructions, however, the program counter value stored is the start address of the undefined code.

6.6.5 Integer Division Exceptions

When an integer division instruction performs division by zero or the result of integer division overflows, integer division instruction exception handling starts. The instructions that may become the source of division-by-zero exception are DIVU and DIVS. The only source instruction of overflow exception is DIVS, and overflow exception occurs only when the negative maximum value is divided by -1. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the integer division exception that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the integer division instruction at which the exception occurred.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

6.6.6 FPU Exceptions

An FPU exception handling is generated when the V, Z, O, U or I bit in the FPU exception enable field (Enable) of the floating point status/control register (FPSCR) is set. This indicates the occurrence of an invalid operation exception defined by the IEEE standard 754, a division-by-zero exception, overflow (in the case of an instruction for which this is possible), underflow (in the case of an instruction for which this is possible).

The floating point operation instructions that may cause an FPU exception handling are FADD, FSUB, FMUL, FDIV, FMAC, FCMP/EQ, FCMP/GT, FLOAT, FTRC, FCNVDS, FCNVSD, and FSQRT.

An FPU exception handling is generated only when the corresponding FPU exception enable bit (Enable) is set. When the FPU detects an exception source in floating point operation, FPU operation is halted and generation of an FPU exception handling is reported to the CPU. When exception handling is started, the CPU operations are as follows.

- 1. The start address of the exception service routine which corresponds to the FPU exception handling that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. This jump is not a delayed branch.

The FPU exception flag field (Flag) of FPSCR is always updated regardless of whether or not an FPU exception handling has been accepted, and remains set until explicitly cleared by the user through an instruction. The FPU exception source field (Cause) of FPSCR changes each time a floating point operation instruction is executed.

When the V bit in the FPU exception enable field (Enable) of FPSCR is set and the QIS bit in FPSCR is also set, FPU exception handling is generated when qNAN or $\pm \infty$ is input to a floating point operation instruction source.

6.7 When Exception Sources Are Not Accepted

When an address error, FPU exception, register bank error (overflow), or interrupt is generated immediately after a delayed branch instruction, it is sometimes not accepted immediately but stored instead, as shown in table 6.10. When this happens, it will be accepted when an instruction that can accept the exception is decoded.

Table 6.10 Exception Source Generation Immediately after Delayed Branch Instruction


	Exception Source							
Point of Occurrence	Address Error	Floating-Poin Unit Exception	Init Register Bank					
Immediately after a delayed branch instruction*	Not accepted	Not accepted	Not accepted	Not accepted				


Note: * Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF

6.8 Stack Status after Exception Handling Ends

The status of the stack after exception handling ends is as shown in table 6.11.

Table 6.11 Stack Status after Exception Handling Ends





6.9 Usage Notes

6.9.1 Value of Stack Pointer (SP)

The value of the stack pointer must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception handling.

6.9.2 Value of Vector Base Register (VBR)

The value of the vector base register must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception handling.

6.9.3 Address Errors Caused by Stacking of Address Error Exception Handling

When the stack pointer is not a multiple of four, an address error will occur during stacking of the exception handling (interrupts, etc.) and address error exception handling will start up as soon as the first exception handling is ended. Address errors will then also occur in the stacking for this address error exception handling. To ensure that address error exception handling does not go into an endless loop, no address errors are accepted at that point. This allows program control to be shifted to the address error exception service routine and enables error processing.

When an address error occurs during exception handling stacking, the stacking bus cycle (write) is executed. During stacking of the status register (SR) and program counter (PC), the SP is decremented by 4 for both, so the value of SP will not be a multiple of four after the stacking either. The address value output during stacking is the SP value, so the address where the error occurred is itself output. This means the write data stacked will be undefined.

6.9.4 Note before Exception Handling Begins Running

Before exception handling begins running, the exception handling vector table must be stored in a memory, and the CPU must be able to access the memory. So, if the exception handling is generated

- Ex. 1: when the exception handling vector table is stored in an external address space, but the settings of bus state controller and general I/O ports to access the external address space have been not completed yet, or
- Ex. 2: when the exception handling vector table is stored in the on-chip RAM, but the vector base register (VBR) has been not changed to the on-chip RAM address yet,

the CPU fetches an unintended value as the execution start address, and starts executing programs from unintended address.

(1) Manual Reset

Before the settings necessary to access the external CS0 space are completed, the manual reset should not be generated. When a manual reset is generated, the CPU fetches the execution start address from the location at the offset for the manual reset (H'00000008) in the vector table, that is, always from the external CS0 space. Additionally, in the case that no memory is connected to the external CS0 space in boot mode 1, the manual reset should not be generated.

(2) NMI Interrupt

Before the exception handling vector table is stored in a memory and the settings necessary to access the memory are completed, the settings to permit the interrupts should not be done.

Specially in boot mode 1, the VBR is kept as the initial value H'00000000 in the period of the boot operation (before the transfer of the loader program is completed and the CPU jumps to the on-chip high-speed RAM). Before the VBR is changed or the settings necessary to access the external address space are completed in the loader program, the settings to permit the interrupts should not be done.

(3) Interrupts Other Than NMI

Before the exception handling vector table is stored in a memory and the settings necessary to access the memory are completed, the settings to permit the interrupts should not be done.

(4) The Other Exceptions

Before the exception handling vector table is stored in a memory and the settings necessary to access the memory are completed, the exception handling should not be generated.

Section 7 Interrupt Controller

The interrupt controller ascertains the priority of interrupt sources and controls interrupt requests to the CPU. The interrupt controller registers set the order of priority of each interrupt, allowing the user to process interrupt requests according to the user-set priority.

7.1 Features

- 16 levels of interrupt priority can be set.
 By setting the 20 interrupt priority registers, the priorities of IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts can be selected from 16 levels for request sources.
- NMI noise canceler function
 An NMI input-level bit indicates the NMI pin state. By reading this bit in the interrupt exception service routine, the pin state can be checked, enabling it to be used as the noise canceler function.
- Register banks
 This LSI has register banks that enable register saving and restoration required in the interrupt processing to be performed at high speed.

Figure 7.1 shows a block diagram.




Figure 7.1 Block Diagram

7.2 Input/Output Pins

Table 7.1 shows the pin configuration.

Table 7.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Nonmaskable interrupt input pin	NMI	Input	Input of nonmaskable interrupt request signal
Interrupt request input pins	IRQ7 to IRQ0	Input	Input of maskable interrupt request
	PINT7 to PINT0	Input	signals

7.3 Register Descriptions

Table 7.2 shows the register configuration. These registers are used to set the interrupt priorities and control detection of the external interrupt input signal.

Table 7.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Interrupt control register 0	ICR0	R/W	*1	H'FFFE0800	16, 32
Interrupt control register 1	ICR1	R/W	H'0000	H'FFFE0802	16, 32
Interrupt control register 2	ICR2	R/W	H'0000	H'FFFE0804	16, 32
IRQ interrupt request register	IRQRR	R/(W)*2	H'0000	H'FFFE0806	16, 32
PINT interrupt enable register	PINTER	R/W	H'0000	H'FFFE0808	16, 32
PINT interrupt request register	PIRR	R	H'0000	H'FFFE080A	16, 32
Bank control register	IBCR	R/W	H'0000	H'FFFE080C	16, 32
Bank number register	IBNR	R/W	H'0000	H'FFFE080E	16, 32
Interrupt priority register 01	IPR01	R/W	H'0000	H'FFFE0818	16, 32
Interrupt priority register 02	IPR02	R/W	H'0000	H'FFFE081A	16, 32
Interrupt priority register 05	IPR05	R/W	H'0000	H'FFFE0820	16, 32
Interrupt priority register 06	IPR06	R/W	H'0000	H'FFFE0C00	16, 32
Interrupt priority register 07	IPR07	R/W	H'0000	H'FFFE0C02	16, 32
Interrupt priority register 08	IPR08	R/W	H'0000	H'FFFE0C04	16, 32
Interrupt priority register 09	IPR09	R/W	H'0000	H'FFFE0C06	16, 32
Interrupt priority register 10	IPR10	R/W	H'0000	H'FFFE0C08	16, 32
Interrupt priority register 11	IPR11	R/W	H'0000	H'FFFE0C0A	16, 32
Interrupt priority register 12	IPR12	R/W	H'0000	H'FFFE0C0C	16, 32
Interrupt priority register 13	IPR13	R/W	H'0000	H'FFFE0C0E	16, 32
Interrupt priority register 14	IPR14	R/W	H'0000	H'FFFE0C10	16, 32
Interrupt priority register 15	IPR15	R/W	H'0000	H'FFFE0C12	16, 32
Interrupt priority register 16	IPR16	R/W	H'0000	H'FFFE0C14	16, 32
Interrupt priority register 17	IPR17	R/W	H'0000	H'FFFE0C16	16, 32
Interrupt priority register 18	IPR18	R/W	H'0000	H'FFFE0C18	16, 32
Interrupt priority register 19	IPR19	R/W	H'0000	H'FFFE0C1A	16, 32


Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Interrupt priority register 20	IPR20	R/W	H'0000	H'FFFE0C1C	16, 32
Interrupt priority register 21	IPR21	R/W	H'0000	H'FFFE0C1E	16, 32
Interrupt priority register 22	IPR22	R/W	H'0000	H'FFFE0C20	16, 32

Notes: 1. When the NMI pin is high, becomes H'8001; when low, becomes H'0001.

2. Only 0 can be written after reading 1, to clear the flag.

7.3.1 Interrupt Priority Registers 01, 02, 05 to 22 (IPR01, IPR02, IPR05 to IPR22)

IPR01, IPR02, and IPR05 to IPR22 are 16-bit readable/writable registers in which priority levels from 0 to 15 are set for IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts. Table 7.3 shows the correspondence between the interrupt request sources and the bits in IPR01, IPR02, and IPR05 to IPR22.



Interrupt Request Sources and IPR01, IPR02, and IPR05 to IPR22 Table 7.3

Register Name	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bits 3 to 0
IPR01	IRQ0	IRQ1	IRQ2	IRQ3
IPR02	IRQ4	IRQ5	IRQ6	IRQ7
IPR05	PINT7 to PINT0	Reserved	Reserved	Reserved
IPR06	Direct memory access controller channel 0	Direct memory access controller channel 1	Direct memory access controller channel 2	Direct memory access controller channel 3
IPR07	Direct memory access controller channel 4	Direct memory access controller channel 5	Direct memory access controller channel 6	Direct memory access controller channel 7
IPR08	Direct memory access controller channel 8	Direct memory access controller channel 9	Direct memory access controller channel 10	Direct memory access controller channel 11
IPR09	Direct memory access controller channel 12	Direct memory access controller channel 13	Direct memory access controller channel 14	Direct memory access controller channel 15
IPR10	USB 2.0 host/ function module	Reserved	Compare match timer channel 0	Compare match timer channel 1
IPR11	Bus state controller	Watchdog timer	Multi-function timer pulse unit 2 channel 0 (TGI0A to TGI0D)	Multi-function timer pulse unit 2 channel 0 (TGIOV, TGIOE, TGIOF)
IPR12	Multi-function timer pulse unit 2 channel 1 (TGI1A, TGI1B)	Multi-function timer pulse unit 2 channel 1 (TGI1V, TGI1U)	Multi-function timer pulse unit 2 channel 2 (TGI2A, TGI2B)	Multi-function timer pulse unit 2 channel 2 (TGI2V, TGI2U)

Register Name	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bits 3 to 0
IPR13	Multi-function timer pulse unit 2 channel 3 (TGI3A to TGI3D)	Multi-function timer pulse unit 2 channel 3 (TGI3V)	Multi-function timer pulse unit 2 channel 4 (TGI4A to TGI4D)	Multi-function timer pulse unit 2 channel 4 (TGI4V)
IPR14	Reserved	Reserved	A/D converter	Renesas SPDIF interface
IPR15	Serial sound interface channel 0	Serial sound interface channel 1	Serial sound interface channel 2	Serial sound interface channel 3
IPR16	I ² C bus interface 3 channel 0	I ² C bus interface 3 channel 1	l ² C bus interface 3 channel 2	I ² C bus interface 3 channel 3
IPR17	Channel 0 for serial communication interface with FIFO	Channel 1 for serial communication interface with FIFO	Channel 2 for serial communication interface with FIFO	Channel 3 for serial communication interface with FIFO
IPR18	Channel 4 for serial communication interface with FIFO	Reserved	Reserved	Reserved
IPR19	Serial I/O with FIFO	Renesas serial peripheral interface channel 0	Renesas serial peripheral interface channel 1	Renesas serial peripheral interface channel 2
IPR20	Controller area network channel 0	Controller area network channel 1	IEBus [™] controller	CD-ROM decoder
IPR21	Reserved	SD host interface	Realtime clock	Reserved
IPR22	Sampling rate converter channel 0	Sampling rate converter channel 1	Sampling rate converter channel 2	Reserved

As shown in table 7.3, by setting the 4-bit groups (bits 15 to 12, bits 11 to 8, bits 7 to 4, and bits 3 to 0) with values from H'0 (0000) to H'F (1111), the priority of each corresponding interrupt is set. Setting of H'0 means priority level 0 (the lowest level) and H'F means priority level 15 (the highest level).

7.3.2 Interrupt Control Register 0 (ICR0)

ICR0 is a 16-bit register that sets the input signal detection mode for the external interrupt input pin NMI, and indicates the input level at the NMI pin.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NMIL	-	-	-	-	-	-	NMIE	-	-	-	-	-	-	NMIF	NMIM
Initial value:	*1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W:	R	R	R	R	R	R	R	R/W	R	R	R	R	R	R	R	R/(W)*2

Notes: 1. 1 when the NMI pin is high, and 0 when the NMI pin is low.

2. Only 0 can be written to this bit.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	NMIL	*	R	NMI Input Level
				Sets the level of the signal input at the NMI pin. The NMI pin level can be obtained by reading this bit. This bit cannot be modified.
				0: Low level is input to NMI pin
				1: High level is input to NMI pin
14 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	NMIE	0	R/W	NMI Edge Select
				Selects whether the falling or rising edge of the interrupt request signal on the NMI pin is detected.
				Interrupt request is detected on falling edge of NMI input
				Interrupt request is detected on rising edge of NMI input
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
1	NMIF	0	R	NMI Interrupt Request
				This bit indicates the status of the NMI interrupt request. This bit cannot be modified.
				0: NMI interrupt request has not occurred
				[Clearing conditions]
				Cleared by changing NMIE of ICR0
				 Cleared by executing NMI interrupt exception handling
				1: NMI interrupt request is detected
				[Setting condition]
				 Edge corresponding to NMIE of ICR0 has occurred at NMI pin
0	NMIM	1	R/(W)*2	NMI Mask
				Selects whether to enable interrupt request input to external interrupt input pin NMI.
				0: NMI input interrupt request is enabled
				1: NMI input interrupt request is masked
		•		-

7.3.3 Interrupt Control Register 1 (ICR1)

ICR1 is a 16-bit register that specifies the detection mode for external interrupt input pins IRQ7 to IRQ0 individually: low level, falling edge, rising edge, or both edges.


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IRQ71S	IRQ70S	IRQ61S	IRQ60S	IRQ51S	IRQ50S	IRQ41S	IRQ40S	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial	5	
Bit	Bit Name	Value	R/W	Description
15	IRQ71S	0	R/W	IRQ Sense Select
14	IRQ70S	0	R/W	These bits select whether interrupt signals
13	IRQ61S	0	R/W	−corresponding to pins IRQ7 to IRQ0 are detected by a _low level, falling edge, rising edge, or both edges.
12	IRQ60S	0	R/W	_00: Interrupt request is detected on low level of IRQn
11	IRQ51S	0	R/W	input
10	IRQ50S	0	R/W	01: Interrupt request is detected on falling edge of IRQn
9	IRQ41S	0	R/W	- input
8	IRQ40S	0	R/W	 10: Interrupt request is detected on rising edge of IRQn input
7	IRQ31S	0	R/W	11: Interrupt request is detected on both edges of IRQn
6	IRQ30S	0	R/W	input
5	IRQ21S	0	R/W	_
4	IRQ20S	0	R/W	-
3	IRQ11S	0	R/W	-
2	IRQ10S	0	R/W	_
1	IRQ01S	0	R/W	_
0	IRQ00S	0	R/W	_

[Legend]

7.3.4 Interrupt Control Register 2 (ICR2)

ICR2 is a 16-bit register that specifies the detection mode for external interrupt input pins PINT7 to PINT0 individually: low level or high level.



Bit	Bit Name	Initial Value	R/W	Description
	Dit Hame			
15 to 8		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PINT7S	0	R/W	PINT Sense Select
6	PINT6S	0	R/W	These bits select whether interrupt signals
5	PINT5S	0	R/W	corresponding to pins PINT7 to PINT0 are detected by a low level or high level.
4	PINT4S	0	R/W	_0: Interrupt request is detected on low level of PINTn
3	PINT3S	0	R/W	input
2	PINT2S	0	R/W	1: Interrupt request is detected on high level of PINTn
1	PINT1S	0	R/W	input
0	PINT0S	0	R/W	_

[Legend]

7.3.5 IRQ Interrupt Request Register (IRQRR)

IRQRR is a 16-bit register that indicates interrupt requests from external input pins IRQ7 to IRQ0. If edge detection is set for the IRQ7 to IRQ0 interrupts, writing 0 to the IRQ7F to IRQ0F bits after reading IRQ7F to IRQ0F = 1 cancels the retained interrupts.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	1	1	1	1	1	1	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/(W)*	* R/(W)*						


Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	IRQ7F	0	R/(W)*	IRQ Interrupt Request
6	IRQ6F	0	R/(W)*	These bits indicate the status of the IRQ7 to IRQ0
5	IRQ5F	0	R/(W)*	interrupt requests. Level detection:
4	IRQ4F	0	R/(W)*	0: IRQn interrupt request has not occurred
3	IRQ3F	0	R/(W)*	 [Clearing condition]
2	IRQ2F	0	R/(W)*	IRQn input is high
1	IRQ1F	0	R/(W)*	1: IRQn interrupt has occurred
0	IRQ0F	0	R/(W)*	[Setting condition]IRQn input is low
				Edge detection:
				IRQn interrupt request is not detected [Clearing conditions]
				 Cleared by reading IRQnF while IRQnF = 1, then writing 0 to IRQnF
				 Cleared by executing IRQn interrupt exception handling
				1: IRQn interrupt request is detected
				[Setting condition]
				 Edge corresponding to IRQn1S or IRQn0S of ICR1 has occurred at IRQn pin

[Legend]

7.3.6 PINT Interrupt Enable Register (PINTER)

PINTER is a 16-bit register that enables interrupt request inputs to external interrupt input pins PINT7 to PINT0.



Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PINT7E	0	R/W	PINT Enable
6	PINT6E	0	R/W	These bits select whether to enable interrupt request
5	PINT5E	0	R/W	inputs to external interrupt input pins PINT7 to PINT0.
4	PINT4E	0	R/W	O: PINTn input interrupt request is disabled
3	PINT3E	0	R/W	-1: PINTn input interrupt request is enabled
2	PINT2E	0	R/W	_
1	PINT1E	0	R/W	_
0	PINT0E	0	R/W	_

[Legend]

7.3.7 PINT Interrupt Request Register (PIRR)

PIRR is a 16-bit register that indicates interrupt requests from external input pins PINT7 to PINT0.


Bit:	15	14	13	12	11				7			4		2	•	0
	-	-	-	-	-	-	-	-	PINT7R	PINT6R	PINT5R	PINT4R	PINT3R	PINT2R	PINT1R	PINT0R
Initial value:	0	0	0	0			0		0				0			0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PINT7R	0	R	PINT Interrupt Request
6	PINT6R	0	R	These bits indicate the status of the PINT7 to PINT0
5	PINT5R	0	R	interrupt requests.
4	PINT4R	0	R	O: No interrupt request at PINTn pin
3	PINT3R	0	R	−1: Interrupt request at PINTn pin
2	PINT2R	0	R	-
1	PINT1R	0	R	-
0	PINT0R	0	R	_

[Legend]

7.3.8 Bank Control Register (IBCR)

IBCR is a 16-bit register that enables or disables use of register banks for each interrupt priority level.



Bit	Bit Name	Initial Value	R/W	Description
15	E15	0	R/W	Enable
14	E14	0	R/W	These bits enable or disable use of register banks for
13	E13	0	R/W	interrupt priority levels 15 to 1. However, use of register banks is always disabled for the user break interrupts.
12	E12	0	R/W	_0: Use of register banks is disabled
11	E11	0	R/W	_1: Use of register banks is enabled
10	E10	0	R/W	
9	E9	0	R/W	_
8	E8	0	R/W	_
7	E7	0	R/W	_
6	E6	0	R/W	_
5	E5	0	R/W	_
4	E4	0	R/W	_
3	E3	0	R/W	_
2	E2	0	R/W	_
1	E1	0	R/W	_
0	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

7.3.9 Bank Number Register (IBNR)

IBNR is a 16-bit register that enables or disables use of register banks and register bank overflow exception. IBNR also indicates the bank number to which saving is performed next through the bits BN3 to BN0.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BE[1:0]	BOVE	-	-	-	-	-	-	-	-	-		BN[[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15, 14	BE[1:0]	00	R/W	Register Bank Enable
				These bits enable or disable use of register banks.
				00: Use of register banks is disabled for all interrupts. The setting of IBCR is ignored.
				01: Use of register banks is enabled for all interrupts except NMI and user break. The setting of IBCR is ignored.
				10: Reserved (setting prohibited)
				Use of register banks is controlled by the setting of IBCR.
13	BOVE	0	R/W	Register Bank Overflow Enable
				Enables of disables register bank overflow exception.
				 Generation of register bank overflow exception is disabled
				 Generation of register bank overflow exception is enabled
12 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3 to 0	BN[3:0]	0000	R	Bank Number
				These bits indicate the bank number to which saving is performed next. When an interrupt using register banks is accepted, saving is performed to the register bank indicated by these bits, and BN is incremented by 1. After BN is decremented by 1 due to execution of a RESBANK (restore from register bank) instruction, restoration from the register bank is performed.

7.4 Interrupt Sources

There are six types of interrupt sources: NMI, user break, user debugging interface, IRQ, PINT, and on-chip peripheral modules. Each interrupt has a priority level (0 to 16), with 0 the lowest and 16 the highest. When set to level 0, that interrupt is masked at all times.

7.4.1 NMI Interrupt

The NMI interrupt has a priority level of 16 and is accepted at all times when the NMI mask bit (NMIM) in interrupt control register 0 (ICR0) is enabled. NMI interrupt requests are edge-detected, and the NMI edge select bit (NMIE) in ICR0 selects whether the rising edge or falling edge is detected.

Though the priority level of the NMI interrupt is 16, the NMI interrupt exception handling sets the interrupt mask level bits (I3 to I0) in the status register (SR) to level 15.

When the NMIM bit in ICR0 is set to 1 (NMI interrupt request is masked), the NMI interrupt is not generated, however the NMI edge corresponding to NMIE bit of ICR0 is detected and the NMI interrupt request is retained until the interrupt request is accepted. The status of the interrupt request can be checked by reading the NMI interrupt request bit (NMIF) in the ICR0. If 0 is written to the NMIM bit (NMI interrupt request is enabled) when the NMIF bit is set to 1, the NMI interrupt request that is retained is accepted. Once the NMIM bit is set to 0 (NMI interrupt request is enabled), the NMIM bit cannot be set to 1 again, because only 0 can be written to the NMIM bit. When the NME bit is changed, the NMI interrupt request that is retained is cleared.

When canceling software standby mode by the NMI interrupt, set the NMIM bit to 0 to enable the NMI interrupt request after confirming that the NMI interrupt request has been cleared in the NMIF. If software standby mode is entered when the NMIM bit is 1 (NMI interrupt request is masked), the NMI interrupt cannot cancel software standby mode. In this case, the NMI edge cannot be detected in software standby mode and the NMI interrupt is not generated even if software standby mode is canceled by cancel source other than NMI. When the NMI pin keeps level (low level after the falling edge or high level after the rising edge) in software standby mode until software standby mode is canceled by cancel source other than NMI (until the clock is initiated after the oscillation settling), that edge of the NMI in software standby mode can be detected.

When deep standby mode is entered, deep standby mode is canceled by the NMI interrupt regardless of the NMI mask bit setting. NMIM bit is initialized by a power-on reset after canceling deep standby mode.

When a sleep instruction is to be executed after 0 has been written to the NMIM bit (enabling the NMI), read the value of the NMIM bit before executing the sleep instruction.

7.4.2 User Break Interrupt

The user break interrupt, whose priority level is 15, occurs when a break condition specified by the user break controller is satisfied. The user break interrupt exception handling sets the I3 to I0 bits in SR to level 15. For user break interrupts, see section 8, User Break Controller.

7.4.3 User Debugging Interface Interrupt

The user debugging interface interrupt has a priority level of 15, and occurs at serial input of a user debugging interface interrupt instruction. User debugging interface interrupt requests are edge-detected and retained until they are accepted. The user debugging interface interrupt exception handling sets the I3 to I0 bits in SR to level 15. For user debugging interface interrupts, see section 33, User Debugging Interface.

7.4.4 IRO Interrupts

IRQ interrupts are input from pins IRQ7 to IRQ0. For the IRQ interrupts, low-level, falling-edge, rising-edge, or both-edge detection can be selected individually for each pin by the IRQ sense select bits (IRQ71S to IRQ01S and IRQ70S to IRQ00S) in interrupt control register 1 (ICR1). The priority level can be set individually in a range from 0 to 15 for each pin by interrupt priority registers 01 and 02 (IPR01 and IPR02).

When using low-level sensing for IRQ interrupts, an interrupt request signal is sent to the interrupt controller while the IRQ7 to IRQ0 pins are low. An interrupt request signal is stopped being sent to the interrupt controller when the IRQ7 to IRQ0 pins are driven high. The status of the interrupt requests can be checked by reading the IRQ interrupt request bits (IRQ7F to IRQ0F) in the IRQ interrupt request register (IRQRR).

When using edge-sensing for IRQ interrupts, an interrupt request is detected due to change of the IRQ7 to IRQ0 pin states, and an interrupt request signal is sent to the interrupt controller. The result of IRQ interrupt request detection is retained until that interrupt request is accepted. Whether IRQ interrupt requests have been detected or not can be checked by reading the IRQ7F to IRQ0F bits in IRQRR. Writing 0 to these bits after reading them as 1 clears the result of IRQ interrupt request detection.

The IRQ interrupt exception handling sets the I3 to I0 bits in SR to the priority level of the accepted IRQ interrupt.

When returning from IRQ interrupt exception service routine, execute the RTE instruction after confirming that the interrupt request has been cleared by the IRQ interrupt request register (IRQRR) so as not to accidentally receive the interrupt request again.

7.4.5 **PINT Interrupts**

PINT interrupts are input from pins PINT7 to PINT0. Input of the interrupt requests is enabled by the PINT enable bits (PINT7E to PINT0E) in the PINT interrupt enable register (PINTER). For the PINT7 to PINT0 interrupts, low-level or high-level detection can be selected individually for each pin by the PINT sense select bits (PINT7S to PINT0S) in interrupt control register 2 (ICR2). A single priority level in a range from 0 to 15 can be set for all PINT7 to PINT0 interrupts by bits 15 to 12 in interrupt priority register 05 (IPR05).

When using low-level sensing for the PINT7 to PINT0 interrupts, an interrupt request signal is sent to the interrupt controller while the PINT7 to PINT0 pins are low. An interrupt request signal is stopped being sent to the interrupt controller when the PINT7 to PINT0 pins are driven high. The status of the interrupt requests can be checked by reading the PINT interrupt request bits (PINT7R to PINT0R) in the PINT interrupt request register (PIRR). The above description also applies to when using high-level sensing, except for the polarity being reversed. The PINT interrupt exception handling sets the I3 to I0 bits in SR to the priority level of the PINT interrupt.

When returning from IRQ interrupt exception service routine, execute the RTE instruction after confirming that the interrupt request has been cleared by the PINT interrupt request register (PIRR) so as not to accidentally receive the interrupt request again.

7.4.6 On-Chip Peripheral Module Interrupts

On-chip peripheral module interrupts are generated by the following on-chip peripheral modules:

- Direct memory access controller
- USB 2.0 host/function module
- Compare match timer
- Bus state controller
- Watchdog timer
- Multi-function timer pulse unit 2
- A/D converter
- Renesas SPDIF interface
- Serial sound interface
- I²C bus interface 3
- Serial communication interface with FIFO
- Serial I/O with FIFO
- Renesas serial peripheral interface
- Controller area network
- IEBusTM controller
- CD-ROM decoder
- SD host interface
- Realtime clock
- Sampling rate converter

As every source is assigned a different interrupt vector, the source does not need to be identified in the exception service routine. A priority level in a range from 0 to 15 can be set for each module by interrupt priority registers 05 to 22 (IPR05 to IPR22). The on-chip peripheral module interrupt exception handling sets the I3 to I0 bits in SR to the priority level of the accepted on-chip peripheral module interrupt.

7.5 **Interrupt Exception Handling Vector Table and Priority**

Table 7.4 lists interrupt sources and their vector numbers, vector table address offsets, and interrupt priorities.

Each interrupt source is allocated a different vector number and vector table address offset. Vector table addresses are calculated from the vector numbers and vector table address offsets. In interrupt exception handling, the interrupt exception service routine start address is fetched from the vector table indicated by the vector table address. For details of calculation of the vector table address, see table 6.4 in section 6. Exception Handling.

The priorities of IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts can be set freely between 0 and 15 for each pin or module by setting interrupt priority registers 01, 02, and 05 to 22 (IPR01, IPR02, and IPR05 to IPR22). However, if two or more interrupts specified by the same IPR among IPR05 to IPR22 occur, the priorities are defined as shown in the IPR setting unit internal priority of table 7.4, and the priorities cannot be changed. A power-on reset assigns priority level 0 to IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts. If the same priority level is assigned to two or more interrupt sources and interrupts from those sources occur simultaneously, they are processed by the default priorities indicated in table 7.4.

Table 7.4 Interrupt Exception Handling Vectors and Priorities

		Inte	errupt Vector	_		IPR	
Interru	upt Source	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
NMI		11	H'0000002C to H'0000002F	16	_	_	High
User b	reak	12	H'00000030 to H'00000033	15	_	_	
User d	lebug interface	14	H'00000038 to H'0000003B	15	_	_	
IRQ	IRQ0	64	H'00000100 to H'00000103	0 to 15 (0)	IPR01 (15 to 12)	_	_
	IRQ1	65	H'00000104 to H'00000107	0 to 15 (0)	IPR01 (11 to 8)	_	_
	IRQ2	66	H'00000108 to H'0000010B	0 to 15 (0)	IPR01 (7 to 4)	_	_
	IRQ3	67	H'0000010C to H'0000010F	0 to 15 (0)	IPR01 (3 to 0)	_	
	IRQ4	68	H'00000110 to H'00000113	0 to 15 (0)	IPR02 (15 to 12)	_	
	IRQ5	69	H'00000114 to H'00000117	0 to 15 (0)	IPR02 (11 to 8)	_	_
	IRQ6	70	H'00000118 to H'0000011B	0 to 15 (0)	IPR02 (7 to 4)	_	_
	IRQ7	71	H'0000011C to H'0000011F	0 to 15 (0)	IPR02 (3 to 0)	_	_
PINT	PINT0	80	H'00000140 to H'00000143	0 to 15 (0)	IPR05 (15 to 12)	1	_
	PINT1	81	H'00000144 to H'00000147	_		2	_
	PINT2	82	H'00000148 to H'0000014B	_		3	_
	PINT3	83	H'0000014C to H'0000014F	-		4	
	PINT4	84	H'00000150 to H'00000153			5	_ ♦ Low

			Inte	errupt Vector	_		IPR	
Interrupt	Source		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
PINT	PINT5		85	H'00000154 to H'00000157	0 to 15 (0)	IPR05 (15 to 12)	6	High ∱
	PINT6		86	H'00000158 to H'0000015B	_		7	_
	PINT7		87	H'0000015C to H'0000015F	-		8	_
Direct memory	Channel 0	DEI0	108	H'000001B0 to H'000001B3	0 to 15 (0)	IPR06 (15 to 12)	1	_
access controller		HEI0	109	H'000001B4 to H'000001B7	-		2	_
	Channel 1	DEI1	112	H'000001C0 to H'000001C3	0 to 15 (0)	IPR06 (11 to 8)	1	_
		HEI1	113	H'000001C4 to H'000001C7	-		2	_
	Channel 2	DEI2	116	H'000001D0 to H'000001D3	0 to 15 (0)	IPR06 (7 to 4)	1	_
		HEI2	117	H'000001D4 to H'000001D7	_		2	_
	Channel 3	DEI3	120	H'000001E0 to H'000001E3	0 to 15 (0)	IPR06 (3 to 0)	1	_
		HEI3	121	H'000001E4 to H'000001E7	_		2	_
	Channel 4	DEI4	124	H'000001F0 to H'000001F3	0 to 15 (0)	IPR07 (15 to 12)	1	_
		HEI4	125	H'000001F4 to H'000001F7	_		2	_
	Channel 5	DEI5	128	H'00000200 to H'00000203	0 to 15 (0)	IPR07 (11 to 8)	1	_
·		HEI5	129	H'00000204 to H'00000207	_		2	_
	Channel 6	DEI6	132	H'00000210 to H'00000213	0 to 15 (0)	IPR07 (7 to 4)	1	_
		HEI6	133	H'00000214 to H'00000217	_		2	Low

			Inte	errupt Vector	_		IPR	
Interrupt	Source		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
Direct memory	Channel 7	DEI7	136	H'00000220 to H'00000223	0 to 15 (0)	IPR07 (3 to 0)	1	High ∱
access controller		HEI7	137	H'00000224 to H'00000227	-		2	_
	Channel 8	DEI8	140	H'00000230 to H'00000233	0 to 15 (0)	IPR08 (15 to 12)	1	_
		HEI8	141	H'00000234 to H'00000237	-		2	_
	Channel 9	DEI9	144	H'00000240 to H'00000243	0 to 15 (0)	IPR08 (11 to 8)	1	_
		HEI9	145	H'00000244 to H'00000247	=		2	_
	Channel 10	DEI10	148	H'00000250 to H'00000253	0 to 15 (0)	IPR08 (7 to 4)	1	_
		HEI10	149	H'00000254 to H'00000257	=		2	_
	Channel 11	DEI11	152	H'00000260 to H'00000263	0 to 15 (0)	IPR08 (3 to 0)	1	_
		HEI11	153	H'00000264 to H'00000267	=		2	_
	Channel 12	DEI12	156	H'00000270 to H'00000273	0 to 15 (0)	IPR09 (15 to 12)	1	_
		HEI12	157	H'00000274 to H'00000277	_		2	_
	Channel 13	DEI13	160	H'00000280 to H'00000283	0 to 15 (0)	IPR09 (11 to 8)	1	_
		HEI13	161	H'00000284 to H'00000287			2	_
	Channel 14	DEI14	164	H'00000290 to H'00000293	0 to 15 (0)	IPR09 (7 to 4)	1	
		HEI14	165	H'00000294 to H'00000297	-		2	Low

Sep 18, 2015

			Interrupt Vector		_		IPR Setting	
Interrupt	Source		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
Direct memory	Channel 15	DEI15	168	H'000002A0 to H'000002A3	0 to 15 (0)	IPR09 (3 to 0)	1	High
access controller		HEI15	169	H'000002A4 to H'000002A7			2	_
USB 2.0 host/ function module	USBI		170	H'000002A8 to H'000002AB	0 to 15 (0)	IPR10 (15 to 12)	_	_
Compare match	Channel 0	CMI0	171	H'000002AC to H'000002AF	0 to 15 (0)	IPR10 (7 to 4)		_
timer	Channel 1	CMI1	172	H'000002B0 to H'000002B3	0 to 15 (0)	IPR10 (3 to 0)	_	_
Bus state controller	CMI		173	H'000002B4 to H'000002B7	0 to 15 (0)	IPR11 (15 to 12)	_	_
Watchdog timer	ITI		174	H'000002B8 to H'000002BB	0 to 15 (0)	IPR11 (11 to 8)	_	_
Multi- function	Channel 0	TGI0A	175	H'000002BC to H'000002BF	0 to 15 (0)	IPR11 (7 to 4)	1	_
timer pulse unit 2		TGI0B	176	H'000002C0 to H'000002C3	-		2	_
_		TGI0C	177	H'000002C4 to H'000002C7	-		3	_
		TGI0D	178	H'000002C8 to H'000002CB	_		4	_
		TCIOV	179	H'000002CC to H'000002CF	0 to 15 (0)	IPR11 (3 to 0)	1	_
		TGI0E	180	H'000002D0 to H'000002D3	_		2	_
		TGI0F	181	H'000002D4 to H'000002D7			3	Low

			Inte	rrupt Vector	_		IPR	
Interrup	t Source		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
Multi- function	Channel 1	TGI1A	182	H'000002D8 to H'000002DB	0 to 15 (0)	IPR12 (15 to 12)	1	High
timer pulse unit 2		TGI1B	183	H'000002DC to H'000002DF	_		2	_
unit Z		TCI1V	184	H'000002E0 to H'000002E3	0 to 15 (0)	IPR12 (11 to 8)	1	_
		TCI1U	185	H'000002E4 to H'000002E7	-		2	_
	Channel 2	TGI2A	186	H'000002E8 to H'000002EB	0 to 15 (0)	IPR12 (7 to 4)	1	_
		TGI2B	187	H'000002EC to H'000002EF	0 to 15 (0) IPR12 (3 to		2	_
		TCI2V	188	H'000002F0 to H'000002F3		IPR12 (3 to 0)	1	
		TCI2U	189	H'000002F4 to H'000002F7	_		2	_
	Channel 3	TGI3A	190	H'000002F8 to H'000002FB	0 to 15 (0)	IPR13 (15 to 12)	1	_
		TGI3B	191	H'000002FC to H'000002FF	-		2	-
		TGI3C	192	H'00000300 to H'00000303	_		3	_
		TGI3D	193	H'00000304 to H'00000307	_		4	_
		TCI3V	194	H'00000308 to H'0000030B	0 to 15 (0)	IPR13 (11 to 8)	_	Low

			Inte	errupt Vector	_		IPR	
Interrup	t Source		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
Multi- function	Channel 4	TGI4A	195	H'0000030C to H'0000030F	0 to 15 (0)	IPR13 (7 to 4)	1	High
timer pulse unit 2		TGI4B	196	H'00000310 to H'00000313	-		2	
		TGI4C	197	H'00000314 to H'00000317	_		3	_
		TGI4D	198	H'00000318 to H'0000031B	=		4	_
		TCI4V	199	H'0000031C to H'0000031F	0 to 15 (0)	IPR13 (3 to 0)	_	_
A/D con- verter	ADI		200	H'00000320 to H'00000323	0 to 15 (0)	IPR14 (7 to 4)	_	_
Renesas SPDIF interface	SPDIFI		201	H'00000324 to H'00000327	0 to 15 (0)	IPR14 (3 to 0)	_	
Serial sound	Channel 0	SSIF0	202	H'00000328 to H'0000032B	0 to 15 (0)	IPR15 (15 to 12)	1	_
interface		SSIRXI0	203	H'0000032C to H'0000032F	-		2	
		SSITXI0	204	H'00000330 to H'00000333	-		3	Low

			Inte	errupt Vector			IPR	
Interrup	upt Source Channel SSII1		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
Serial sound	Channel 1	SSII1	205	H'00000334 to H'00000337	0 to 15 (0)	IPR15 (11 to 8)	1	High ↑
interface		SSIRTI1	206	H'00000338 to H'0000033B	<u>-</u>		2	_
	Observati	SSITXI1	207	H'0000033C to H'0000033F	-		3	_
	Channel 2	SSII2	208	H'00000340 to H'00000343	0 to 15 (0)	IPR15 (7 to 4)	1	_
		SSIRTI2	209	H'00000344 to H'00000347	_		2	_
	Channel 3	SSII3	210	H'00000348 to H'0000034B	0 to 15 (0)	IPR15 (3 to 0)	1	_
		SSIRTI3	211	H'0000034C to H'0000034F	_		2	_
I ² C bus interface	Channel 0	STPI0	212	H'00000350 to H'00000353	0 to 15 (0)	IPR16 (15 to 12)	1	_
3		NAKI0	213	H'00000354 to H'00000357	_		2	_
		RXI0	214	H'00000358 to H'0000035B	_		3	_
		TXI0	215	H'0000035C to H'0000035F	_		4	_
		TEI0	216	H'00000360 to H'00000363	_		5	Low

			Interrupt Vector		_		IPR Setting	
Interrupt	Source		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
I ² C bus interface	Channel 1	STPI1	217	H'00000364 to H'00000367	0 to 15 (0)	IPR16 (11 to 8)	1	High ∱
3		NAKI1	218	H'00000368 to H'0000036B			2	_
		RXI1	219	H'0000036C to H'0000036F	_		3	_
		TXI1	220	H'00000370 to H'00000373	-		4	_
		TEI1	221	H'00000374 to H'00000377	-		5	_
	Channel 2	STPI2	222	H'00000378 to H'0000037B	0 to 15 (0)	IPR16 (7 to 4)	1	_
		NAKI2	223	H'0000037C to H'0000037F	-		2	_
		RXI2	224	H'00000380 to H'00000383	-		3	-
		TXI2	225	H'00000384 to H'00000387			4	
			TEI2	226	H'00000388 to H'0000038B	_		5
	Channel 3	STPI3	227	H'0000038C to H'0000038F	0 to 15 (0)	IPR16 (3 to 0)	1	_
		NAKI3	228	H'00000390 to H'00000393	_		2	- - -
		RXI3	229	H'00000394 to H'00000397	_		3	
		TXI3	230	H'00000398 to H'0000039B	-		4	
		TEI3	231	H'0000039C to H'0000039F			5	Low

			Inte	errupt Vector	_		IPR Setting	
Interrupt S	Source		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Unit Internal Priority	Default Priority
Serial communi-	Channel 0	BRI0	232	H'000003A0 to H'000003A3	0 to 15 (0)	IPR17 (15 to 12)	1	High
cation interface with FIFO		ERI0	233	H'000003A4 to H'000003A7	_		2	_
		RXI0	234	H'000003A8 to H'000003AB			3	_
		TXI0	235	H'000003AC to H'000003AF	-		4	_
	Channel 1	BRI1	236	H'000003B0 to H'000003B3	0 to 15 (0)	IPR17 (11 to 8)	1	_
		ERI1	237	H'000003B4 to H'000003B7	-		2	_
		RXI1	238	H'000003B8 to H'000003BB	_		3	_
		TXI1	239	H'000003BC to H'000003BF			4	
	Channel 2	BRI2	240	H'000003C0 to H'000003C3	0 to 15 (0)	IPR17 (7 to 4)	1	_
		ERI2	241	H'000003C4 to H'000003C7	_		2	_
		RXI2	242	H'000003C8 to H'000003CB	-		3	_
		TXI2	243	H'000003CC to H'000003CF	_		4	Low

			Interrupt Vector			IPR		
Interrupt \$	Source		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
Serial communi-	Channel 3	BRI3	244	H'000003D0 to H'000003D3	0 to 15 (0)	IPR17 (3 to 0)	1	High ∱
cation interface with FIFO		ERI3	245	H'000003D4 to H'000003D7			2	-
wiiiTii O		RXI3	246	H'000003D8 to H'000003DB	-		3	_
		TXI3	247	H'000003DC to H'000003DF	-		4	-
	Channel 4	BRI4	248	H'000003E0 to H'000003E3	0 to 15 (0)	IPR18 (15 to 12)	1	-
		ERI4	249	H'000003E4 to H'000003E7	_		2	-
		RXI4	250	H'000003E8 to H'000003EB	-		3	_
		TXI4	251	H'000003EC to H'000003EF	-		4	_
Serial I/O with FIFO	SIOFI		252	H'000003F0 to H'000003F3	0 to 15 (0)	IPR19 (15 to 12)	_	_
Renesas serial	Channel 0	SPEI0	253	H'000003F4 to H'000003F7	0 to 15 (0)	IPR19 (11 to 8)	1	_
peripheral interface		SPRI0	254	H'000003F8 to H'000003FB			2	_
		SPTI0	255	H'000003FC to H'000003FF			3	
-	Channel 1	SPEI1	256	H'00000400 to H'00000403	0 to 15 (0)	IPR19 (7 to 4)	1	
		SPRI1	257	H'00000404 to H'00000407	_		2	
		SPTI1	258	H'00000408 to H'0000040B			3	↓ Low

			Inte	errupt Vector	_		IPR	
Interrupt	Source		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
Renesas serial	Channel 2	SPEI2	259	H'0000040C to H'0000040F	0 to 15 (0)	IPR19 (3 to 0)	1	High ∱
peripheral interface		SPRI2	260	H'00000410 to H'00000413	_		2	_
		SPTI2	261	H'00000414 to H'00000417	-		3	_
Controller area	Channel 0	ERS0	262	H'00000418 to H'0000041B	0 to 15 (0)	IPR20 (15 to 12)	1	_
network		OVR0	263	H'0000041C to H'0000041F	-		2	_
		RM00	264	H'00000420 to H'00000423			3	_
		RM10	265	H'00000424 to H'00000427			4	_
		SLE0	266	H'00000428 to H'0000042B	-		5	_
	Channel 1	ERS1	267	H'0000042C to H'0000042F	0 to 15 (0)	IPR20 (11 to 8)	1	_
		OVR1	268	H'00000430 to H'00000433	_		2	- - -
		RM01	269	H'00000434 to H'00000437	_		3	
		RM11	270	H'00000438 to H'0000043B			4	
		SLE1	271	H'0000043C to H'0000043F	_		5	Low

		Interrupt Vector		_		IPR Setting	
Interrupt	Source	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
IEBus [™] controller	IEB	272	H'00000440 to H'00000443	0 to 15 (0)	IPR20 (7 to 4)	_	High ∱
CD-ROM decoder	ISY	273	H'00000444 to H'00000447	0 to 15 (0)	IPR20 (3 to 0)	1	_
	IERR	274	H'00000448 to H'0000044B	-		2	_
	ITARG	275	H'0000044C to H'0000044F	-		3	-
	ISEC	276	H'00000450 to H'00000453	-		4	-
	IBUF	277	H'00000454 to H'00000457	-		5	_
	IREADY	278	H'00000458 to H'0000045B	=		6	_
SD host interface	SDHI3	280	H'00000460 to H'00000463	0 to 15 (0)	IPR21 (11 to 8)	1	_
	SDHI0	281	H'00000464 to H'00000467	=		2	_
	SDHI1	282	H'00000468 to H'0000046B	=		3	_
Realtime clock	ARM	283	H'0000046C to H'0000046F	0 to 15 (0)	IPR21 (7 to 4)	1	_
	PRD	284	H'00000470 to H'00000473	=		2	_
	CUP	285	H'00000474 to H'00000477	_		3	Low

			Interrupt Vector		_		IPR	
Interrupt Source		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority	
Sampling rate	Channel 0	OVF0	286	H'00000478 to H'0000047B	0 to 15 (0)	IPR22 (15 to 12)	1	High ↑
converter		UDF0	287	H'0000047C to H'0000047F	-		2	_
		CEF0	288	H'00000480 to H'00000483	_		3	_
		ODFI0	289	H'00000484 to H'00000487	-		4	-
		IDEI0	290	H'00000488 to H'0000048B	-		5	_
	Channel 1	OVF1	291	H'0000048C to H'0000048F	0 to 15 (0)	IPR22 (11 to 8)	1	-
		UDF1	292	H'00000490 to H'00000493	_		2	
		CEF1	293	H'00000494 to H'00000497	_		3	_
		ODFI1	294	H'00000498 to H'0000049B	_		4	_
		IDEI1	295	H'0000049C to H'0000049F	_		5	_
	Channel 2	OVF2	296	H'000004A0 to H'000004A3	0 to 15 (0)	IPR22 (7 to 4)	1	_
		UDF2	297	H'000004A4 to H'000004A7	-		2	_
		CEF2	298	H'000004A8 to H'000004AB			3	
		ODFI2	299	H'000004AC to H'000004AF	-		4	
		IDEI2	300	H'000004B0 to H'000004B3	-		5	Low

7.6 Operation

7.6.1 Interrupt Operation Sequence

The sequence of interrupt operations is described below. Figure 7.2 shows the operation flow.

- 1. The interrupt request sources send interrupt request signals to the interrupt controller.
- 2. The interrupt controller selects the highest-priority interrupt from the interrupt requests sent, following the priority levels set in interrupt priority registers 01, 02, and 05 to 22 (IPR01, IPR02, and IPR05 to IPR22). Lower priority interrupts are ignored*. If two of these interrupts have the same priority level or if multiple interrupts occur within a single IPR, the interrupt with the highest priority is selected, according to the default priority and IPR setting unit internal priority shown in table 7.4.
- 3. The priority level of the interrupt selected by the interrupt controller is compared with the interrupt level mask bits (I3 to I0) in the status register (SR) of the CPU. If the interrupt request priority level is equal to or less than the level set in bits I3 to I0, the interrupt request is ignored. If the interrupt request priority level is higher than the level in bits I3 to I0, the interrupt controller accepts the interrupt and sends an interrupt request signal to the CPU.
- 4. The CPU detects the interrupt request sent from the interrupt controller when the CPU decodes the instruction to be executed. Instead of executing the decoded instruction, the CPU starts interrupt exception handling (figure 7.4).
- 5. The interrupt exception service routine start address is fetched from the exception handling vector table corresponding to the accepted interrupt.
- 6. The status register (SR) is saved onto the stack, and the priority level of the accepted interrupt is copied to bits I3 to I0 in SR.
- 7. The program counter (PC) is saved onto the stack.
- 8. The CPU jumps to the fetched interrupt exception service routine start address and starts executing the program. The jump that occurs is not a delayed branch.

Notes: The interrupt source flag should be cleared in the interrupt handler. After clearing the interrupt source flag, "time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU" shown in table 7.5 is required before the interrupt source sent to the CPU is actually cancelled. To ensure that an interrupt request that should have been cleared is not inadvertently accepted again, read the interrupt source flag after it has been cleared, and then execute an RTE instruction.

* Interrupt requests that are designated as edge-sensing are held pending until the interrupt requests are accepted. IRQ interrupts, however, can be cancelled by accessing the IRQ interrupt request register (IRQRR). For details, see section 7.4.4, IRQ Interrupts.

Interrupts held pending due to edge-sensing are cleared by a power-on reset.




Figure 7.2 Interrupt Operation Flow

7.6.2 Stack after Interrupt Exception Handling

Figure 7.3 shows the stack after interrupt exception handling.




Figure 7.3 Stack after Interrupt Exception Handling

7.7 Interrupt Response Time

Table 7.5 lists the interrupt response time, which is the time from the occurrence of an interrupt request until the interrupt exception handling starts and fetching of the first instruction in the exception service routine begins. The interrupt processing operations differ in the cases when banking is disabled, when banking is enabled without register bank overflow, and when banking is enabled with register bank overflow. Figures 7.4 and 7.5 show examples of pipeline operation when banking is enabled. Figures 7.6 and 7.7 show examples of pipeline operation when banking is enabled without register bank overflow. Figures 7.8 and 7.9 show examples of pipeline operation when banking is enabled with register bank overflow.

Table 7.5 Interrupt Response Time

			Number of States							
ltem			NMI	User Break	User Debugging Interface	IRQ, PINT	USB 2.0 Host/ Function Module	Peripheral Module (Other than USB 2.0 host/ function module)	Remarks	
Time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU			2 lcyc + 2 Bcyc + 1 Pcyc	3 lcyc	2 lcyc + 1 Pcyc	2 lcyc + 3 Bcyc + 1 Pcyc	2 lcyc + 4 Bcyc	2 lcyc + 2 Bcyc		
Time from	No register banking	Min.	3 lcyc + m1	+ m2	Min. is when the interrupt					
input of interrupt request signal to CPU until sequence		Max.	4 lcyc + 2(n	n1 + m2) +	- m3		Twait time is zero. Max. is when a higher- priority interrupt request has occurred during interrupt exception handling.			
currently being executed is	Register banking without register bank overflow	Min.	_		3 lcyc + m1 +	+ m2	Min. is when the interrupt			
completed, interrupt exception handling starts, and first instruction in interrupt exception service routine is fetched		Max.	_		12 lcyc + m1	+ m2			wait time is zero. Max. is when an interrupt request has occurred during execution of the RESBANK instruction.	
	Register	Min.	— 3 lcyc +			1 + m2			Min. is when the interrupt	
	banking with register bank overflow	Max.	_		3 lcyc + m1 + m2 + 19(m4)			wait time is zero. Max. is when an interrupt request has occurred during execution of the RESBANK instruction.		

Number of States

Item			NMI	User Break	User Debugging Interface	IRQ, PINT	USB 2.0 Host/ Function Module	Peripheral Module (Other than USB 2.0 host/ function module)	Remarks	
Interrupt response time	No register banking	Min.	5 lcyc + 2 Bcyc + 1 Pcyc + m1 + m2	6 lcyc + m1 + m2	5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 4 Bcyc + m1 + m2	5 lcyc + 2 Bcyc + m1 + m2	216-MHz operation* 1 * 2 : 0.037 to 0.101 μ s	
		Max.	6 lcyc + 2 Bcyc + 1 Pcyc + 2(m1 + m2) + m3	7 lcyc + 2(m1 + m2) + m3	6 lcyc + 1 Pcyc + 2(m1 + m2) + m3	6 lcyc + 3 Bcyc + 1 Pcyc + 2(m1 + m2) + m3		6 lcyc + 2 Bcyc + 2(m1 + m2) + m3	216-MHz operation* $^{1}*^{2}$: 0.055 to 0.120 μs	
	Register banking without register bank overflow	Min.	_		5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 4 Bcyc + m1 + m2	5 lcyc + 2 Bcyc + m1 + m2	216-MHz operation* $^{1}*^{2}$: 0.060 to 0.101 μs	
		Max.	_		14 lcyc + 1 Pcyc + m1 + m2	14 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	14 lcyc + 4 Bcyc + m1 + m2	14 lcyc + 2 Bcyc + m1 + m2	216-MHz operation* ¹ * ² : 0.101 to 0.143 μs	
	Register banking with register bank overflow	Min.	_		5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 4 Bcyc + m1 + m2	5 lcyc + 2 Bcyc + m1 + m2	216-MHz operation* $^{1}*^{2}$: 0.060 to 0.101 μs	
		Max.	_		5 lcyc + 1 Pcyc + m1 + m2 + 19(m4)	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2 + 19(m4)	5 lcyc + 4 Bcyc + m1 + m2 + 19(m4)	5 lcyc + 2 Bcyc + m1 + m2 + 19(m4)	216-MHz operation* 1 * 2 : 0.148 to 0.189 μ s	

Notes: m1 to m4 are the number of states needed for the following memory accesses.

m1: Vector address read (longword read)

m2: SR save (longword write)

m3: PC save (longword write)

m4: Banked registers (R0 to R14, GBR, MACH, MACL, and PR) are restored from the stack.

- 1. In the case that m1 = m2 = m3 = m4 = 1 lcyc.
- 2. In the case that $(I\phi, B\phi, P\phi) = (216 \text{ MHz}, 72 \text{ MHz}, 36 \text{ MHz}).$




Figure 7.4 Example of Pipeline Operation when IRQ Interrupt is Accepted (No Register Banking)




Figure 7.5 Example of Pipeline Operation for Multiple Interrupts (No Register Banking)




Figure 7.6 Example of Pipeline Operation when IRQ Interrupt is Accepted (Register Banking without Register Bank Overflow)




Figure 7.7 Example of Pipeline Operation when Interrupt is Accepted during RESBANK Instruction Execution (Register Banking without Register Bank Overflow)




Figure 7.8 Example of Pipeline Operation when IRQ Interrupt is Accepted (Register Banking with Register Bank Overflow)




Figure 7.9 Example of Pipeline Operation when Interrupt is Accepted during RESBANK Instruction Execution (Register Banking with Register Bank Overflow)

7.8 Register Banks

This LSI has fifteen register banks used to perform register saving and restoration required in the interrupt processing at high speed. Figure 7.10 shows the register bank configuration.




Figure 7.10 Overview of Register Bank Configuration

7.8.1 Banked Register and Input/Output of Banks

(1) Banked Register

The contents of the general registers (R0 to R14), global base register (GBR), multiply and accumulate registers (MACH and MACL), and procedure register (PR), and the vector table address offset are banked.

(2) Input/Output of Banks

This LSI has fifteen register banks, bank 0 to bank 14. Register banks are stacked in first-in last-out (FILO) sequence. Saving takes place in order, beginning from bank 0, and restoration takes place in the reverse order, beginning from the last bank saved to.

7.8.2 Bank Save and Restore Operations

(1) Saving to Bank

Figure 7.11 shows register bank save operations. The following operations are performed when an interrupt for which usage of register banks is allowed is accepted by the CPU:

- a. Assume that the bank number bit value in the bank number register (IBNR), BN, is i before the interrupt is generated.
- b. The contents of registers R0 to R14, GBR, MACH, MACL, and PR, and the interrupt vector table address offset (VTO) of the accepted interrupt are saved in the bank indicated by BN, bank i.
- c. The BN value is incremented by 1.




Figure 7.11 Bank Save Operations

Figure 7.12 shows the timing for saving to a register bank. Saving to a register bank takes place between the start of interrupt exception handling and the start of fetching the first instruction in the interrupt exception service routine.




Figure 7.12 Bank Save Timing

(2) Restoration from Bank

The RESBANK (restore from register bank) instruction is used to restore data saved in a register bank. After restoring data from the register banks with the RESBANK instruction at the end of the interrupt exception service routine, execute the RTE instruction to return from interrupt exception service routine.

7.8.3 Save and Restore Operations after Saving to All Banks

If an interrupt occurs and usage of the register banks is enabled for the interrupt accepted by the CPU in a state where saving has been performed to all register banks, automatic saving to the stack is performed instead of register bank saving if the BOVE bit in the bank number register (IBNR) is cleared to 0. If the BOVE bit in IBNR is set to 1, register bank overflow exception occurs and data is not saved to the stack.

Save and restore operations when using the stack are as follows:

(1) Saving to Stack

- 1. The status register (SR) and program counter (PC) are saved to the stack during interrupt exception handling.
- 2. The contents of the banked registers (R0 to R14, GBR, MACH, MACL, and PR) are saved to the stack. The registers are saved to the stack in the order of MACL, MACH, GBR, PR, R14, R13, ..., R1, and R0.
- 3. The register bank overflow bit (BO) in SR is set to 1.
- 4. The bank number bit (BN) value in the bank number register (IBNR) remains set to the maximum value of 15.

(2) Restoration from Stack

When the RESBANK (restore from register bank) instruction is executed with the register bank overflow bit (BO) in SR set to 1, the CPU operates as follows:

- 1. The contents of the banked registers (R0 to R14, GBR, MACH, MACL, and PR) are restored from the stack. The registers are restored from the stack in the order of R0, R1, ..., R13, R14, PR, GBR, MACH, and MACL.
- 2. The bank number bit (BN) value in the bank number register (IBNR) remains set to the maximum value of 15.

7.8.4 Register Bank Exception

There are two register bank exceptions (register bank errors): register bank overflow and register bank underflow.

(1) Register Bank Overflow

This exception occurs if, after data has been saved to all of the register banks, an interrupt for which register bank use is allowed is accepted by the CPU, and the BOVE bit in the bank number register (IBNR) is set to 1. In this case, the bank number bit (BN) value in the bank number register (IBNR) remains set to the bank count of 15 and saving is not performed to the register bank.

(2) Register Bank Underflow

This exception occurs if the RESBANK (restore from register bank) instruction is executed when no data has been saved to the register banks. In this case, the values of R0 to R14, GBR, MACH, MACL, and PR do not change. In addition, the bank number bit (BN) value in the bank number register (IBNR) remains set to 0.

7.8.5 Register Bank Error Exception Handling

When a register bank error occurs, register bank error exception handling starts. When this happens, the CPU operates as follows:

- 1. The exception service routine start address which corresponds to the register bank error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction for a register bank overflow, and the start address of the executed RESBANK instruction for a register bank underflow. To prevent multiple interrupts from occurring at a register bank overflow, the interrupt priority level that caused the register bank overflow is written to the interrupt mask level bits (I3 to I0) of the status register (SR).
- 4. Program execution starts from the exception service routine start address.

7.9 Data Transfer with Interrupt Request Signals

Interrupt request signals can be used to activate the direct memory access controller and transfer data.

Interrupt sources that are designated to activate the direct memory access controller are masked without being input to the interrupt controller. The mask condition is as follows:

```
Mask condition = DME • (DE0 • interrupt source select 0 + DE1 • interrupt source select 1 + DE2 • interrupt source select 2 + DE3 • interrupt source select 3 + DE4 • interrupt source select 4 + DE5 • interrupt source select 5 + DE6 • interrupt source select 6 + DE7 • interrupt source select 7 + DE8 • interrupt source select 8 + DE9 • interrupt source select 9 + DE10 • interrupt source select 10 + DE11 • interrupt source select 11 + DE12 • interrupt source select 12 + DE13 • interrupt source select 13 + DE14 • interrupt source select 15)
```

Figure 7.13 shows a block diagram of interrupt control.

Here, DME is bit 0 in DMAOR of the direct memory access controller, and DEn (n = 0 to 15) is bit 0 in CHCR_0 to CHCR_15 of the direct memory access controller. For details, see section 11, Direct Memory Access Controller.




Figure 7.13 Interrupt Control Block Diagram

7.9.1 Handling Interrupt Request Signals as Sources for CPU Interrupt but Not Direct Memory Access Controller Activating

- 1. Do not select direct memory access controller activating sources or clear the DME bit to 0. If, direct memory access controller activating sources are selected, clear the DE bit to 0 for the relevant channel of the direct memory access controller.
- 2. When interrupts occur, interrupt requests are sent to the CPU.
- 3. The CPU clears the interrupt source and performs the necessary processing in the interrupt exception service routine.

7.9.2 Handling Interrupt Request Signals as Sources for Activating Direct Memory Access Controller but Not CPU Interrupt

- 1. Select direct memory access controller activating sources and set both the DE and DME bits to 1. This masks CPU interrupt sources regardless of the interrupt priority register settings.
- 2. Activating sources are applied to the direct memory access controller when interrupts occur.
- 3. The direct memory access controller clears the interrupt sources when starting transfer.

7.10 Usage Note

7.10.1 Timing to Clear an Interrupt Source

The interrupt source flags should be cleared in the interrupt exception service routine. After clearing the interrupt source flag, "time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU" shown in table 7.5 is required before the interrupt source sent to the CPU is actually cancelled. To ensure that an interrupt request that should have been cleared is not inadvertently accepted again, read* the interrupt source flag after it has been cleared, and then execute an RTE instruction.

Note: * When clearing the USB 2.0 host/function module interrupt source flag, read the flag three times after clearing it.

Section 8 User Break Controller

The user break controller provides functions that simplify program debugging. These functions make it easy to design an effective self-monitoring debugger, enabling the chip to debug programs without using an in-circuit emulator. Instruction fetch or data read/write (bus cycle (CPU or direct memory access controller) selection in the case of data read/write), data size, data contents, address value, and stop timing in the case of instruction fetch are break conditions that can be set in this module. Since this LSI uses a Harvard architecture, instruction fetch on the CPU bus (C bus) is performed by issuing bus cycles on the instruction fetch bus (F bus), and data access on the C bus is performed by issuing bus cycles on the memory access bus (M bus). The internal bus (I bus) consists of the internal CPU bus, on which the CPU issues bus cycles, and the internal DMA bus, on which the direct memory access controller issues bus cycles. This module monitors the C bus and I bus.

8.1 **Features**

1. The following break comparison conditions can be set.

Number of break channels: two channels (channels 0 and 1)

User break can be requested as the independent condition on channels 0 and 1.

- Address

Comparison of the 32-bit address is maskable in 1-bit units.

One of the four address buses (F address bus (FAB), M address bus (MAB), internal CPU address bus (ICAB), and internal DMA address bus (IDAB)) can be selected.

- Data

Comparison of the 32-bit data is maskable in 1-bit units.

One of the three data buses (M data bus (MDB), internal CPU data bus (ICDB), and internal DMA data bus (IDDB)) can be selected.

- Bus selection when I bus is selected
 - Internal CPU bus or internal DMA bus
- Bus cycle

Instruction fetch (only when C bus is selected) or data access

- Read/write
- Operand size

Byte, word, and longword

2. In an instruction fetch cycle, it can be selected whether the start of user break interrupt exception processing is set before or after an instruction is executed.

Page 192 of 1910

Figure 8.1 shows a block diagram.




Figure 8.1 Block Diagram

8.2 Register Descriptions

Table 8.1 shows a register configuration. Five control registers for each channel and one common control register for channel 0 and channel 1 are available. A register for each channel is described as BAR_0 for the BAR register in channel 0.

Table 8.1 Register Configuration

Channel	Register Name	Abbrevia- tion	R/W	Initial Value	Address	Access Size
0	Break address register_0	BAR_0	R/W	H'00000000	H'FFFC0400	32
	Break address mask register_0	BAMR_0	R/W	H'00000000	H'FFFC0404	32
	Break bus cycle register_0	BBR_0	R/W	H'0000	H'FFFC04A0	16
	Break data register_0	BDR_0	R/W	H'00000000	H'FFFC0408	32
	Break data mask register_0	BDMR_0	R/W	H,00000000	H'FFFC040C	32
1	Break address register_1	BAR_1	R/W	H'00000000	H'FFFC0410	32
	Break address mask register_1	BAMR_1	R/W	H'00000000	H'FFFC0414	32
	Break bus cycle register_1	BBR_1	R/W	H'0000	H'FFFC04B0	16
	Break data register_1	BDR_1	R/W	H'00000000	H'FFFC0418	32
	Break data mask register_1	BDMR_1	R/W	H'00000000	H'FFFC041C	32
Common	Break control register	BRCR	R/W	H,00000000	H'FFFC04C0	32

8.2.1 Break Address Register (BAR)

BAR is a 32-bit readable/writable register. BAR specifies the address used as a break condition in each channel. The control bits CD[1:0] and CP[1:0] in the break bus cycle register (BBR) select one of the four address buses for a break condition.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BA31	BA30	BA29	BA28	BA27	BA26	BA25	BA24	BA23	BA22	BA21	BA20	BA19	BA18	BA17	BA16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8	BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BA31 to BA0	All 0	R/W	Break Address
				Store an address on the CPU address bus (FAB or MAB) or internal address bus (ICAB or IDAB) specifying break conditions.
				When the C bus and instruction fetch cycle are selected by BBR, specify an FAB address in bits BA31 to BA0.
				When the C bus and data access cycle are selected by BBR, specify an MAB address in bits BA31 to BA0.
				When the internal CPU bus (I bus) is selected by BBR, specify an ICAB address in bits BA31 to BA0.
				When the internal DMA bus (I bus) is selected by BBR, specify an IDAB address in bits BA31 to BA0.

Note: When setting the instruction fetch cycle as a break condition, clear the LSB in BAR to 0.

8.2.2 Break Address Mask Register (BAMR)

BAMR is a 32-bit readable/writable register. BAMR specifies bits masked in the break address bits specified by BAR.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BAM31	ВАМ30	BAM29	BAM28	BAM27	BAM26	BAM25	BAM24	BAM23	BAM22	BAM21	BAM20	BAM19	BAM18	BAM17	BAM16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BAM15	BAM14	BAM13	BAM12	BAM11	BAM10	BAM9	BAM8	BAM7	BAM6	BAM5	BAM4	ВАМ3	BAM2	BAM1	BAM0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAM31 to	All 0	R/W	Break Address Mask
	BAM0	ЗАМ0		Specify bits masked in the break address bits specified by BAR (BA31 to BA0).
				Break address bit BAn is included in the break condition
				Break address bit BAn is masked and not included in the break condition
				Note: $n = 31 \text{ to } 0$

8.2.3 Break Data Register (BDR)

BDR is a 32-bit readable/writable register. The control bits CD[1:0] and CP[1:0] in the break bus cycle register (BBR) select one of the three data buses for a break condition.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BD31	BD30	BD29	BD28	BD27	BD26	BD25	BD24	BD23	BD22	BD21	BD20	BD19	BD18	BD17	BD16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BD15	BD14	BD13	BD12	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BD31 to BD0	All 0	R/W	Break Data Bits
				Store data which specifies a break condition.
				When the C bus is selected by BBR, specify the break data on MDB in bits BD31 to BD0.
				When the internal CPU bus (I bus) is selected by BBR, specify an ICDB address in bits BD31 to BD0.
				When the internal DMA bus (I bus) is selected by BBR, specify an IDDB address in bits BD31 to BD0.

Notes: 1. Set the operand size when specifying a value on a data bus as the break condition.

2. When the byte size is selected as a break condition, the same byte data must be set in bits 31 to 24, 23 to 16, 15 to 8, and 7 to 0 in BDR as the break data. Similarly, when the word size is selected, the same word data must be set in bits 31 to 16 and 15 to 0.

8.2.4 Break Data Mask Register (BDMR)

BDMR is a 32-bit readable/writable register. BDMR specifies bits masked in the break data bits specified by BDR.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BDM31	врм30	BDM29	BDM28	BDM27	BDM26	BDM25	BDM24	BDM23	BDM22	BDM21	BDM20	BDM19	BDM18	BDM17	BDM16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BDM15	BDM14	BDM13	BDM12	BDM11	BDM10	BDM9	BDM8	BDM7	BDM6	BDM5	BDM4	BDM3	BDM2	BDM1	BDM0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/M	R/W	R/M													

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BDM31 to	All 0	R/W	Break Data Mask
	BDM0		Specify bits masked in the break data bits specified by BDR (BD31 to BD0).	
				0: Break data bit BDn is included in the break condition
				Break data bit BDn is masked and not included in the break condition
				Note: $n = 31 \text{ to } 0$

Notes: 1. Set the operand size when specifying a value on a data bus as the break condition.

2. When the byte size is selected as a break condition, the same byte data must be set in bits 31 to 24, 23 to 16, 15 to 8, and 7 to 0 in BDMR as the break mask data. Similarly, when the word size is selected, the same word data must be set in bits 31 to 16 and 15 to 0.

8.2.5 Break Bus Cycle Register (BBR)

BBR is a 16-bit readable/writable register, which specifies (1) disabling or enabling of user break interrupt requests, (2) including or excluding of the data bus value, (3) internal CPU bus or internal DMA bus, (4) C bus cycle or I bus cycle, (5) instruction fetch or data access, (6) read or write, and (7) operand size as the break conditions.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	UBID	DBE	-	1	CP[[1:0]	CD	[1:0]	ID[1:0]	RW	[1:0]	SZ	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	UBID	0	R/W	User Break Interrupt Disable
				Disables or enables user break interrupt requests when a break condition is satisfied.
				0: User break interrupt requests enabled
				1: User break interrupt requests disabled
12	DBE	0	R/W	Data Break Enable
				Selects whether the data bus condition is included in the break conditions.
				Data bus condition is not included in break conditions
				1: Data bus condition is included in break conditions
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9, 8	CP[1:0]	00	R/W	I-Bus Bus Select
				Select the bus when the bus cycle of the break condition is the I bus cycle. However, when the C bus cycle is selected, this bit is invalidated (only the CPU cycle).
				00: Condition comparison is not performed
				01: Break condition is the internal CPU bus
				10: Break condition is the internal DMA bus
				11: Break condition is the internal CPU bus
7, 6	CD[1:0]	00	R/W	C Bus Cycle/I Bus Cycle Select
				Select the C bus cycle or I bus cycle as the bus cycle of the break condition.
				00: Condition comparison is not performed
				01: Break condition is the C bus (F bus or M bus) cycle
				10: Break condition is the I bus cycle
				11: Break condition is the C bus (F bus or M bus) cycle
5, 4	ID[1:0]	00	R/W	Instruction Fetch/Data Access Select
				Select the instruction fetch cycle or data access cycle as the bus cycle of the break condition. If the instruction fetch cycle is selected, select the C bus cycle.
				00: Condition comparison is not performed
				01: Break condition is the instruction fetch cycle
				10: Break condition is the data access cycle
				 Break condition is the instruction fetch cycle or data access cycle
3, 2	RW[1:0]	00	R/W	Read/Write Select
				Select the read cycle or write cycle as the bus cycle of the break condition.
				00: Condition comparison is not performed
				01: Break condition is the read cycle
				10: Break condition is the write cycle
				11: Break condition is the read cycle or write cycle

		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	SZ[1:0]	00	R/W	Operand Size Select
				Select the operand size of the bus cycle for the break condition.
				00: Break condition does not include operand size
				01: Break condition is byte access
				10: Break condition is word access
				11: Break condition is longword access

8.2.6 Break Control Register (BRCR)

BRCR sets the following condition:

• Specifies whether a start of user break interrupt exception processing by instruction fetch cycle is set before or after instruction execution.

BRCR is a 32-bit readable/writable register that has break condition match flags and bits for setting other break conditions. For the condition match flags of bits 15 to 12, writing 1 is invalid (previous values are retained) and writing 0 is only possible. To clear the flag, write 0 to the flag bit to be cleared and 1 to all other flag bits.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SCMFC 0	SCMFC 1	SCMFD 0	SCMFD 1	-	-	-	-	-	PCB1	PCB0	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R	R	R	R	R/W	R/W	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
15	SCMFC0	0	R/W	C Bus Cycle Condition Match Flag 0
				When the C bus cycle condition in the break conditions set for channel 0 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The C bus cycle condition for channel 0 does not match
				1: The C bus cycle condition for channel 0 matches
14	SCMFC1	0	R/W	C Bus Cycle Condition Match Flag 1
				When the C bus cycle condition in the break conditions set for channel 1 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The C bus cycle condition for channel 1 does not match
				1: The C bus cycle condition for channel 1 matches

Bit	Bit Name	Initial Value	R/W	Description
13	SCMFD0	0	R/W	Description I Bus Cycle Condition Match Flag 0
13	SCIVIEDO	U	□/ V V	When the I bus cycle condition in the break conditions
				set for channel 0 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				0: The I bus cycle condition for channel 0 does not match
				1: The I bus cycle condition for channel 0 matches
12	SCMFD1	0	R/W	I Bus Cycle Condition Match Flag 1
				When the I bus cycle condition in the break conditions set for channel 1 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				The I bus cycle condition for channel 1 does not match
				1: The I bus cycle condition for channel 1 matches
11 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	PCB1	0	R/W	PC Break Select 1
				Selects the break timing of the instruction fetch cycle for channel 1 as before or after instruction execution.
				PC break of channel 1 is generated before instruction execution
				PC break of channel 1 is generated after instruction execution
5	PCB0	0	R/W	PC Break Select 0
				Selects the break timing of the instruction fetch cycle for channel 0 as before or after instruction execution.
				PC break of channel 0 is generated before instruction execution
				1: PC break of channel 0 is generated after instruction execution
4 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

8.3 Operation

8.3.1 Flow of the User Break Operation

The flow from setting of break conditions to user break interrupt exception handling is described below:

- 1. The break address is set in a break address register (BAR). The masked address bits are set in a break address mask register (BAMR). The break data is set in the break data register (BDR). The masked data bits are set in the break data mask register (BDMR). The bus break conditions are set in the break bus cycle register (BBR). Three control bit groups of BBR (C bus cycle/I bus cycle select, instruction fetch/data access select, and read/write select) are each set. No user break will be generated if even one of these groups is set to 00. The relevant break control conditions are set in the bits of the break control register (BRCR). Make sure to set all registers related to breaks before setting BBR, and branch after reading from the last written register. The newly written register values become valid from the instruction at the branch destination.
- 2. In the case where the break conditions are satisfied and the user break interrupt request is enabled, this module sends a user break interrupt request to the interrupt controller sets the C bus condition match flag (SCMFC) or I bus condition match flag (SCMFD) for the appropriate channel.
- 3. On receiving a user break interrupt request signal, the interrupt controller determines its priority. Since the user break interrupt has a priority level of 15, it is accepted when the priority level set in the interrupt mask level bits (I3 to I0) of the status register (SR) is 14 or lower. If the I3 to I0 bits are set to a priority level of 15, the user break interrupt is not accepted, but the conditions are checked, and condition match flags are set if the conditions match. For details on ascertaining the priority, see section 7, Interrupt Controller.
- 4. Condition match flags (SCMFC and SCMFD) can be used to check which condition has been satisfied. Clear the condition match flags during the user break interrupt exception processing routine. The interrupt occurs again if this operation is not performed.
- 5. There is a chance that the break set in channel 0 and the break set in channel 1 occur around the same time. In this case, there will be only one user break request to the interrupt controller but these two break channel match flags may both be set.
- 6. When selecting the I bus as the break condition, note as follows:
 - Whether or not an access issued on the C bus by the CPU is issued on the internal CPU bus depends on the cache settings. Regarding the I bus operation under cache conditions, see table 9.8 in section 9, Cache.
 - When a break condition is specified for the I bus, only the data access cycle is monitored. The instruction fetch cycle (including the cache renewal cycle) is not monitored.

- Only data access cycles are issued for the internal DMA bus cycles.
- If a break condition is specified for the I bus, even when the condition matches in an internal CPU bus cycle resulting from an instruction executed by the CPU, at which instruction the user break interrupt request is to be accepted cannot be clearly defined.

8.3.2 Break on Instruction Fetch Cycle

- 1. When C bus/instruction fetch/read/word or longword is set in the break bus cycle register (BBR), the break condition is the FAB bus instruction fetch cycle. Whether a start of user break interrupt exception processing is set before or after the execution of the instruction can then be selected with the PCB0 or PCB1 bit of the break control register (BRCR) for the appropriate channel. If an instruction fetch cycle is set as a break condition, clear BA0 bit in the break address register (BAR) to 0. A break cannot be generated as long as this bit is set to 1.
- 2. A break for instruction fetch which is set as a break before instruction execution occurs when it is confirmed that the instruction has been fetched and will be executed. This means a break does not occur for instructions fetched by overrun (instructions fetched at a branch or during an interrupt transition, but not to be executed). When this kind of break is set for the delay slot of a delayed branch instruction, the user break interrupt request is not received until the execution of the first instruction at the branch destination.

Note: If a branch does not occur at a delayed branch instruction, the subsequent instruction is not recognized as a delay slot.

- 3. When setting a break condition for break after instruction execution, the instruction set with the break condition is executed and then the break is generated prior to execution of the next instruction. As with pre-execution breaks, a break does not occur with overrun fetch instructions. When this kind of break is set for a delayed branch instruction and its delay slot, the user break interrupt request is not received until the first instruction at the branch destination.
- 4. When an instruction fetch cycle is set, the break data register (BDR) is ignored. Therefore, break data cannot be set for the break of the instruction fetch cycle.
- 5. If the I bus is set for a break of an instruction fetch cycle, the setting is invalidated.

8.3.3 Break on Data Access Cycle

- 1. If the C bus is specified as a break condition for data access break, condition comparison is performed for the addresses (and data) accessed by the executed instructions, and a break occurs if the condition is satisfied. If the I bus is specified as a break condition, condition comparison is performed for the addresses (and data) of the data access cycles on the bus specified by the I bus select bits, and a break occurs if the condition is satisfied. For details on the CPU bus cycles issued on the internal CPU bus, see 6 in section 8.3.1, Flow of the User Break Operation.
- 2. The relationship between the data access cycle address and the comparison condition for each operand size is listed in table 8.2.

Table 8.2 Data Access Cycle Addresses and Operand Size Comparison Conditions

Access Size	Address Compared
Longword	Compares break address register bits 31 to 2 to address bus bits 31 to 2
Word	Compares break address register bits 31 to 1 to address bus bits 31 to 1
Byte	Compares break address register bits 31 to 0 to address bus bits 31 to 0

This means that when address H'00001003 is set in the break address register (BAR), for example, the bus cycle in which the break condition is satisfied is as follows (where other conditions are met).

Longword access at H'00001000

Word access at H'00001002

Byte access at H'00001003

- 3. When the data value is included in the break conditions:
 - When the data value is included in the break conditions, either longword, word, or byte is specified as the operand size in the break bus cycle register (BBR). When data values are included in break conditions, a break is generated when the address conditions and data conditions both match. To specify byte data for this case, set the same data in the four bytes at bits 31 to 24, 23 to 16, 15 to 8, and 7 to 0 of the break data register (BDR) and break data mask register (BDMR). To specify word data for this case, set the same data in the two words at bits 31 to 16 and 15 to 0.
- 4. Access by a PREF instruction is handled as read access in longword units without access data. Therefore, if including the value of the data bus when a PREF instruction is specified as a break condition, a break will not occur.
- 5. If the data access cycle is selected, the instruction at which the break will occur cannot be determined.

8.3.4 Value of Saved Program Counter

When a user break interrupt request is received, the address of the instruction from where execution is to be resumed is saved to the stack, and the exception handling state is entered. If the C bus (FAB)/instruction fetch cycle is specified as a break condition, the instruction at which the break should occur can be uniquely determined. If the C bus/data access cycle or I bus/data access cycle is specified as a break condition, the instruction at which the break should occur cannot be uniquely determined.

- 1. When C bus (FAB)/instruction fetch (before instruction execution) is specified as a break condition:
 - The address of the instruction that matched the break condition is saved to the stack. The instruction that matched the condition is not executed, and the break occurs before it. However when a delay slot instruction matches the condition, the instruction is executed, and the branch destination address is saved to the stack.
- 2. When C bus (FAB)/instruction fetch (after instruction execution) is specified as a break condition:
 - The address of the instruction following the instruction that matched the break condition is saved to the stack. The instruction that matches the condition is executed, and the break occurs before the next instruction is executed. However when a delayed branch instruction or delay slot matches the condition, the instruction is executed, and the branch destination address is saved to the stack.
- 3. When C bus/data access cycle or I bus/data access cycle is specified as a break condition: The address after executing several instructions of the instruction that matched the break condition is saved to the stack.

8.3.5 **Usage Examples**

(1) Break Condition Specified for C Bus Instruction Fetch Cycle

(Example 1-1)

Register specifications

BAR 0 = H'00000404, BAMR 0 = H'00000000, BBR 0 = H'0054, BAR 1 = H'00008010, BAMR 1 = H'00000006, BBR 1 = H'0054, BDR 1 = H'00000000, BDMR 1 = H'00000000, BRCR = H'00000020

<Channel 0>

Address: H'00000404, Address mask: H'00000000

Bus cycle: C bus/instruction fetch (after instruction execution)/read (operand size is not

included in the condition)

<Channel 1>

Address: H'00008010, Address mask: H'00000006 Data: H'00000000. Data mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not

included in the condition)

A user break occurs after an instruction of address H'00000404 is executed or before instructions of addresses H'00008010 to H'00008016 are executed.

(Example 1-2)

Register specifications

BAR 0 = H'00027128, BAMR 0 = H'00000000, BBR 0 = H'005A, BAR 1= H'00031415, BAMR 1 = H'00000000, BBR 1 = H'0054, BDR 1 = H'00000000, BDMR 1 = H'00000000, BRCR = H'000000000

<Channel 0>

Address: H'00027128, Address mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/write/word

<Channel 1>

Address: H'00031415, Address mask: H'00000000 Data: H'00000000. Data mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not

included in the condition)

On channel 0, a user break does not occur since instruction fetch is not a write cycle. On channel 1, a user break does not occur since instruction fetch is performed for an even address.

(Example 1-3)

• Register specifications

BAR_0 = H'00008404, BAMR_0 = H'00000FFF, BBR_0 = H'0054, BAR_1 = H'00008010, BAMR_1 = H'00000006, BBR_1 = H'0054, BDR_1 = H'00000000, BDMR_1 = H'00000000, BRCR = H'00000020

<Channel 0>

Address: H'00008404, Address mask: H'00000FFF

Bus cycle: C bus/instruction fetch (after instruction execution)/read (operand size is not

included in the condition)

<Channel 1>

Address: H'00008010, Address mask: H'00000006

Data: H'00000000, Data mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not

included in the condition)

A user break occurs after an instruction with addresses H'00008000 to H'00008FFE is executed or before an instruction with addresses H'00008010 to H'00008016 are executed.

(2) Break Condition Specified for C Bus Data Access Cycle

(Example 2-1)

• Register specifications

BAR_0 = H'00123456, BAMR_0 = H'00000000, BBR_0 = H'0064, BAR_1 = H'000ABCDE, BAMR_1 = H'000000FF, BBR_1 = H'106A, BDR_1 = H'A512A512, BDMR_1 = H'00000000, BRCR = H'00000000

<Channel 0>

Address: H'00123456, Address mask: H'00000000

Bus cycle: C bus/data access/read (operand size is not included in the condition)

<Channel 1>

Address: H'000ABCDE, Address mask: H'000000FF

Data: H'0000A512, Data mask: H'00000000

Bus cycle: C bus/data access/write/word

On channel 0, a user break occurs with longword read from address H'00123456, word read from address H'00123456, or byte read from address H'00123456. On channel 1, a user break occurs when word H'A512 is written in addresses H'000ABC00 to H'000ABCFE.

(3) Break Condition Specified for I Bus Data Access Cycle

(Example 3-1)

• Register specifications

BAR_0 = H'00314156, BAMR_0 = H'00000000, BBR_0 = H'0194, BAR_1 = H'00055555, BAMR_1 = H'00000000, BBR_1 = H'12A9, BDR_1 = H'78787878, BDMR_1 = H'0F0F0F0F0F, BRCR = H'00000000

<Channel 0>

Address: H'00314156, Address mask: H'00000000

Bus cycle: Internal CPU bus/instruction fetch/read (operand size is not included in the

condition)

<Channel 1>

Address: H'00055555, Address mask: H'00000000

Data: H'00000078, Data mask: H'0000000F

Bus cycle: Internal DMA bus/data access/write/byte

On channel 0, the setting of the internal CPU bus/instruction fetch is ignored.

On channel 1, a user break occurs when the direct memory access controller writes byte data H'7x in address H'00055555 on the internal DMA bus (access via the internal CPU bus does not generate a user break).

8.4 Usage Notes

- The CPU can read from or write to this module registers via the internal CPU bus.
 Accordingly, during the period from executing an instruction to rewrite this module register till
 the new value is actually rewritten, the desired break may not occur. In order to know the
 timing when this module register is changed, read from the last written register. Instructions
 after then are valid for the newly written register value.
- 2. This module cannot monitor the C bus, internal CPU, and internal DMA bus cycles in the same channel
- 3. When a user break interrupt request and another exception source occur at the same instruction, which has higher priority is determined according to the priority levels defined in table 6.1 in section 6, Exception Handling. If an exception source with higher priority occurs, the user break interrupt request is not received.
- 4. Note the following when a break occurs in a delay slot.
 If a pre-execution break is set at a delay slot instruction, the user break interrupt request is not received immediately before execution of the branch destination.
- 5. User breaks are disabled during module standby mode. Do not read from or write to this module registers during module standby mode; the values are not guaranteed.
- 6. Do not set an address within an interrupt exception handling routine whose interrupt priority level is at least 15 (including user break interrupts) as a break address.
- 7. Do not set break after instruction execution for the SLEEP instruction or for the delayed branch instruction where the SLEEP instruction is placed at its delay slot.
- 8. When setting a break for a 32-bit instruction, set the address where the upper 16 bits are placed. If the address of the lower 16 bits is set and a break before instruction execution is set as a break condition, the break is handled as a break after instruction execution.
- 9. Do not set a user break before instruction execution for the instruction following the DIVU or DIVS instruction. If a user break before instruction execution is set for the instruction following the DIVU or DIVS instruction and an exception or interrupt occurs during execution of the DIVU or DIVS instruction, a user break occurs before instruction execution even though execution of the DIVU or DIVS instruction is halted.

Section 9 Cache

9.1 **Features**

Capacity

Instruction cache: 8 Kbytes Operand cache: 8 Kbytes

Structure: Instructions/data separated, 4-way set associative

Way lock function (only for operand cache): Way 2 and way 3 are lockable

Line size: 16 bytes

Number of entries: 128 entries/way

Write system: Write-back/write-through selectable

Replacement method: Least-recently-used (LRU) algorithm

9.1.1 Cache Structure

The cache separates data and instructions and uses a 4-way set associative system. It is composed of four ways (banks), each of which is divided into an address section and a data section.

In each way, each of the address and data sections is divided into 128 entries. The data section of the entry is called a line. Each line consists of 16 bytes (4 bytes \times 4). The data capacity per way is 2 Kbytes (16 bytes × 128 entries), with a total of 8 Kbytes in the cache as a whole (4 ways).

Figure 9.1 shows the operand cache structure. The instruction cache structure is the same as the operand cache structure except for not having the U bit.




Figure 9.1 Operand Cache Structure

(1) Address Array

The V bit indicates whether the entry data is valid. When the V bit is 1, data is valid; when 0, data is not valid.

The U bit (only for operand cache) indicates whether the entry has been written to in write-back mode. When the U bit is 1, the entry has been written to; when 0, it has not.

The tag address holds the physical address used in the access to external memory or large-capacity on-chip RAM. It consists of 21 bits (address bits 31 to 11) used for comparison during cache searches. In this LSI, the addresses of the cache-enabled space are H'00000000 to H'1FFFFFF (see section 10, Bus State Controller), and therefore the upper three bits of the tag address are cleared to 0.

The V and U bits are initialized to 0 by a power-on reset but not initialized by a manual reset or in software standby mode. The tag address is not initialized by a power-on reset or manual reset or in software standby mode.

(2) Data Array

Holds a 16-byte instruction or data. Entries are registered in the cache in line units (16 bytes).

The data array is not initialized by a power-on reset or manual reset or in software standby mode.

(3) **LRU**

With the 4-way set associative system, up to four instructions or data with the same entry address can be registered in the cache. When an entry is registered, LRU shows which of the four ways it is recorded in. There are six LRU bits, controlled by hardware. A least-recently-used (LRU) algorithm is used to select the way that has been least recently accessed.

Six LRU bits indicate the way to be replaced in case of a cache miss. The relationship between LRU and way replacement is shown in table 9.1 when the cache lock function (only for operand cache) is not used (concerning the case where the cache lock function is used, see section 9.2.2, Cache Control Register 2 (CCR2)). If a bit pattern other than those listed in table 9.1 is set in the LRU bits by software, the cache will not function correctly. When modifying the LRU bits by software, set one of the patterns listed in table 9.1.

The LRU bits are initialized to B'000000 by a power-on reset but not initialized by a manual reset or in software standby mode.

Table 9.1 LRU and Way Replacement (Cache Lock Function Not Used)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000100, 010100, 100000, 110000, 110100	3
000001, 000011, 001011, 100001, 101001, 101011	2
000110, 000111, 001111, 010110, 011110, 011111	1
111000, 111001, 111011, 111100, 111110, 111111	0

9.2 Register Descriptions

Table 9.2 shows the register configuration of the cache.

Table 9.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Cache control register 1	CCR1	R/W	H'00000000	H'FFFC1000	32
Cache control register 2	CCR2	R/W	H'00000000	H'FFFC1004	32

9.2.1 Cache Control Register 1 (CCR1)

The instruction cache is enabled or disabled using the ICE bit. The ICF bit controls disabling of all instruction cache entries. The operand cache is enabled or disabled using the OCE bit. The OCF bit controls disabling of all operand cache entries. The WT bit selects either write-through mode or write-back mode for operand cache.

Programs that change the contents of CCR1 should be placed in a cache-disabled space, and a cache-enabled space should be accessed after reading the contents of CCR1.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	ICF	-	-	ICE	-	-	-	-	OCF	-	WT	OCE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R/W	R	R	R/W	R	R	R	R	R/W	R	R/W	R/W

31 to 12 — All 0 R Reserved These bits are always read as 0. The write value should always be 0.	Bit	Bit Name	Initial Value	R/W	Description
always be 0. R/W Instruction Cache Flush Writing 1 flushes all instruction cache entries (clears the V and LRU bits of all instruction cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the instruction cache is flushed. 10, 9	31 to 12	_	All 0	R	Reserved
Writing 1 flushes all instruction cache entries (clears the V and LRU bits of all instruction cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the instruction cache is flushed. 10, 9 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 8 ICE 0 R/W Instruction Cache Enable Indicates whether the instruction cache function is enabled/disabled. 0: Instruction cache disable 1: Instruction cache enable 7 to 4 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 3 OCF 0 R/W Operand Cache Flush Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. 2 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable					These bits are always read as 0. The write value should always be 0.
V and LRU bits of all instruction cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the instruction cache is flushed. 10, 9 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 8 ICE 0 R/W Instruction Cache Enable Indicates whether the instruction cache function is enabled/disabled. 0: Instruction cache disable 1: Instruction cache enable 7 to 4 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 3 OCF 0 R/W Operand Cache Flush Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. 2 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable	11	ICF	0	R/W	Instruction Cache Flush
These bits are always read as 0. The write value should always be 0. 8 ICE 0 R/W Instruction Cache Enable Indicates whether the instruction cache function is enabled/disabled. 0: Instruction cache disable 1: Instruction cache enable 7 to 4 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 3 OCF 0 R/W Operand Cache Flush Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. 2 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable					V and LRU bits of all instruction cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when
always be 0. R/W Instruction Cache Enable Indicates whether the instruction cache function is enabled/disabled. 0: Instruction cache disable 1: Instruction cache enable 7 to 4 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 3 OCF 0 R/W Operand Cache Flush Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. 2 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable	10, 9	_	All 0	R	Reserved
Indicates whether the instruction cache function is enabled/disabled. 0: Instruction cache disable 1: Instruction cache enable 7 to 4 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 3 OCF 0 R/W Operand Cache Flush Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. 2 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable					
enabled/disabled. 0: Instruction cache disable 1: Instruction cache enable 7 to 4 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 3 OCF 0 R/W Operand Cache Flush Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. 2 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable	8	ICE	0	R/W	Instruction Cache Enable
1: Instruction cache enable 7 to 4 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 3 OCF 0 R/W Operand Cache Flush Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. 2 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable					
Those bits are always read as 0. The write value should always be 0. OCF 0 R/W Operand Cache Flush Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. Provided Home of the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. Reserved This bit is always read as 0. The write value should always be 0. Write Through Selects write-back mode or write-through mode. O: Write-back mode 1: Write-through mode OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. O: Operand cache disable					0: Instruction cache disable
These bits are always read as 0. The write value should always be 0. OCF 0 R/W Operand Cache Flush Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. Reserved This bit is always read as 0. The write value should always be 0. WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable					1: Instruction cache enable
always be 0. 3 OCF 0 R/W Operand Cache Flush Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. 2 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable	7 to 4	_	All 0	R	Reserved
Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. 2 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable					
V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when the operand cache is flushed. 2 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable	3	OCF	0	R/W	Operand Cache Flush
This bit is always read as 0. The write value should always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable					V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to the external memory or the large-capacity on-chip RAM is not performed when
always be 0. 1 WT 0 R/W Write Through Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable	2	_	0	R	Reserved
Selects write-back mode or write-through mode. 0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable					
0: Write-back mode 1: Write-through mode 0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable	1	WT	0	R/W	Write Through
1: Write-through mode OCE OR/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. O: Operand cache disable					Selects write-back mode or write-through mode.
0 OCE 0 R/W Operand Cache Enable Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable					0: Write-back mode
Indicates whether the operand cache function is enabled/disabled. 0: Operand cache disable					1: Write-through mode
enabled/disabled. 0: Operand cache disable	0	OCE	0	R/W	Operand Cache Enable
·					
1: Operand cache enable					0: Operand cache disable
					1: Operand cache enable

9.2.2 Cache Control Register 2 (CCR2)

CCR2 is used to enable or disable the cache locking function for operand cache and is valid in cache locking mode only. In cache locking mode, the lock enable bit (the LE bit) in CCR2 is set to 1. In non-cache-locking mode, the cache locking function is invalid.

When a cache miss occurs in cache locking mode by executing the prefetch instruction (PREF @Rn), the line of data pointed to by Rn is loaded into the cache according to bits 9 and 8 (the W3LOAD and W3LOCK bits) and bits 1 and 0 (the W2LOAD and W2LOCK bits) in CCR2. The relationship between the setting of each bit and a way, to be replaced when the prefetch instruction is executed, are listed in table 9.3. On the other hand, when the prefetch instruction is executed and a cache hit occurs, new data is not fetched and the entry which is already enabled is held. For example, when the prefetch instruction is executed with W3LOAD = 1 and W3LOCK = 1 specified in cache locking mode while one-line data already exists in way 0 which is specified by Rn, a cache hit occurs and data is not fetched to way 3.

In the cache access other than the prefetch instruction in cache locking mode, ways to be replaced by bits W3LOCK and W2LOCK are restricted. The relationship between the setting of each bit in CCR2 and ways to be replaced are listed in table 9.4.

Programs that change the contents of CCR2 should be placed in a cache-disabled space, and a cache-enabled space should be accessed after reading the contents of CCR2.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	W3 LOAD*	W3 LOCK	-	-	-	-	-	-	W2 LOAD*	W2 LOCK
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R	R	R	R	R	R	R/W	R/W

Note: * The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Bit	Bit Name	Initial Value	R/W	Description
31 to 17	Dit Nume	All 0	R	Reserved
31 10 17		All U	11	These bits are always read as 0. The write value should always be 0.
16	LE	0	R/W	Lock Enable
				Controls the cache locking function.
				0: Not cache locking mode
				1: Cache locking mode
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	W3LOAD*	0	R/W	Way 3 Load
8	W3LOCK	0	R/W	Way 3 Lock
				When a cache miss occurs by the prefetch instruction while W3LOAD = 1 and W3LOCK = 1 in cache locking mode, the data is always loaded into way 3. Under any other condition, the cache miss data is loaded into the way to which LRU points.
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	W2LOAD*	0	R/W	Way 2 Load
0	W2LOCK	0	R/W	Way 2 Lock
				When a cache miss occurs by the prefetch instruction while W2LOAD = 1 and W2LOCK =1 in cache locking mode, the data is always loaded into way 2. Under any other condition, the cache miss data is loaded into the way to which LRU points.

Note: * The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Table 9.3 Way to be Replaced when a Cache Miss Occurs in PREF Instruction

LE	W3LOAD*	W3LOCK	W2LOAD*	W2LOCK	Way to be Replaced
0	Х	Х	Х	Х	Decided by LRU (table 9.1)
1	Х	0	Х	0	Decided by LRU (table 9.1)
1	Х	0	0	1	Decided by LRU (table 9.5)
1	0	1	Х	0	Decided by LRU (table 9.6)
1	0	1	0	1	Decided by LRU (table 9.7)
1	0	Х	1	1	Way 2
1	1	1	0	Х	Way 3

[Legend]

x: Don't care

Note: * The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Table 9.4 Way to be Replaced when a Cache Miss Occurs in Other than PREF Instruction

LE	W3LOAD*	W3LOCK	W2LOAD*	W2LOCK	Way to be Replaced
0	Х	Х	Х	Х	Decided by LRU (table 9.1)
1	Х	0	Х	0	Decided by LRU (table 9.1)
1	Х	0	Х	1	Decided by LRU (table 9.5)
1	Х	1	Х	0	Decided by LRU (table 9.6)
1	Х	1	Х	1	Decided by LRU (table 9.7)

[Legend]

x: Don't care

Note: * The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Table 9.5 LRU and Way Replacement (when W2LOCK = 1 and W3LOCK = 0)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000001, 000100, 010100, 100000, 100001, 110000, 110100	3
000011, 000110, 000111, 001011, 001111, 010110, 011110, 011111	1
101001, 101011, 111000, 111001, 111011, 111100, 111110, 111111	0

Table 9.6 LRU and Way Replacement (when W2LOCK = 0 and W3LOCK = 1)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000001, 000011, 001011, 100000, 100001, 101001, 101011	2
000100, 000110, 000111, 001111, 010100, 010110, 011110, 011111	1
110000, 110100, 111000, 111001, 111011, 111100, 111110, 111111	0

Table 9.7 LRU and Way Replacement (when W2LOCK = 1 and W3LOCK = 1)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000001, 000011, 000100, 000110, 000111, 001011, 001111, 010100, 010110, 0111110, 0111111	1
100000, 100001, 101001, 101011, 110000, 110100, 111000, 111001, 111011, 111100, 111110, 111111	0

9.3 Operation

Operations for the operand cache are described here. Operations for the instruction cache are similar to those for the operand cache except for the address array not having the U bit, and there being no prefetch operation or write operation, or a write-back buffer.

9.3.1 Searching Cache

If the operand cache is enabled (OCE bit in CCR1 is 1), whenever data in a cache-enabled area is accessed, the cache will be searched to see if the desired data is in the cache. Figure 9.2 illustrates the method by which the cache is searched.

Entries are selected using bits 10 to 4 of the address used to access memory and the tag address of that entry is read. At this time, the upper three bits of the tag address are always cleared to 0. Bits 31 to 11 of the address used to access memory are compared with the read tag address. The address comparison uses all four ways. When the comparison shows a match and the selected entry is valid (V = 1), a cache hit occurs. When the comparison does not show a match or the selected entry is not valid (V = 0), a cache miss occurs. Figure 9.2 shows a hit on way 1.




Figure 9.2 Cache Search Scheme

9.3.2 Read Access

(1) Read Hit

In a read access, data is transferred from the cache to the CPU. LRU is updated so that the hit way is the latest.

(2) Read Miss

An internal bus cycle starts and the entry is updated. The way replaced follows table 9.4. Entries are updated in 16-byte units. When the desired data that caused the miss is loaded from the external memory or the large-capacity on-chip RAM to the cache, the data is transferred to the CPU in parallel with being loaded to the cache. When it is loaded in the cache, the V bit is set to 1, and LRU is updated so that the replaced way becomes the latest. In operand cache, the U bit is additionally cleared to 0. When the U bit of the entry to be replaced by updating the entry in write-back mode is 1, the cache update cycle starts after the entry is transferred to the write-back buffer. After the cache completes its update cycle, the write-back buffer writes the entry back to the memory. The write-back unit is 16 bytes. Cache update operation and write-back operation to the memory are performed in wrap-around mode. When the lower four bits of the address of readmiss data are H'4, for example, cache update operation and write-back operation to the memory are performed in the following order of the lower 4-bit value of address: $H'A \rightarrow H'B \rightarrow H'C \rightarrow H'O$.

9.3.3 Prefetch Operation (Only for Operand Cache)

(1) Prefetch Hit

LRU is updated so that the hit way becomes the latest. The contents in other caches are not modified. No data is transferred to the CPU.

(2) Prefetch Miss

No data is transferred to the CPU. The way to be replaced follows table 9.3. Other operations are the same as those in the case of read miss.

9.3.4 Write Operation (Only for Operand Cache)

(1) Write Hit

In a write access in write-back mode, the data is written to the cache and no write cycle to the external memory or the large-capacity on-chip RAM is issued. The U bit of the entry written is set to 1 and LRU is updated so that the hit way becomes the latest.

In write-through mode, the data is written to the cache and a write cycle to the external memory or the large-capacity on-chip RAM is issued. The U bit of the written entry is not updated and LRU is updated so that the replaced way becomes the latest.

(2) Write Miss

In write-back mode, an internal bus cycle starts when a write miss occurs, and the entry is updated. The way to be replaced follows table 9.4. When the U bit of the entry to be replaced is 1, the cache update cycle starts after the entry is transferred to the write-back buffer. Data is written to the cache, the U bit is set to 1, and the V bit is set to 1. LRU is updated so that the replaced way becomes the latest. After the cache completes its update cycle, the write-back buffer writes the entry back to the memory. The write-back unit is 16 bytes. Cache update operation and write-back operation to the memory are performed in wrap-around mode. When the lower four bits of the address of write-miss data are H'4, for example, cache update operation and write-back operation to the memory are performed in the following order of the lower 4-bit value of address: $H'4 \rightarrow H'8 \rightarrow H'C \rightarrow H'0$.

In write-through mode, no write to cache occurs in a write miss; the write is only to the external memory or the large-capacity on-chip RAM.

9.3.5 Write-Back Buffer (Only for Operand Cache)

When the U bit of the entry to be replaced in the write-back mode is 1, it must be written back to the external memory or the large-capacity on-chip RAM. To increase performance, the entry to be replaced is first transferred to the write-back buffer and fetching of new entries to the cache takes priority over writing back to the external memory. After the cache completes to fetch the new entry, the write-back buffer writes the entry back to the external memory or the large-capacity on-chip RAM. During the write-back cycles, the cache can be accessed. The write-back buffer can hold one line of cache data (16 bytes) and its physical address. Figure 9.3 shows the configuration of the write-back buffer.




Figure 9.3 Write-Back Buffer Configuration

Operations in sections 9.3.2 to 9.3.5 are summarized in table 9.8.

Table 9.8 Cache Operations

	CPU	Hit/	Write-Back Mode/ Write-Through		Access to External Memory or Large-Capacity On-Chip			
Cache	Cycle	Miss	Mode	U Bit	RAM (Through Internal Bus)	Cache Contents		
Instruction cache	Instruction fetch	Hit	_	_	Not generated	Not updated		
		Miss	_	_	Cache update cycle is generated	Updated to new values by cache update cycle		
Operand cache	Prefetch/ read	Hit	Either mode is available	х	Not generated	Not updated		
		Miss	Write-through mode	_	Cache update cycle is generated	Updated to new values by cache update cycle		
			Write-back mode	0	Cache update cycle is generated	Updated to new values by cache update cycle		
				1	Cache update cycle is generated. Then write-back cycle in write-back buffer is generated.	Updated to new values by cache update cycle		
	Write	Hit	Write-through mode	_	Write cycle CPU issues is generated.	Updated to new values by write cycle the CPU issues		
			Write-back mode	х	Not generated	Updated to new values by write cycle the CPU issues		
		Miss	Write-through mode	_	Write cycle CPU issues is generated.	Not updated*		
			Write-back mode	0	Cache update cycle is generated	Updated to new values by cache update cycle. Subsequently updated again to new values in write cycle CPU issues.		
				1	Cache update cycle is generated. Then write-back cycle in write-back buffer is generated.	Updated to new values by cache update cycle. Subsequently updated again to new values in write cycle CPU issues.		

[Legend]

Don't care. x:

Cache update cycle: 16-byte read access

Write-back cycle in write-back buffer: 16-byte write access

Neither LRU updated. LRU is updated in all other cases.

9.3.6 Coherency of Cache and External Memory or Large-Capacity On-Chip RAM

Use software to ensure coherency between the cache and the external memory or the largecapacity on-chip RAM. When memory shared by this LSI and another device is mapped in the cache-enabled space, operate the memory-mapped cache to invalidate and write back as required. The same operation should be performed for the memory shared by the CPU and the direct memory access controller in this LSI.

9.4 Memory-Mapped Cache

To allow software management of the cache, cache contents can be read and written by means of MOV instructions. The instruction cache address array is mapped onto addresses H'F0000000 to H'F07FFFFF, and the data array onto addresses H'F1000000 to H'F17FFFFF. The operand cache address array is mapped onto addresses H'F0800000 to H'F0FFFFFF, and the data array onto addresses H'F1800000 to H'F1FFFFFF. Only longword can be used as the access size for the address array and data array, and instruction fetches cannot be performed.

9.4.1 Address Array

To access an address array, the 32-bit address field (for read/write accesses) and 32-bit data field (for write accesses) must be specified.

In the address field, specify the entry address for selecting the entry, the W bit for selecting the way, and the A bit for specifying the existence of associative operation. In the W bit, B'00 is way 0, B'01 is way 1, B'10 is way 2, and B'11 is way 3. Since the access size of the address array is fixed at longword, specify B'00 for bits 1 and 0 of the address.

The tag address, LRU bits, U bit (only for operand cache), and V bit are specified as data. Always specify 0 for the upper three bits (bits 31 to 29) of the tag address.

For the address and data formats, see figure 9.4.

The following three operations are possible for the address array.

(1) Address Array Read

The tag address, LRU bits, U bit (only for operand cache), and V bit are read from the entry address specified by the address and the entry corresponding to the way. For the read operation, associative operation is not performed regardless of whether the associative bit (A bit) specified by the address is 1 or 0.

(2) Address-Array Write (Non-Associative Operation)

When the associative bit (A bit) in the address field is cleared to 0, write the tag address, LRU bits, U bit (only for operand cache), and V bit, specified by the data field, to the entry address specified by the address and the entry corresponding to the way. When writing to a cache line for which the U bit = 1 and the V bit = 1 in the operand cache address array, write the contents of the cache line back to memory, then write the tag address, LRU bits, U bit, and V bit specified by the data field. When 0 is written to the V bit, 0 must also be written to the U bit of that entry. Writeback operation to the memory is performed in the following order of the lower 4-bit value of address: $H'0 \rightarrow H'4 \rightarrow H'8 \rightarrow H'C$.

(3) Address-Array Write (Associative Operation)

When writing with the associative bit (A bit) of the address field set to 1, the addresses in the four ways for the entry specified by the address field are compared with the tag address that is specified by the data field. Write the U bit (only for operand cache) and the V bit specified by the data field to the entry of the way that has a hit. However, the tag address and LRU bits remain unchanged. When there is no way that has a hit, nothing is written and there is no operation. This function is used to invalidate a specific entry in the cache.

When the U bit of the entry that has had a hit is 1 in the operand cache, writing back should be performed. However, when 0 is written to the V bit, 0 must also be written to the U bit of that entry. Write-back operation to the memory is performed in the following order of the lower 4-bit value of address: $H'0 \rightarrow H'4 \rightarrow H'8 \rightarrow H'C$.

9.4.2 Data Array

To access a data array, the 32-bit address field (for read/write accesses) and 32-bit data field (for write accesses) must be specified. The address field specifies information for selecting the entry to be accessed; the data field specifies the longword data to be written to the data array.

Specify the entry address for selecting the entry, the L bit indicating the longword position within the (16-byte) line, and the W bit for selecting the way. In the L bit, B'00 is longword 0, B'01 is longword 1, B'10 is longword 2, and B'11 is longword 3. In the W bit, B'00 is way 0, B'01 is way 1, B'10 is way 2, and B'11 is way 3. Since the access size of the data array is fixed at longword, specify B'00 for bits 1 and 0 of the address.

For the address and data formats, see figure 9.4.

The following two operations are possible for the data array. Information in the address array is not modified by this operation.

(1) Data Array Read

The data specified by the L bit in the address is read from the entry address specified by the address and the entry corresponding to the way.

(2) Data Array Write

The longword data specified by the data is written to the position specified by the L bit in the address from the entry address specified by the address and the entry corresponding to the way.




Figure 9.4 Specifying Address and Data for Memory-Mapped Cache Access

9.4.3 Usage Examples

(1) Invalidating Specific Entries

Specific cache entries can be invalidated by writing 0 to the entry's V bit in the memory mapping cache access. When the A bit is 1, the tag address specified by the write data is compared to the tag address within the cache selected by the entry address, and data is written to the bits V and U specified by the write data when a match is found. If no match is found, there is no operation. When the V bit of an entry in the address array is set to 0, the entry is written back if the entry's U bit is 1.

An example when a write data is specified in R0 and an address is specified in R1 is shown below.

```
; R0=H'0110 0010; tag address(28-11)=B'0 0001 0001 0000 0000 0, U=0, V=0 ; R1=H'F080 0088; operand cache address array access, entry=B'000 1000, A=1 ; MOV.L R0,@R1
```

(2) Reading the Data of a Specific Entry

The data section of a specific cache entry can be read by the memory mapping cache access. The longword indicated in the data field of the data array in figure 9.4 is read into the register.

An example when an address is specified in R0 and data is read in R1 is shown below.

```
; R0=H'F100 004C; instruction cache data array access, entry=B'000 0100,
; Way=0, longword address=3
;
MOV.L @R0,R1
```

9.4.4 Usage Notes

- Programs that access memory-mapped cache of the operand cache should be placed in a cache-disabled space. Programs that access memory-mapped cache of the instruction cache should be placed in a cache-disabled space, and in each of the beginning and the end of that, two or more read accesses to on-chip peripheral modules or external address space (cache-disabled address) should be executed.
- 2. Rewriting the address array contents so that two or more ways are hit simultaneously is prohibited. Operation is not guaranteed if the address array contents are changed so that two or more ways are hit simultaneously.
- 3. Registers and memory-mapped cache can be accessed only by the CPU and not by the direct memory access controller.

Section 10 Bus State Controller

The bus state controller outputs control signals for various types of memory and external devices that are connected to the external address space. The functions of this module enable this LSI to connect directly with SRAM, SDRAM, and other memory storage devices, and external devices.

10.1 Features

- 1. External address space
 - Supports for up to 8 Mbytes each in areas CS0 and CS3 (for the SH726A) or up to 64 Mbytes each in areas CS0 to CS4 (for the SH726B).
 - Can specify the normal space interface, SRAM interface with byte selection, burst ROM (clocked synchronous or asynchronous), and SDRAM memory type for each address space.
 - Data bus width for CS0 space is 16 bits. Can select the data bus width (8 or 16 bits) for each of address spaces CS1 to CS4.
 - Controls insertion of wait cycles for each address space.
 - Controls insertion of wait cycles for each read access and write access.
 - Can set independent idle cycles during the continuous access for five cases: read-write (in same space/different spaces), read-read (in same space/different spaces), the first cycle is a write access.
- 2. Normal space interface
 - Supports the interface that can directly connect to the SRAM.
- 3. Burst ROM interface (clocked asynchronous)
 - High-speed access to the ROM that has the page mode function.
- 4. SDRAM interface
 - Can set the SDRAM in up to two areas.
 - Multiplex output for row address/column address.
 - Efficient access by single read/single write.
 - High-speed access in bank-active mode.
 - Supports an auto-refresh and self-refresh.
 - Supports a power-down mode.
 - Issues MRS and EMRS commands.

- 5. SRAM interface with byte selection
 - Can connect directly to a SRAM with byte selection.
- 6. Burst ROM interface (clocked synchronous)
 - Can connect directly to a burst ROM of the clocked synchronous type.
- 7. Refresh function
 - Supports the auto-refresh and self-refresh functions.
 - Specifies the refresh interval using the refresh counter and clock selection.
 - Can execute concentrated refresh by specifying the refresh counts (1, 2, 4, 6, or 8).
- 8. Usage as interval timer for refresh counter
 - Generates an interrupt request at compare match.

Figure 10.1 shows a block diagram of this module.




Figure 10.1 Block Diagram of Bus State Controller

10.2 Input/Output Pins

Table 10.1 shows the pin configuration.

Table 10.1 Pin Configuration

Name	I/O	Function
A25 to A0*	Output	Address bus
D15 to D0	I/O	Data bus
BS*	Output	Bus cycle start
CS0 to CS4*	Output	Chip select
RD/WR	Output	Read/write
		Connects to $\overline{\text{WE}}$ pins when SDRAM or SRAM with byte selection is connected.
RD	Output	Read pulse signal (read data output enable signal)
WE1/DQMU	Output	Indicates that D15 to D8 are being written to.
		Connected to the byte select signal when a SRAM with byte selection is connected.
		Functions as the select signals for D15 to D8 when SDRAM is connected.
WE0/DQML	Output	Indicates that D7 to D0 are being written to.
		Connected to the byte select signal when a SRAM with byte selection is connected.
		Functions as the select signals for D7 to D0 when SDRAM is connected.
RAS	Output	Connects to RAS pin when SDRAM is connected.
CAS	Output	Connects to CAS pin when SDRAM is connected.
CKE	Output	Connects to CKE pin when SDRAM is connected.
WAIT	Input	External wait input

Note: * With SH726A, the pin functions A25 to A23, A0, BS, CS1, CS2, and CS4 are not available.

10.3 Area Overview

10.3.1 **Address Map**

In the architecture, this LSI has a 32-bit address space, which is divided into cache-enabled, cache-disabled, and on-chip spaces (on-chip RAM, on-chip peripheral modules, and reserved areas) according to the upper bits of the address.

External address spaces CS0 to CS4 are cache-enabled when internal address A29 = 0 or cachedisabled when A29 = 1.

The kind of memory to be connected and the data bus width are specified in each partial space. The address map for the external address space is listed below.

Table 10.2 Address Map

Internal Address	Space	Memory to be Connected	Cache
H'00000000 to H'03FFFFFF	CS0	Normal space, SRAM with byte selection, burst ROM (asynchronous or synchronous)	Cache-enabled
H'04000000 to H'07FFFFF	CS1*2	Normal space, SRAM with byte selection	_
H'08000000 to H'0BFFFFF	CS2*2	Normal space, SRAM with byte selection, SDRAM	
H'0C000000 to H'0FFFFFF	CS3	Normal space, SRAM with byte selection, SDRAM	
H'10000000 to H'13FFFFF	CS4* ²	Normal space, SRAM with byte selection, burst ROM (asynchronous)	
H'14000000 to H'1FFFFFF	Other	SPI multi I/O bus space, on-chip RAM, reserved area*1	
H'20000000 to H'23FFFFF	CS0	Normal space, SRAM with byte selection, burst ROM (asynchronous or synchronous)	Cache-disabled
H'24000000 to H'27FFFFF	CS1*2	Normal space, SRAM with byte selection	<u> </u>
H'28000000 to H'2BFFFFF	CS2*2	Normal space, SRAM with byte selection, SDRAM	
H'2C000000 to H'2FFFFFF	CS3	Normal space, SRAM with byte selection, SDRAM	
H'30000000 to H'33FFFFFF	CS4* ²	Normal space, SRAM with byte selection, burst ROM (asynchronous)	_

Internal Address	Space	Memory to be Connected	Cache
H'34000000 to H'3FFFFFF	Other	SPI multi I/O bus space, on-chip RAM, reserved area*1	Cache-disabled
H'40000000 to H'FFFBFFFF	Other	On-chip RAM, reserved area*1	_
H'FFFC0000 to H'FFFFFFF	Other	On-chip peripheral modules, reserved area*1	_

- Notes: 1. For the on-chip RAM space, access the addresses shown in section 30, On-Chip RAM. For the on-chip peripheral module space, access the addresses shown in section 34, List of Registers. Do not access addresses which are not described in these sections. Otherwise, the correct operation cannot be guaranteed.
 - 2. With SH726B, areas CS1, CS2, and CS4 are available.

10.3.2 Data Bus Width and Endian Specification for Each Area Depending on Boot Mode and Settings of Pins Related to This Module

The initial state of data bus, endian specification, and settings of the pins related to this module depends on boot mode. For boot mode, refer to section 4, Boot Mode.

In boot mode 0, the state of area 0 is fixed to the state with bus width of 16 bits and big endian, because this LSI is started up by the program stored in the ROM connected to area 0. The initial states of areas 1 to 4 are the same as that of area 0, but the bus width and endian can be changed by the program. In this mode, pin functions required to read ROM connected to area 0, such as some of addresses, data bus, \overline{CSO} , and \overline{RD} are selected automatically as the initial functions immediately after a power-on reset. The other pins are initially set as general ports, and cannot be used until specific functions are selected. Until pin function setting is completed, no accesses should be made except read access to area 0.

In boot mode 1, the states of areas 0 to 4 can be changed from the initial state by the program because in this mode the LSI is started by the program stored in the serial flash memory. Since pin functions related to this module are not set automatically, they need to be set by the user. Until pin function setting is completed, no accesses should be made to external address space.

Table 10.3 shows the initial state of areas in boot mode.

The sample access waveforms shown in this section include the pins such as BS, RD/WR, and WEn. They are the waveforms when pin functions are assigned to the general I/O ports. When 8bit bus width is used in boot mode 0, setting for pin A0 is also needed.

For details on pin function settings, see section 31, General Purpose I/O Ports.

Table 10.3 Initial States of Areas in Boot Mode

Boot Mode	Item	Area 0	Areas 1 to 4				
0 Data bus width		Fixed to 16 bits. Not changeable.	16 bits as an initial value. Can be changed by program.				
	Endian specification	Fixed to big endian. Not changeable.	Big endian as an initial value. Can be changed by program.				
	Settings of pins related to this module	Only the pin functions A20 to set automatically. Other pins	A1, D15 to D0, CS0, and RD are need to be set by program.				
1	Data bus width	16 bits as an initial value. Can be changed by program.					
	Endian specification	Big endian as an initial value. Can be changed by program.					
	Settings of pins related to this module	General I/O function as an initial value. For external bus access, all the necessary pins need to be se program.					

Notes: 1. When a boot ROM to be connected uses address lines more significant than A21 in boot mode 0, such address lines need to be pulled down on the board.

- 2. Only a limited data bus width is available to some types of memory. For details, refer to section 10.4.2, CSn Space Bus Control Register (CSnBCR) (n = 0 to 4).
- 3. With SH726A, areas 1, 2, and 4 are not available; pins A25 to A23, A0, and BS cannot be selected.

10.4 Register Descriptions

Table 10.4 shows the register configuration of this module.

Do not access the areas until settings of the connected memory interface are completed.

Table 10.4 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common control register	CMNCR	R/W	H'00001010	H'FFFC0000	32
CS0 space bus control register	CS0BCR	R/W	H'36DB0400	H'FFFC0004	32
CS1 space bus control register	CS1BCR	R/W	H'36DB0400	H'FFFC0008	32
CS2 space bus control register	CS2BCR	R/W	H'36DB0400	H'FFFC000C	32
CS3 space bus control register	CS3BCR	R/W	H'36DB0400	H'FFFC0010	32
CS4 space bus control register	CS4BCR	R/W	H'36DB0400	H'FFFC0014	32
CS0 space wait control register	CS0WCR	R/W	H'00000500	H'FFFC0028	32
CS1 space wait control register	CS1WCR	R/W	H'00000500	H'FFFC002C	32
CS2 space wait control register	CS2WCR	R/W	H'00000500	H'FFFC0030	32
CS3 space wait control register	CS3WCR	R/W	H'00000500	H'FFFC0034	32
CS4 space wait control register	CS4WCR	R/W	H'00000500	H'FFFC0038	32
SDRAM control register	SDCR	R/W	H'00000000	H'FFFC004C	32
Refresh timer control/status register	RTCSR	R/W	H'00000000	H'FFFC0050	32
Refresh timer counter	RTCNT	R/W	H'00000000	H'FFFC0054	32
Refresh time constant register	RTCOR	R/W	H'00000000	H'FFFC0058	32

10.4.1 Common Control Register (CMNCR)

CMNCR is a 32-bit register that controls the common items for each area.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
									_		_					
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	DPRT	Y[1:0]	D	MAIW[2:	0]	DMA IWA	-	-	-	HIZ MEM	HIZ CNT*
Initial value:	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10, 9	DPRTY[1:0]	00	R/W	DMA Burst Transfer Priority
				Specify the priority for a refresh request during DMA burst transfer.
				O0: Accepts a refresh request during DMA burst transfer.
				01: Reserved (setting prohibited)
				Not accepts a refresh request during DMA burst transfer.
				11: Reserved (setting prohibited)

Bit	Bit Name	Initial Value	R/W	Description
8 to 6	DMAIW[2:0]	000	R/W	Wait states between access cycles when DMA single address transfer is performed.
				Specify the number of idle cycles to be inserted after an access to an external device with DACK when DMA single address transfer is performed. The method of inserting idle cycles depends on the contents of DMAIWA.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
5	DMAIWA	0	R/W	Method of inserting wait states between access cycles when DMA single address transfer is performed.
				Specifies the method of inserting the idle cycles specified by the DMAIW[2:0] bit. Clearing this bit will make this LSI insert the idle cycles when another device, which includes this LSI, drives the data bus after an external device with DACK drove it. However, when the external device with DACK drives the data bus continuously, idle cycles are not inserted. Setting this bit will make this LSI insert the idle cycles after an access to an external device with DACK, even when the continuous access cycles to an external device with DACK are performed.
				0: Idle cycles inserted when another device drives the data bus after an external device with DACK drove it.
				Idle cycles always inserted after an access to an external device with DACK
4	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

Bit	Bit Name	Initial Value	R/W	Description
3, 2	_	All 0	- R	Reserved
-, _				These bits are always read as 0. The write value should always be 0.
1	HIZMEM	0	R/W	High-Z Memory Control
				Specifies the pin state in software standby mode or deep standby mode for A25 to A0, \overline{BS} , \overline{CSn} , RD/ \overline{WR} , \overline{WEn} /DQMx, and \overline{RD} .
				0: High impedance in software standby mode or deep standby mode.
				Driven in software standby mode or deep standby mode
0	HIZCNT*	0	R/W	High-Z Control
				Specifies the state in software standby mode or deep standby mode for CKE, RAS, and CAS.
				0: High impedance in software standby mode or deep standby mode for CKE, RAS, and CAS.
				1: Driven in software standby mode or deep standby mode for CKE, RAS, and CAS.

Note: * For High-Z control of CKIO, see section 5, Clock Pulse Generator.

CSn Space Bus Control Register (CSnBCR) (n = 0 to 4) 10.4.2

CSnBCR is a 32-bit readable/writable register that specifies the memory connected to each space, the number of idle cycles between bus cycles, and the bus width.

Do not access external memory for the corresponding area until CSnBCR initial setting and pin setting are completed.

Idle cycles may be inserted even when they are not specified. For details, see section 10.5.9, Wait between Access Cycles.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		IWW[2:0]]	IV	/RWD[2:	:0]	IV	VRWS[2:	0]	I۱	VRRD[2:	0]	IV	VRRS[2:	0]
Initial value: R/W:	0 R	0 R/W	1 R/W	1 R/W												
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	TYPE[2:0)]	ENDIAN	BSZ	[1:0]	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
31	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
30 to 28	IWW[2:0]	011	R/W	Idle Cycles between Write-Read Cycles and Write-Write Cycles
				These bits specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target access cycles are the write-read cycle and write-write cycle.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted

		Initial		
Bit	Bit Name	Value	R/W	Description
27 to 25	IWRWD[2:0]	011	R/W	Idle Cycles for Another Space Read-Write
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target access cycle is a read-write one in which continuous access cycles switch between different spaces.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
24 to 22	IWRWS[2:0]	011	R/W	Idle Cycles for Read-Write in the Same Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-write cycle of which continuous access cycles are for the same space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted

		Initial		
Bit	Bit Name	Value	R/W	Description
21 to 19	IWRRD[2:0]	011	R/W	Idle Cycles for Read-Read in Another Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-read cycle of which continuous access cycles switch between different space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
18 to 16	IWRRS[2:0]	011	R/W	Idle Cycles for Read-Read in the Same Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-read cycle of which continuous access cycles are for the same space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

D.:.	D'1 N	Initial	D 044	Post talls
Bit	Bit Name	Value	R/W	Description
14 to 12	TYPE[2:0]	000	R/W	Specify the type of memory connected to a space.
				000: Normal space
				001: Burst ROM (clock asynchronous)
				010: Reserved (setting prohibited)
				011: SRAM with byte selection
				100: SDRAM
				101: Reserved (setting prohibited)
				110: Reserved (setting prohibited)
				111: Burst ROM (clock synchronous)
				For details for memory type in each area, see table 10.2.
				Note: When connecting the burst ROM to the CS0 space in boot mode 0, change the CS0WCR register to the settings by the burst ROM CS0WCR uses and then set TYPE[2:0] to the burst ROM setting. In boot mode 1, memory access should be performed after setting CS0BCR and CS0WCR.
11	ENDIAN	0	R/W	Endian Setting
				Specifies the arrangement of data in a space.
				0: Arranged in big endian
				1: Arranged in little endian
				Note: Little endian cannot be set for area 0 in boot mode 0. In this case, this bit of CS0BCR is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10, 9	BSZ[1:0]	10	R/W	Data Bus Width Specification
				Specify the data bus widths of spaces.
				00: Reserved (setting prohibited)
				01: 8-bit size
				10: 16-bit size
				11: Reserved (setting prohibited)
				For MPX-I/O, selects bus width by address
				Notes: 1. In boot mode 0, the BSZ[1:0] bits settings in CS0BCR are ignored.
				If area 2 or area 3 is specified as SDRAM space, the bus width can be specified as 16 bits.
				If area 0 is specified as clocked synchronous burst ROM space, the bus width can be specified as 16 bits.
8 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

10.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0 to 4)

CSnWCR specifies various wait cycles for memory access. The bit configuration of this register varies as shown below according to the memory type (TYPE2 to TYPE0) specified by the CSn space bus control register (CSnBCR). Specify CSnWCR before accessing the target area. Specify CSnBCR first, then specify CSnWCR.

(1) Normal Space, SRAM with Byte Selection

CS0WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	_*	BAS	-	-	_*	_*
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	SW	[1:0]		WR	3:0]		WM	-	-	-	-	HW	[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
21	*	0	R/W	Reserved
				Set this bit to 0 when the interfaces for normal space or for SRAM with byte selection are used.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select Specifies the WEn and RD/WR signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WEn signal at the read/write timing and asserts the RD/WR signal during the write access cycle.
				1: Asserts the WEn signal during the read/write access cycle and asserts the RD/ WR signal at the write timing.
19, 18	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
17, 16	*	All 0	R/W	Reserved
				Set these bits to 0 when the interfaces for normal space or for SRAM with byte selection are used.
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS0}}$ Assertion to $\overline{\text{RD}}$, $\overline{\text{WEn}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CSO}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)

Bit	Bit Name	Initial Value	R/W	Description
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WEn Negation to Address, CSO Negation
				Specify the number of delay cycles from \overline{RD} and \overline{WEn} negation to address and \overline{CSO} negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

Note: To connect the burst ROM to the CS0 space and switch to burst ROM interface after activation, set the TYPE[2:0] bits in CS0BCR after setting the burst number by the bits 20 and 21 and the burst wait cycle number by the bits 16 and 17. Do not write 1 to the reserved bits other than above bits.

CS1WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	BAS	-		WW[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	SW	[1:0]		WR	[3:0]		WM	-	-	-	-	HW	[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

31 to 21 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 20 BAS 0 R/W SRAM with Byte Selection Byte Access Select	Bit	Bit Name	Initial Value	DW	Deceription
These bits are always read as 0. The write value should always be 0. 20 BAS 0 R/W SRAM with Byte Selection Byte Access Select Specifies the WEn and RD/WR signal timing when the SRAM interface with byte selection is used. 0: Asserts the WEn signal at the read/write timing and asserts the RD/WR signal during the write access cycle. 1: Asserts the WEn signal during the read/write access cycle and asserts the RD/WR signal at the write timing. 19 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 18 to 16 WW[2:0] 000 R/W Number of Write Access Wait Cycles Specify the number of cycles that are necessary for write access. 000: The same cycles as WR[3:0] setting (number of read access wait cycles) 001: No cycle 010: 1 cycle 011: 2 cycles 100: 3 cycles 101: 4 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value		Dit Name		R/W	Description
should always be 0. 20 BAS 0 R/W SRAM with Byte Selection Byte Access Select Specifies the WEn and RD/WR signal timing when the SRAM interface with byte selection is used. 0: Asserts the WEn signal at the read/write timing and asserts the RD/WR signal during the write access cycle. 1: Asserts the WEn signal during the read/write access cycle and asserts the RD/WR signal at the write timing. 19 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 18 to 16 WW[2:0] 000 R/W Number of Write Access Wait Cycles Specify the number of cycles that are necessary for write access. 000: The same cycles as WR[3:0] setting (number of read access wait cycles) 001: No cycle 010: 1 cycle 010: 2 cycles 100: 3 cycles 100: 3 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value	31 to 21	_	All 0	К	
Specifies the WEn and RD/WR signal timing when the SRAM interface with byte selection is used. 0: Asserts the WEn signal at the read/write timing and asserts the RD/WR signal during the write access cycle. 1: Asserts the WEn signal during the read/write access cycle and asserts the RD/WR signal at the write timing. 19 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 18 to 16 WW[2:0] 000 R/W Number of Write Access Wait Cycles Specify the number of cycles that are necessary for write access. 000: The same cycles as WR[3:0] setting (number of read access wait cycles) 001: No cycle 010: 1 cycle 011: 2 cycles 100: 3 cycles 100: 3 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					
SRAM interface with byte selection is used. 0: Asserts the WEn signal at the read/write timing and asserts the RD/WR signal during the write access cycle. 1: Asserts the WEn signal during the read/write access cycle and asserts the RD/WR signal at the write timing. 19 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 18 to 16 WW[2:0] 000 R/W Number of Write Access Wait Cycles Specify the number of cycles that are necessary for write access. 000: The same cycles as WR[3:0] setting (number of read access wait cycles) 001: No cycle 010: 1 cycle 010: 2 cycles 100: 3 cycles 100: 3 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value	20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
asserts the RD/WR signal during the write access cycle. 1: Asserts the WEn signal during the read/write access cycle and asserts the RD/WR signal at the write timing. 19 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 18 to 16 WW[2:0] 000 R/W Number of Write Access Wait Cycles Specify the number of cycles that are necessary for write access. 000: The same cycles as WR[3:0] setting (number of read access wait cycles) 001: No cycle 010: 1 cycle 010: 2 cycles 100: 3 cycles 101: 4 cycles 110: 5 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					Specifies the $\overline{\text{WEn}}$ and RD/WR signal timing when the SRAM interface with byte selection is used.
access cycle and asserts the RD/WR signal at the write timing. 19 — 0 R Reserved This bit is always read as 0. The write value should always be 0. 18 to 16 WW[2:0] 000 R/W Number of Write Access Wait Cycles Specify the number of cycles that are necessary for write access. 000: The same cycles as WR[3:0] setting (number of read access wait cycles) 001: No cycle 010: 1 cycle 011: 2 cycles 100: 3 cycles 101: 4 cycles 110: 5 cycles 111: 6 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					asserts the RD/WR signal during the write access
This bit is always read as 0. The write value should always be 0. 18 to 16 WW[2:0] 000 R/W Number of Write Access Wait Cycles Specify the number of cycles that are necessary for write access. 000: The same cycles as WR[3:0] setting (number of read access wait cycles) 001: No cycle 010: 1 cycle 011: 2 cycles 100: 3 cycles 100: 3 cycles 110: 5 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					access cycle and asserts the RD/WR signal at the
always be 0. 18 to 16 WW[2:0] 000 R/W Number of Write Access Wait Cycles Specify the number of cycles that are necessary for write access. 000: The same cycles as WR[3:0] setting (number of read access wait cycles) 001: No cycle 010: 1 cycle 011: 2 cycles 100: 3 cycles 100: 3 cycles 110: 5 cycles 111: 6 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value	19	_	0	R	Reserved
Specify the number of cycles that are necessary for write access. 000: The same cycles as WR[3:0] setting (number of read access wait cycles) 001: No cycle 010: 1 cycle 011: 2 cycles 100: 3 cycles 101: 4 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					
write access. 000: The same cycles as WR[3:0] setting (number of read access wait cycles) 001: No cycle 010: 1 cycle 011: 2 cycles 100: 3 cycles 101: 4 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value	18 to 16	WW[2:0]	000	R/W	Number of Write Access Wait Cycles
read access wait cycles) 001: No cycle 010: 1 cycle 011: 2 cycles 100: 3 cycles 101: 4 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					
010: 1 cycle 011: 2 cycles 100: 3 cycles 101: 4 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					
011: 2 cycles 100: 3 cycles 101: 4 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					001: No cycle
100: 3 cycles 101: 4 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					010: 1 cycle
101: 4 cycles 110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					011: 2 cycles
110: 5 cycles 111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					100: 3 cycles
111: 6 cycles 15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					101: 4 cycles
15 to 13 — All 0 R Reserved These bits are always read as 0. The write value					110: 5 cycles
These bits are always read as 0. The write value					111: 6 cycles
•	15 to 13	_	All 0	R	Reserved

Bit	Bit Name	Initial Value	R/W	Description
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CSn}}$ Assertion to $\overline{\text{RD}}$, $\overline{\text{WEn}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CSn}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	WR[3:0]	1010	R/W	Number of Read Access Wait Cycles
				Specify the number of cycles that are necessary for read access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
	14/8/4	•	D 044	1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WEn Negation to Address, CSn Negation
				Specify the number of delay cycles from $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ negation to address and $\overline{\text{CSn}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

• CS2WCR, CS3WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	BAS	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-		WR[[3:0]		WM	-	-	-	-	-	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WEn signal at the read timing and asserts the RD/WR signal during the write access cycle.
				 Asserts the WEn signal during the read access cycle and asserts the RD/WR signal at the write timing.
19 to 11	_	All 0	R	Reserved
,				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• CS4WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	-	-	-	-	1	-	-	-	-	-	BAS	-		WW[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	-	-	SW	[1:0]		WR	[3:0]		WM	-	-	-	-	HW	[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WEn signal at the read timing and asserts the RD/WR signal during the write access cycle.
				 Asserts the WEn signal during the read access cycle and asserts the RD/WR signal at the write timing.
19	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
18 to 16	WW[2:0]	000	R/W	Number of Write Access Wait Cycles
				Specify the number of cycles that are necessary for write access.
				000: The same cycles as WR[3:0] setting (number of read access wait cycles)
				001: No cycle
				010: 1 cycle
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS4}}$ Assertion to $\overline{\text{RD}}$, $\overline{\text{WE}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CS4}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WE}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation	Bit	Bit Name	Initial Value	R/W	Description
read access. 0000: No cycle 0001: 1 cycle 0010: 2 cycles 0011: 3 cycles 0100: 4 cycles 0100: 5 cycles 0110: 6 cycles 0111: 8 cycles 1000: 10 cycles 1001: 12 cycles 1001: 12 cycles 1001: 12 cycles 1001: 14 cycles 1001: 18 cycles 1001: 18 cycles 1101: 18 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles	10 to 7	WR[3:0]	1010	R/W	Number of Read Access Wait Cycles
0001: 1 cycle 0010: 2 cycles 0010: 2 cycles 0011: 3 cycles 0011: 3 cycles 0100: 4 cycles 0100: 4 cycles 0100: 4 cycles 0110: 5 cycles 0110: 6 cycles 0111: 8 cycles 1000: 10 cycles 1000: 10 cycles 1001: 12 cycles 1001: 14 cycles 1011: 18 cycles 1011: 18 cycles 1011: 18 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (settin					
0010: 2 cycles 0011: 3 cycles 0010: 4 cycles 0100: 4 cycles 0101: 5 cycles 0110: 6 cycles 0111: 8 cycles 1000: 10 cycles 1001: 12 cycles 1001: 12 cycles 1010: 14 cycles 1011: 18 cycles 1100: 24 cycles 1100: 24 cycles 1110: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohi					0000: No cycle
0011: 3 cycles 0100: 4 cycles 0101: 5 cycles 0101: 5 cycles 0110: 6 cycles 0111: 8 cycles 1000: 10 cycles 1001: 12 cycles 1001: 12 cycles 1010: 14 cycles 1011: 18 cycles 1101: 18 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting					0001: 1 cycle
0100: 4 cycles 0101: 5 cycles 0110: 6 cycles 0111: 8 cycles 1000: 10 cycles 1001: 12 cycles 1001: 12 cycles 1011: 18 cycles 1010: 24 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited					0010: 2 cycles
0101: 5 cycles 0110: 6 cycles 0111: 8 cycles 1000: 10 cycles 1000: 12 cycles 1001: 12 cycles 1010: 14 cycles 1011: 18 cycles 1011: 18 cycles 1100: 24 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					0011: 3 cycles
0110: 6 cycles 0111: 8 cycles 1000: 10 cycles 1000: 12 cycles 1001: 12 cycles 1010: 14 cycles 1011: 18 cycles 1100: 24 cycles 1110: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WEnegation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					0100: 4 cycles
0111: 8 cycles 1000: 10 cycles 1001: 12 cycles 1010: 14 cycles 1011: 18 cycles 1011: 18 cycles 1100: 24 cycles 1100: 24 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WEnegation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					0101: 5 cycles
1000: 10 cycles 1001: 12 cycles 1001: 14 cycles 1011: 18 cycles 1011: 18 cycles 1100: 24 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					0110: 6 cycles
1001: 12 cycles 1010: 14 cycles 1011: 18 cycles 1100: 24 cycles 1100: 24 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					0111: 8 cycles
1010: 14 cycles 1011: 18 cycles 1100: 24 cycles 1100: 24 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					1000: 10 cycles
1011: 18 cycles 1100: 24 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WEnegation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					1001: 12 cycles
1100: 24 cycles 1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					1010: 14 cycles
1101: Reserved (setting prohibited) 1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WEnegation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					1011: 18 cycles
1110: Reserved (setting prohibited) 1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WEn negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					1100: 24 cycles
1111: Reserved (setting prohibited) 6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WEnegation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					1101: Reserved (setting prohibited)
6 WM 0 R/W External Wait Mask Specification Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WEnegation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					1110: Reserved (setting prohibited)
Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WEnegation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					1111: Reserved (setting prohibited)
valid. The specification by this bit is valid even when the number of access wait cycle is 0. 0: External wait input is valid 1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles	6	WM	0	R/W	External Wait Mask Specification
1: External wait input is ignored 5 to 2 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					valid. The specification by this bit is valid even when
These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					0: External wait input is valid
These bits are always read as 0. The write value should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					1: External wait input is ignored
should always be 0. 1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn Negation to Address, CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles	5 to 2	_	All 0	R	Reserved
CS4 Negation Specify the number of delay cycles from RD and WE negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles					
negation to address and CS4 negation. 00: 0.5 cycles 01: 1.5 cycles	1, 0	HW[1:0]	00	R/W	
01: 1.5 cycles					Specify the number of delay cycles from $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ negation to address and $\overline{\text{CS4}}$ negation.
•					00: 0.5 cycles
10: 2.5 cycles					01: 1.5 cycles
					10: 2.5 cycles
11: 3.5 cycles					11: 3.5 cycles

Burst ROM (Clocked Asynchronous)

CS0WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	- 1	-	-	- 1	-	-	-	-	-	BST	[1:0]	-	-	BW	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	-	-	1		W[3:0]		WM	-	-	1	-	-	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description		
31 to 22	_	All 0	R	Reserved		
				These bits are should always	•	l as 0. The write value
21, 20	BST[1:0]	00	R/W	Burst Count S	pecification	
						16-byte access. These bits cause B'11 setting is
				Bus Width	BST[1:0]	Burst count
				8 bits	00	16 burst × one time
					01	4 burst × four times
				16 bits	00	8 burst × one time
					01	2 burst × four times
					10	4-4 or 2-4-2 burst
19, 18	_	All 0	R	Reserved		
				These bits are should always	-	l as 0. The write value

		Initial		
Bit	Bit Name	Value	R/W	Description
17, 16	BW[1:0]	00	R/W	Number of Burst Wait Cycles
				Specify the number of wait cycles to be inserted between the second or subsequent access cycles in burst access.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 7	W[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted in the first access cycle.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)

Bit	Bit Name	Initial Value	R/W	Description
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• CS4WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	BST	[1:0]	-	-	BW[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	-	-	SW[1:0]		W[S	3:0]		WM	-	-	-	-	HW[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description							
21, 20	BST[1:0]	00	R/W	Burst Count S	Specification						
				Specify the burst count for 16-byte access. These bit must not be set to B'11, because B'11 setting is reserved.							
				Bus Width	BST[1:0]	Burst count					
				8 bits	00	16 burst × one time					
					01	4 burst × four times					
				16 bits	00	8 burst × one time					
					01	2 burst × four times					
					10	4-4 or 2-4-2 burst					
19, 18	_	All 0	R	Reserved							
				These bits are should always		as 0. The write value					
17, 16	BW[1:0]	00	R/W	Number of Bu	ırst Wait Cycle	es					
						cycles to be inserted sequent access cycles in					
				00: No cycle							
				01: 1 cycle							
				10: 2 cycles							
				11: 3 cycles							
15 to 13	_	All 0	R	Reserved							
				These bits are should always		as 0. The write value					
12, 11	SW[1:0]	00	R/W	Number of Detection RD, WE As		om Address, CS4 Assertion					
				Specify the number of delay cycles from address and CS4 assertion to RD and WE assertion.							
				00: 0.5 cycles	;						
				01: 1.5 cycles	;						
				10: 2.5 cycles	;						
				11: 3.5 cycles	;						

10 to 7 W[3:0] 1010 R/W Number of Access Wait Cycles Specify the number of wait cycl first access cycle. 0000: No cycle 0001: 1 cycle 0010: 2 cycles	es to be inserted in the
first access cycle. 0000: No cycle 0001: 1 cycle	es to be inserted in the
0001: 1 cycle	
•	
0010; 2 cycles	
· · · · · · · · · · · · · · · · · · ·	
0011: 3 cycles	
0100: 4 cycles	
0101: 5 cycles	
0110: 6 cycles	
0111: 8 cycles	
1000: 10 cycles	
1001: 12 cycles	
1010: 14 cycles	
1011: 18 cycles	
1100: 24 cycles	
1101: Reserved (setting prohibi	ted)
1110: Reserved (setting prohibi	ted)
1111: Reserved (setting prohibi	ted)
6 WM 0 R/W External Wait Mask Specification	n
Specifies whether or not the exvalid. The specification by this the number of access wait cycle	it is valid even when
0: External wait input is valid	
1: External wait input is ignored	
5 to 2 — All 0 R Reserved	
These bits are always read as 0 should always be 0.). The write value
1, 0 HW[1:0] 00 R/W Delay Cycles from RD, WEn No CS4 Negation	egation to Address,
Specify the number of delay cycnegation to address and CS4 n	
00: 0.5 cycles	
01: 1.5 cycles	
10: 2.5 cycles	
11: 3.5 cycles	

(3) SDRAM*

CS2WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
									_		_						
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	-	-	1	-	-	-	A2CI	L[1:0]	1	-	1	-	-	1	-	
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	R/W	R/W	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
31 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8, 7	A2CL[1:0]	10	R/W	CAS Latency for Area 2
				Specify the CAS latency for area 2.
				00: 1 cycle
				01: 2 cycles
				10: 3 cycles
				11: 4 cycles
6 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: * If only one area is connected to the SDRAM, specify area 3. In this case, specify area 2 as normal space or SRAM with byte selection.

• CS3WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	WTRF	P[1:0]*	-	WTRCI	D[1:0]*	-	A3Cl	_[1:0]	1	-	TRWL	.[1:0]*	-	WTRO	C[1:0]*
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R	R/W	R/W	R	R/W	R/W	R	R	R/W	R/W	R	R/W	R/W

Note: * If both areas 2 and 3 are specified as SDRAM, WTRP[1:0], WTRCD[1:0], TRWL[1:0], and WTRC[1:0] bit settings are used in both areas in common.

		Initial								
Bit	Bit Name	Value	R/W	Description						
31 to 15	_	All 0	R	Reserved						
				These bits are always read as 0. The write value should always be 0.						
14, 13	WTRP[1:0]*	00	R/W	Number of Auto-Precharge Completion Wait Cycles						
				Specify the number of minimum precharge completion wait cycles as shown below.						
				 From the start of auto-precharge and issuing of ACTV command for the same bank 						
				From issuing of the PRE/PALL command to issuing of the ACTV command for the same bank						
				Till entering the power-down mode or deep power- down mode						
				 From the issuing of PALL command to issuing REF command in auto refresh mode 						
				 From the issuing of PALL command to issuing SELF command in self refresh mode 						
				The setting for areas 2 and 3 is common.						
				00: No cycle						
				01: 1 cycle						
				10: 2 cycles						
				11: 3 cycles						

Bit	Bit Name	Initial Value	R/W	Description
12	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
11, 10	WTRCD[1:0]*	01	R/W	Number of Wait Cycles between ACTV Command and READ(A)/WRIT(A) Command
				Specify the minimum number of wait cycles from issuing the ACTV command to issuing the READ(A)/WRIT(A) command. The setting for areas 2 and 3 is common.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles
9		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8, 7	A3CL[1:0]	10	R/W	CAS Latency for Area 3
				Specify the CAS latency for area 3.
				00: 1 cycle
				01: 2 cycles
				10: 3 cycles
				11: 4 cycles
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit Name	Value	R/W	Description
TRWL[1:0]*	00	R/W	Number of Auto-Precharge Startup Wait Cycles
			Specify the number of minimum auto-precharge startup wait cycles as shown below.
			 Cycle number from the issuance of the WRITA command by this LSI until the completion of autoprecharge in the SDRAM. Equivalent to the cycle number from the issuance of the WRITA command until the issuance of the ACTV command. Confirm that how many cycles are required between the WRITA command receive in the SDRAM and the auto-precharge activation, referring to each SDRAM data sheet. And set the cycle number so as not to exceed the cycle number specified by this bit. Cycle number from the issuance of the WRIT command until the issuance of the PRE command. This is the case when accessing another low address in the same bank in bank active mode. The setting for areas 2 and 3 is common.
			00: No cycle
			01: 1 cycle
			10: 2 cycles
			11: 3 cycles
_	0	R	Reserved
			This bit is always read as 0. The write value should always be 0.
	TRWL[1:0]*		

		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	WTRC[1:0]*	00	R/W	Number of Idle Cycles from REF Command/Self- Refresh Release to ACTV/REF/MRS Command
				Specify the number of minimum idle cycles in the periods shown below.
				 From the issuance of the REF command until the issuance of the ACTV/REF/MRS command
				 From releasing self-refresh until the issuance of the ACTV/REF/MRS command.
				The setting for areas 2 and 3 is common.
				00: 2 cycles
				01: 3 cycles
				10: 5 cycles
				11: 8 cycles

Note: * If both areas 2 and 3 are specified as SDRAM, WTRP[1:0], WTRCD[1:0], TRWL[1:0], and WTRC[1:0] bit settings are used in both areas in common.

If only one area is connected to the SDRAM, specify area 3. In this case, specify area 2 as normal space or SRAM with byte selection.

(4) Burst ROM (Clocked Synchronous)

• CS0WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	BW[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-		W[3:0]		WM	-	-	-	-	-	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 18	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
17, 16	BW[1:0]	00	R/W	Number of Burst Wait Cycles
				Specify the number of wait cycles to be inserted between the second or subsequent access cycles in burst access.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
10 to 7	W[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted in the first access cycle.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

10.4.4 SDRAM Control Register (SDCR)

SDCR specifies the method to refresh and access SDRAM, and the types of SDRAMs to be connected.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	1	-	-	-	-	-	-	-	-	-	A2RO	W[1:0]	-	A2CO	L[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	DEEP	-	RFSH	RMODE	PDOWN	BACTV	-	-	-	A3RO	W[1:0]	-	A3CO	L[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20, 19	A2ROW[1:0]	00	R/W	Number of Bits of Row Address for Area 2
				Specify the number of bits of row address for area 2.
				00: 11 bits
				01: 12 bits
				10: 13 bits
				11: Reserved (setting prohibited)
18	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
17, 16	A2COL[1:0]	00	R/W	Number of Bits of Column Address for Area 2
				Specify the number of bits of column address for area 2.
				00: 8 bits
				01: 9 bits
				10: 10 bits
				11: Reserved (setting prohibited)

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	DEEP	0	R/W	Deep Power-Down Mode
				This bit is valid for low-power SDRAM. If the RFSH or RMODE bit is set to 1 while this bit is set to 1, the deep power-down entry command is issued and the low-power SDRAM enters the deep power-down mode.
				0: Self-refresh mode
				1: Deep power-down mode
12	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
11	RFSH	0	R/W	Refresh Control
				Specifies whether or not the refresh operation of the SDRAM is performed.
				0: No refresh
				1: Refresh
10	RMODE	0	R/W	Refresh Control
				Specifies whether to perform auto-refresh or self-refresh when the RFSH bit is 1. When the RFSH bit is 1 and this bit is 1, self-refresh starts immediately. When the RFSH bit is 1 and this bit is 0, auto-refresh starts according to the contents that are set in registers RTCSR, RTCNT, and RTCOR.
				0: Auto-refresh is performed
				1: Self-refresh is performed

Bit	Bit Name	Initial Value	R/W	Description
9	PDOWN	0	R/W	Power-Down Mode
				Specifies whether the SDRAM will enter the power-down mode after the access to the SDRAM. With this bit being set to 1, after the SDRAM is accessed, the CKE signal is driven low and the SDRAM enters the power-down mode.
				0: The SDRAM does not enter the power-down mode after being accessed.
				 The SDRAM enters the power-down mode after being accessed.
8	BACTV	0	R/W	Bank Active Mode
				Specifies to access whether in auto-precharge mode (using READA and WRITA commands) or in bank active mode (using READ and WRIT commands).
				Auto-precharge mode (using READA and WRITA commands)
				Bank active mode (using READ and WRIT commands)
				Note: Bank active mode can be set only for area 3. When both areas 2 and 3 are set to SDRAM, specify the auto-precharge mode.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4, 3	A3ROW[1:0]	00	R/W	Number of Bits of Row Address for Area 3
				Specify the number of bits of the row address for area 3.
				00: 11 bits
				01: 12 bits
				10: 13 bits
-				11: Reserved (setting prohibited)
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	A3COL[1:0]	00	R/W	Number of Bits of Column Address for Area 3
				Specify the number of bits of the column address for area 3.
				00: 8 bits
				01: 9 bits
				10: 10 bits
				11: Reserved (setting prohibited)

10.4.5 Refresh Timer Control/Status Register (RTCSR)

RTCSR specifies various items about refresh for SDRAM.

When RTCSR is written, the upper 16 bits of the write data must be H'A55A to cancel write protection.

The phase of the clock for incrementing the count in the refresh timer counter (RTCNT) is adjusted only by a power-on reset. Note that there is an error in the time until the compare match flag is set for the first time after the timer is started with the CKS[2:0] bits being set to a value other than B'000.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	-	-	-	-	-	-	-1	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	-	-	-	-	-	-	-	CMF	CMIE		CKS[2:0]]		RRC[2:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7	CMF	0	R/W	Compare Match Flag
				Indicates that a compare match occurs between the refresh timer counter (RTCNT) and refresh time constant register (RTCOR). This bit is set or cleared in the following conditions.
				0: Clearing condition: When 0 is written in CMF after reading out RTCSR during CMF = 1.
				1: Setting condition: When the condition RTCNT = RTCOR is satisfied.
6	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables CMF interrupt requests when the CMF bit in RTCSR is set to 1.
				0: Disables CMF interrupt requests.
				1: Enables CMF interrupt requests.

5 to 3 CKS[2:0] 000 F	R/W	Clock Select Select the clock input to count-up the refresh timer
		Select the clock input to count-up the refresh timer
		counter (RTCNT).
		000: Stop the counting-up
		001: B∳/4
		010: B\psi/16
		011: Bø/64
		100: B
		101: Bø/1024
		110: Bø/2048
		111: Вф/4096
2 to 0 RRC[2:0] 000 F	R/W	Refresh Count
		Specify the number of continuous refresh cycles, when the refresh request occurs after the coincidence of the values of the refresh timer counter (RTCNT) and the refresh time constant register (RTCOR). These bits can make the period of occurrence of refresh long.
		000: 1 time
		001: 2 times
		010: 4 times
		011: 6 times
		100: 8 times
		101: Reserved (setting prohibited)
		110: Reserved (setting prohibited)
		111: Reserved (setting prohibited)

10.4.6 Refresh Timer Counter (RTCNT)

RTCNT is an 8-bit counter that increments using the clock selected by bits CKS[2:0] in RTCSR. When RTCNT matches RTCOR, RTCNT is cleared to 0. The value in RTCNT returns to 0 after counting up to 255. When the RTCNT is written, the upper 16 bits of the write data must be H'A55A to cancel write protection.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	-	-	-	-	-	-	-	-	-	-	-	-	1	-	-
Initial value: R/W:	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R								
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-								
Initial value: R/W:	0 R	0 B	0 B	0 B	0 B	0 R	0 R	0 R	0 R/W	0 B/W						

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7 to 0		All 0	R/W	8-Bit Counter

10.4.7 Refresh Time Constant Register (RTCOR)

RTCOR is an 8-bit register. When RTCOR matches RTCNT, the CMF bit in RTCSR is set to 1 and RTCNT is cleared to 0.

When the RFSH bit in SDCR is 1, a memory refresh request is issued by this matching signal. This request is maintained until the refresh operation is performed. If the request is not processed when the next matching occurs, the previous request is ignored.

When the CMIE bit in RTCSR is set to 1, an interrupt request is issued by this matching signal. The request continues to be output until the CMF bit in RTCSR is cleared. Clearing the CMF bit only affects the interrupt request and does not clear the refresh request. Therefore, a combination of refresh request and interval timer interrupt can be specified so that the number of refresh requests are counted by using timer interrupts while refresh is performed periodically.

When RTCOR is written, the upper 16 bits of the write data must be H'A55A to cancel write protection.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-								
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7 to 0		All 0	R/W	8-Bit Counter

10.5 Operation

10.5.1 Endian/Access Size and Data Alignment

This LSI supports both big endian, in which the most significant byte (MSB) of data is that in the direction of the 0th address, and little endian, in which the least significant byte (LSB) is that in the direction of the 0th address. In the initial state after a power-on reset, all areas will be in big endian mode. Endian mode can be changed by setting the CSnBCR register as long as the target space is not being accessed.

Data bus width can be selected from 8 bits and 16 bits for the normal memory and SRAM with byte selection. It is fixed to 16 bits for SDRAM.

Endian specification and data bus width varies depending on boot mode. For details, refer to section 10.3.2, Data Bus Width and Endian Specification for Each Area Depending on Boot Mode and Settings of Pins Related to This Module.

Data alignment is performed in accordance with the data bus width selected for the device. This also means that four read operations are required to read longword data from a byte-width device. In this LSI, data alignment and conversion of data length is performed automatically between the respective interfaces.

Tables 10.5 to 10.8 show the relationship between device data width and access unit. Note that the correspondence between addresses and strobe signals for the 16-bit bus width depends on the endian setting. For example, with big endian and a 16-bit bus width, $\overline{WE1}$ corresponds to the 0th address, which is represented by $\overline{WE0}$ when little endian has been selected.

Since instructions are fetched with both 32- and 16-bit accesses, their alignment in the little-endian area is difficult. Execute instructions from big-endian area.

Table 10.5 16-Bit External Device Access and Data Alignment in Big Endian

		Dat	a Bus	Strobe Signals		
Operation		D15 to D8	D7 to D0	WE1, DQMU	WEO, DQML	
Byte access	at address 0	Data 7 to 0	_	Assert		
Byte access	at address 1	_	Data 7 to 0	_	Assert	
Byte access at address 2		Data 7 to 0	Data 7 to 0 —		_	
Byte access at address 3		_	Data 7 to 0	_	Assert	
Word access at address 0		Data 15 to 8	Data 7 to 0	Assert	Assert	
Word access at address 2		Data 15 to 8	Data 7 to 0	Assert	Assert	
Longword access at address 0	1st access at address 0	Data 31 to 24	Data 23 to 16	Assert	Assert	
	2nd access at address 2	Data 15 to 8	Data 7 to 0	Assert	Assert	

Table 10.6 8-Bit External Device Access and Data Alignment in Big Endian

		Data Bus		Strobe Signals		
Operation		D15 to D8	D7 to D0	WE1, DQMU	WEO, DQML	
Byte access at address 0		_	Data 7 to 0	_	Assert	
Byte access at address 1		_	Data 7 to 0	_	Assert	
Byte access at address 2		_	Data 7 to 0	_	Assert	
Byte access	at address 3	_	Data 7 to 0	_	Assert	
Word	1st access at address 0	_	Data 15 to 8	_	Assert	
access at address 0	2nd access at address 1	_	Data 7 to 0	_	Assert	
Word	1st access at address 2	_	Data 15 to 8	_	Assert	
access at address 2	2nd access at address 3	_	Data 7 to 0	_	Assert	
Longword	1st access at address 0	_	Data 31 to 24	_	Assert	
access at address 0	2nd access at address 1	_	Data 23 to 16	_	Assert	
	3rd access at address 2	_	Data 15 to 8	_	Assert	
	4th access at address 3	_	Data 7 to 0	_	Assert	

Table 10.7 16-Bit External Device Access and Data Alignment in Little Endian

		Dat	a Bus	Strobe Signals		
Operation		D15 to D8	D7 to D0	WE1, DQMU	WEO, DQML	
Byte access	at address 0	_	Data 7 to 0	_	Assert	
Byte access	at address 1	Data 7 to 0	_	Assert	_	
Byte access at address 2		_	Data 7 to 0	_	Assert	
Byte access	at address 3	Data 7 to 0	_	Assert	_	
Word access	s at address 0	Data 15 to 8	Data 7 to 0	Assert	Assert	
Word access at address 2		Data 15 to 8	Data 7 to 0	Assert	Assert	
Longword access at address 0	1st access at address 0	Data 15 to 8	Data 7 to 0	Assert	Assert	
	2nd access at address 2	Data 31 to 24	Data 23 to 16	Assert	Assert	

Table 10.8 8-Bit External Device Access and Data Alignment in Little Endian

		Data Bus		Strobe Signals		
Operation	Operation		D7 to D0	WE1, DQMU	WEO, DQML	
Byte access	Byte access at address 0		Data 7 to 0	_	Assert	
Byte access	at address 1	_	Data 7 to 0	_	Assert	
Byte access	at address 2	_	Data 7 to 0	_	Assert	
Byte access	at address 3	_	Data 7 to 0	_	Assert	
Word access at	1st access at address 0	_	Data 7 to 0	_	Assert	
address 0	2nd access at address 1	_	Data 15 to 8	_	Assert	
Word access at	1st access at address 2	_	Data 7 to 0	_	Assert	
address 2	2nd access at address 3	_	Data 15 to 8	_	Assert	
Longword	1st access at address 0	_	Data 7 to 0	_	Assert	
access at address 0	2nd access at address 1	_	Data 15 to 8	_	Assert	
	3rd access at address 2	_	Data 23 to 16	_	Assert	
	4th access at address 3	_	Data 31 to 24	_	Assert	

10.5.2 Normal Space Interface

(1) Basic Timing

For access to a normal space, this LSI uses strobe signal output in consideration of the fact that mainly static RAM will be directly connected. When using SRAM with a byte-selection pin, see section 10.5.7, SRAM Interface with Byte Selection. Figure 10.2 shows the basic timings of normal space access. A no-wait normal access is completed in two cycles. The \overline{BS} signal is asserted for one cycle to indicate the start of a bus cycle.




Figure 10.2 Normal Space Basic Access Timing (Access Wait 0, Word Access)

There is no access size specification when reading. The correct access start address is output in the least significant bit of the address, but since there is no access size specification, 16 bits are always read in case of a 16-bit device. When writing, only the WEn signal for the byte to be written is asserted.

It is necessary to output the data that has been read using \overline{RD} when a buffer is established in the data bus. The $\overline{RD/WR}$ signal is in a read state (high output) when no access has been carried out. Therefore, care must be taken when controlling the external data buffer with this signal, to avoid output collision.

Figures 10.3 and 10.4 show the basic timings in continuous access to normal space. If the WM bit in CSnWCR is cleared to 0, a Tnop cycle is inserted after the CSn space access to evaluate the external wait (figure 10.3). If the WM bit in CSnWCR is set to 1, external waits are ignored and no Tnop cycle is inserted (figure 10.4).




Figure 10.3 Continuous Access to Normal Space (1)
Bus Width = 16 Bits, Longword Access, CSnWCR.WM Bit = 0
(Access Wait = 0, Cycle Wait = 0)




Figure 10.4 Continuous Access to Normal Space (2)
Bus Width = 16 Bits, Longword Access, CSnWCR.WM Bit = 1
(Access Wait = 0, Cycle Wait = 0)




Figure 10.5 Example of 16-Bit Data-Width SRAM Connection




Figure 10.6 Example of 8-Bit Data-Width SRAM Connection

10.5.3 Access Wait Control

Wait cycle insertion on a normal space access can be controlled by the settings of bits WR3 to WR0 in CSnWCR. It is possible for areas 1 and 4 to insert wait cycles independently in read access and in write access. Areas 0, 2, and 3 have common access wait for read cycle and write cycle. The specified number of Tw cycles are inserted as wait cycles in a normal space access shown in figure 10.7.




Figure 10.7 Wait Timing for Normal Space Access (Software Wait Only)

When the WM bit in CSnWCR is cleared to 0, the external wait input \overline{WAIT} signal is also sampled. \overline{WAIT} pin sampling is shown in figure 10.8. A 2-cycle wait is specified as a software wait. The \overline{WAIT} signal is sampled on the falling edge of CKIO at the transition from the T1 or Tw cycle to the T2 cycle.




Figure 10.8 Wait Cycle Timing for Normal Space Access (Wait Cycle Insertion Using WAIT Signal)

Page 289 of 1910

The number of cycles from \overline{CSn} assertion to \overline{RD} , \overline{WEn} assertion can be specified by setting bits SW1 and SW0 in CSnWCR. The number of cycles from \overline{RD} , \overline{WEn} negation to \overline{CSn} negation can be specified by setting bits HW1 and HW0. Therefore, a flexible interface to an external device can be obtained. Figure 10.9 shows an example. A Th cycle and a Tf cycle are added before and after an ordinary cycle, respectively. In these cycles, \overline{RD} and \overline{WEn} are not asserted, while other signals are asserted. The data output is prolonged to the Tf cycle, and this prolongation is useful for devices with slow writing operations.




Figure 10.9 CSn Assert Period Expansion

10.5.5 SDRAM Interface

(1) SDRAM Direct Connection

The SDRAM that can be connected to this LSI is a product that has 11/12/13 bits of row address, 8/9/10 bits of column address, 4 or less banks, and uses the A10 pin for setting precharge mode in read and write command cycles.

The control signals for direct connection of SDRAM are \overline{RAS} , \overline{CAS} , RD/WR, DQMU, DQML, CKE, $\overline{CS2}$, and $\overline{CS3}$. All the signals other than $\overline{CS2}$ and $\overline{CS3}$ are common to all areas, and signals other than CKE are valid only when $\overline{CS2}$ or $\overline{CS3}$ is asserted. SDRAM can be connected to up to 2 spaces. The data bus width of the area that is connected to SDRAM is 16 bits.

Burst read/single write (burst length 1) and burst read/burst write (burst length 1) are supported as the SDRAM operating mode.

Commands for SDRAM can be specified by \overline{RAS} , \overline{CAS} , $\overline{RD/WR}$, and specific address signals. These commands supports:

- NOP
- Auto-refresh (REF)
- Self-refresh (SELF)
- All banks pre-charge (PALL)
- Specified bank pre-charge (PRE)
- Bank active (ACTV)
- Read (READ)
- Read with pre-charge (READA)
- Write (WRIT)
- Write with pre-charge (WRITA)
- Write mode register (MRS, EMRS)

The byte to be accessed is specified by DQMU and DQML. Reading or writing is performed for a byte whose corresponding DQMx is low. For details on the relationship between DQMx and the byte to be accessed, see section 10.5.1, Endian/Access Size and Data Alignment.

Figure 10.10 shows an example of the connection of the SDRAM with the LSI.




Figure 10.10 Example of 16-Bit Data Width SDRAM Connection

(2) Address Multiplexing

An address multiplexing is specified so that SDRAM can be connected without external multiplexing circuitry according to the setting of bits BSZ[1:0] in CSnBCR and bits A2ROW[1:0], A2COL[1:0], A3ROW[1:0], and A3COL[1:0] in SDCR. Tables 10.9 to 10.11 show the relationship between the settings of bits BSZ[1:0], A2ROW[1:0], A2COL[1:0], A3ROW[1:0], and A3COL[1:0] and the bits output at the address pins. Do not specify those bits in the manner other than this table, otherwise the operation of this LSI is not guaranteed. A25 to A18 are not multiplexed and the original values of address are always output at these pins.

When the data bus width is 16 bits (BSZ1 and BSZ0 = B'10), A0 of SDRAM specifies a word address. Therefore, connect this A0 pin of SDRAM to the A1 pin of the LSI; the A1 pin of SDRAM to the A2 pin of the LSI, and so on.

Table 10.9 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (1)-1

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]		
10 (16 bits)	00 (11 bits)	00 (8 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A25	A17		Unused
A16	A24	A16	_	
A15	A23	A15	_	
A14	A22	A14	_	
A13	A21	A21	_	
A12	A20* ²	A20* ²	A11 (BA0)	Specifies bank
A11	A19	L/H* ¹	A10/AP	Specifies address/precharge
A10	A18	A10	A9	Address
A9	A17	A9	A8	
A8	A16	A8	A7	
A7	A15	A7	A6	
A6	A14	A6	A5	
A5	A13	A5	A4	
A4	A12	A4	A3	
A3	A11	A3	A2	
A2	A10	A2	A1	
A1	A9	A1	A0	
A0	A8	A0		Unused
Evample of con	nected memory	·		

16-Mbit product (512 Kwords \times 16 bits \times 2 banks, column 8 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

Table 10.9 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (1)-2

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 bits)	01 (12 bits)	00 (8 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A25	A17		Unused
A16	A24	A16		
A15	A23	A15	_	
A14	A22*2	A22* ²	A13 (BA1)	Specifies bank
A13	A21*2	A21* ²	A12 (BA0)	
A12	A20	A12	A11	Address
A11	A19	L/H* ¹	A10/AP	Specifies address/precharge
A10	A18	A10	A9	Address
A9	A17	A9	A8	
A8	A16	A8	A7	
A7	A15	A7	A6	
A6	A14	A6	A5	
A5	A13	A5	A4	
A4	A12	A4	A3	
A3	A11	A3	A2	
A2	A10	A2	A1	
A1	A9	A1	A0	
A0	A8	A0		Unused
		·	·	

64-Mbit product (1 Mword \times 16 bits \times 4 banks, column 8 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

Table 10.10 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (2)-1

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 bits)	01 (12 bits)	01 (9 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A26	A17		Unused
A16	A25	A16	_	
A15	A24	A15	_	
A14	A23* ²	A23* ²	A13 (BA1)	Specifies bank
A13	A22*2	A22*2	A12 (BA0)	
A12	A21	A12	A11	Address
A11	A20	L/H* ¹	A10/AP	Specifies address/precharge
A10	A19	A10	A9	Address
A9	A18	A9	A8	
A8	A17	A8	A7	
A7	A16	A7	A6	
A6	A15	A6	A5	
A5	A14	A5	A4	
A4	A13	A4	A3	
A3	A12	A3	A2	
A2	A11	A2	A1	
A1	A10	A1	A0	
A0	A9	A0		Unused

128-Mbit product (2 Mwords \times 16 bits \times 4 banks, column 9 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

Table 10.10 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (2)-2

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 bits)	01 (12 bits)	10 (10 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A27	A17		Unused
A16	A26	A16	_	
A15	A25	A15	_	
A14	A24* ²	A24* ²	A13 (BA1)	Specifies bank
A13	A23*2	A23*2	A12 (BA0)	
A12	A22	A12	A11	Address
A11	A21	L/H* ¹	A10/AP	Specifies address/precharge
A10	A20	A10	A9	Address
A9	A19	A9	A8	
A8	A18	A8	A7	
A7	A17	A7	A6	
A6	A16	A6	A5	
A5	A15	A5	A4	
A4	A14	A4	A3	
A3	A13	A3	A2	
A2	A12	A2	A1	
A1	A11	A1	A0	
A0	A10	A0		Unused
Evernle of con	neeted memory			

256-Mbit product (4 Mwords × 16 bits × 4 banks, column 10 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

Catting

Table 10.11 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (3)-1

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 bits)	10 (13 bits)	01 (9 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A26	A17		Unused
A16	A25	A16	_	
A15	A24* ²	A24* ²	A14 (BA1)	Specifies bank
A14	A23*2	A23* ²	A13 (BA0)	
A13	A22	A13	A12	Address
A12	A21	A12	A11	
A11	A20	L/H* ¹	A10/AP	Specifies address/precharge
A10	A19	A10	A9	Address
A9	A18	A9	A8	
A8	A17	A8	A7	
A7	A16	A7	A6	
A6	A15	A6	A5	
A5	A14	A5	A4	
A4	A13	A4	A3	
A3	A12	A3	A2	
A2	A11	A2	A1	
A1	A10	A1	A0	
A0	A9	A0		Unused

Example of connected memory

256-Mbit product (4 Mwords × 16 bits × 4 banks, column 9 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

Setting

Table 10.11 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (3)-2

Setting			
A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (13 bits)	10 (10 bits)	_	
Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A27	A17		Unused
A26	A16		
A25* ²	A25* ²	A14 (BA1)	Specifies bank
A24* ²	A24* ²	A13 (BA0)	
A23	A13	A12	Address
A22	A12	A11	
A21	L/H* ¹	A10/AP	Specifies address/precharge
A20	A10	A9	Address
A19	A9	A8	
A18	A8	A7	
A17	A7	A6	
A16	A6	A5	
A15	A5	A4	
A14	A4	A3	
A13	A3	A2	
A12	A2	A1	
A11	A1	A0	
A10	A0		Unused
	A2/3 ROW [1:0] 10 (13 bits) Row Address Output Cycle A27 A26 A25*² A24*² A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11	A2/3 ROW [1:0] 10 (13 bits) 10 (10 bits) Row Address Output Cycle A27 A17 A26 A16 A25*² A24*² A24*² A23 A13 A22 A12 A21 L/H*¹ A20 A10 A19 A9 A18 A8 A17 A7 A16 A6 A15 A5 A14 A4 A13 A3 A12 A2 A1 A1	A2/3 ROW [1:0] [1:0] [1:0] 10 (13 bits) 10 (10 bits) Row Address Output Cycle A27 A17 A26 A16 A25*² A24*² A24*² A24*² A24*² A13 (BA0) A23 A13 A12 A22 A14 A17 A20 A10 A20 A11 A11

Example of connected memory

512-Mbit product (8 Mwords \times 16 bits \times 4 banks, column 10 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

(3) Burst Read

Page 298 of 1910

A burst read occurs in the following cases with this LSI.

- Access size in reading is larger than data bus width.
- 16-byte transfer in cache miss.
- 16-byte transfer in the direct memory access controller

This LSI always accesses the SDRAM with burst length 1. For example, read access of burst length 1 is performed consecutively 8 times to read 16-byte continuous data from the SDRAM that is connected to a 16-bit data bus. This access is called the burst read with the burst number 8. Table 10.12 shows the relationship between the access size and the number of bursts.

Table 10.12 Relationship between Access Size and Number of Bursts

Bus Width	Access Size	Number of Bursts
16 bits	8 bits	1
	16 bits	1
	32 bits	2
	16 bytes	8

Figures 10.11 and 10.12 show a timing chart in burst read. In burst read, an ACTV command is output in the Tr cycle, the READ command is issued in the Tc1, Tc2, and Tc3 cycles, the READA command is issued in the Tc4 cycle, and the read data is received at the rising edge of the external clock (CKIO) in the Td1 to Td4 cycles. The Tap cycle is used to wait for the completion of an auto-precharge induced by the READA command in the SDRAM. In the Tap cycle, a new command will not be issued to the same bank. However, access to another CS space or another bank in the same SDRAM space is enabled. The number of Tap cycles is specified by the WTRP1 and WTRP0 bits in CS3WCR.

In this LSI, wait cycles can be inserted by specifying each bit in CS3WCR to connect the SDRAM in variable frequencies. Figure 10.12 shows an example in which wait cycles are inserted. The number of cycles from the Tr cycle where the ACTV command is output to the Tc1 cycle where the READ command is output can be specified using the WTRCD1 and WTRCD0 bits in CS3WCR. If the WTRCD1 and WTRCD0 bits specify one cycle or more, a Trw cycle where the NOP command is issued is inserted between the Tr cycle and Tc1 cycle. The number of cycles from the Tc1 cycle where the READ command is output to the Td1 cycle where the read data is latched can be specified for the CS2 and CS3 spaces independently, using the A2CL1 and A2CL0 bits in CS2WCR or the A3CL1 and A3CL0 bits in CS3WCR. The number of cycles from Tc1 to Td1 corresponds to the SDRAM CAS latency. The CAS latency for the SDRAM is normally defined as up to three cycles. However, the CAS latency in this LSI can be specified as 1 to 4 cycles. This CAS latency can be achieved by connecting a latch circuit between this LSI and the SDRAM.

A Tde cycle is an idle cycle required to transfer the read data into this LSI and occurs once for every burst read or every single read.




Figure 10.11 Burst Read Basic Timing (CAS Latency 1, Auto Pre-Charge)




Figure 10.12 Burst Read Wait Specification Timing (CAS Latency 2, WTRCD[1:0] = 1 Cycle, Auto Pre-Charge)

(4) Single Read

A read access ends in one cycle when data exists in a cache-disabled space and the data bus width is larger than or equal to the access size. As the SDRAM is set to the burst read with the burst length 1, only the required data is output. A read access that ends in one cycle is called single read.

Figure 10.13 shows the single read basic timing.




Figure 10.13 Basic Timing for Single Read (CAS Latency 1, Auto Pre-Charge)

(5) Burst Write

A burst write occurs in the following cases in this LSI.

- Access size in writing is larger than data bus width.
- Write-back of the cache
- 16-byte transfer in the direct memory access controller

This LSI always accesses SDRAM with burst length 1. For example, write access of burst length 1 is performed continuously 8 times to write 16-byte continuous data to the SDRAM that is connected to a 16-bit data bus. This access is called burst write with the burst number 8. The relationship between the access size and the number of bursts is shown in table 10.12. Figure 10.14 shows a timing chart for burst writes. In burst write, an ACTV command is output in the Tr cycle, the WRIT command is issued in the Tc1, Tc2, and Tc3 cycles, and the WRITA command is issued to execute an auto-precharge in the Tc4 cycle. In the write cycle, the write data is output simultaneously with the write command. After the write command with the auto-precharge is output, the Trw1 cycle that waits for the auto-precharge initiation is followed by the Tap cycle that waits for completion of the auto-precharge induced by the WRITA command in the SDRAM. Between the Trwl and the Tap cycle, a new command will not be issued to the same bank. However, access to another CS space or another bank in the same SDRAM space is enabled. The number of Trw1 cycles is specified by the TRWL1 and TRWL0 bits in CS3WCR. The number of Tap cycles is specified by the WTRP1 and WTRP0 bits in CS3WCR.




Figure 10.14 Basic Timing for Burst Write (Auto Pre-Charge)

(6) Single Write

A write access ends in one cycle when data is written in a cache-disabled space and the data bus width is larger than or equal to access size. As a single write or burst write with burst length 1 is set in SDRAM, only the required data is output. The write access that ends in one cycle is called single write. Figure 10.15 shows the single write basic timing.




Figure 10.15 Single Write Basic Timing (Auto-Precharge)

(7) Bank Active

The SDRAM bank function can be used to support high-speed access to the same row address. When the BACTV bit in SDCR is 1, access is performed using commands without auto-precharge (READ or WRIT). This function is called bank-active function. This function is valid only for area 3. When area 3 is set to bank-active mode, area 2 should be set to normal space or SRAM with byte selection. When areas 2 and 3 are both set to SDRAM, auto precharge mode must be set.

When the bank-active function is used, precharging is not performed when the access ends. When accessing the same row address in the same bank, it is possible to issue the READ or WRIT command immediately, without issuing an ACTV command. As SDRAM is internally divided into several banks, it is possible to activate one row address in each bank. If the next access is to a different row address, a PRE command is first issued to precharge the relevant bank, then when precharging is completed, the access is performed by issuing an ACTV command followed by a READ or WRIT command. If this is followed by an access to a different row address, the access time will be longer because of the precharging performed after the access request is issued. The number of cycles between issuance of the PRE command and the ACTV command is determined by the WTRP1 and WTPR0 bits in CS3WCR.

In a write, when an auto-precharge is performed, a command cannot be issued to the same bank for a period of Trwl + Tap cycles after issuance of the WRITA command. When bank active mode is used, READ or WRIT commands can be issued successively if the row address is the same. The number of cycles can thus be reduced by Trwl + Tap cycles for each write.

There is a limit on tRAS, the time for placing each bank in the active state. If there is no guarantee that there will not be a cache hit and another row address will be accessed within the period in which this value is maintained by program execution, it is necessary to set auto-refresh and set the refresh cycle to no more than the maximum value of tRAS.

A burst read cycle without auto-precharge is shown in figure 10.16, a burst read cycle for the same row address in figure 10.17, and a burst read cycle for different row addresses in figure 10.18. Similarly, a single write cycle without auto-precharge is shown in figure 10.19, a single write cycle for the same row address in figure 10.20, and a single write cycle for different row addresses in figure 10.21.

In figure 10.17, a Tnop cycle in which no operation is performed is inserted before the Tc cycle that issues the READ command. The Tnop cycle is inserted to acquire two cycles of CAS latency for the DQMx signal that specifies the read byte in the data read from the SDRAM. If the CAS latency is specified as two cycles or more, the Tnop cycle is not inserted because the two cycles of latency can be acquired even if the DQMx signal is asserted after the Tc cycle.

When bank active mode is set, if only access cycles to the respective banks in the area 3 space are considered, as long as access cycles to the same row address continue, the operation starts with the cycle in figure 10.16 or 10.19, followed by repetition of the cycle in figure 10.17 or 10.20. An access to a different area during this time has no effect. If there is an access to a different row address in the bank active state, the bus cycle in figure 10.18 or 10.21 is executed instead of that in figure 10.17 or 10.20. In bank active mode, too, all banks become inactive after a refresh cycle.




Figure 10.16 Burst Read Timing (Bank Active, Different Bank, CAS Latency 1)




Figure 10.17 Burst Read Timing (Bank Active, Same Row Addresses in the Same Bank, CAS Latency 1)




Figure 10.18 Burst Read Timing (Bank Active, Different Row Addresses in the Same Bank, CAS Latency 1)




Figure 10.19 Single Write Timing (Bank Active, Different Bank)




Figure 10.20 Single Write Timing (Bank Active, Same Row Addresses in the Same Bank)




Figure 10.21 Single Write Timing (Bank Active, Different Row Addresses in the Same Bank)

(8) Refreshing

This module has a function for controlling SDRAM refreshing. Auto-refreshing can be performed by clearing the RMODE bit to 0 and setting the RFSH bit to 1 in SDCR. A continuous refreshing can be performed by setting the RRC2 to RRC0 bits in RTCSR. If SDRAM is not accessed for a long period, self-refresh mode, in which the power consumption for data retention is low, can be activated by setting both the RMODE bit and the RFSH bit to 1.

(a) **Auto-refreshing**

Refreshing is performed at intervals determined by the input clock selected by bits CKS2 to CKS0 in RTCSR, and the value set by in RTCOR. The value of bits CKS2 to CKS0 in RTCOR should be set so as to satisfy the refresh interval stipulation for the SDRAM used. First make the settings for RTCOR, RTCNT, and the RMODE and RFSH bits in SDCR, and then make the CKS2 to CKS0 and RRC2 to RRC0 settings. When the clock is selected by bits CKS2 to CKS0, RTCNT starts counting up from the value at that time. The RTCNT value is constantly compared with the RTCOR value, and if the two values are the same, a refresh request is generated and an autorefresh is performed for the number of times specified by the RRC2 to RRC0. At the same time, RTCNT is cleared to zero and the count-up is restarted.

Figure 10.22 shows the auto-refresh cycle timing. After starting the auto refreshing, PALL command is issued in the Tp cycle to make all the banks to pre-charged state from active state when some bank is being pre-charged. Then REF command is issued in the Trr cycle after inserting idle cycles of which number is specified by the WTRP1 and WTRP0 bits in CS3WCR. A new command is not issued for the duration of the number of cycles specified by the WTRC1 and WTRC0 bits in CS3WCR after the Trr cycle. The WTRC1 and WTRC0 bits must be set so as to satisfy the SDRAM refreshing cycle time stipulation (tRC). An idle cycle is inserted between the Tp cycle and Trr cycle when the setting value of the WTRP1 and WTRP0 bits in CS3WCR is longer than or equal to 1 cycle.




Figure 10.22 Auto-Refresh Timing

(b) Self-refreshing

Self-refresh mode is a kind of standby mode, in which the refresh timing and refresh addresses are generated within the SDRAM. Self-refreshing is activated by setting both the RMODE bit and the RFSH bit in SDCR to 1. After starting the self-refreshing, PALL command is issued in Tp cycle after the completion of the pre-charging bank. A SELF command is then issued after inserting idle cycles of which number is specified by the WTRP1 and WTRP0 bits in CS3WSR. SDRAM cannot be accessed while in the self-refresh state. Self-refresh mode is cleared by clearing the RMODE bit to 0. After self-refresh mode has been cleared, command issuance is disabled for the number of cycles specified by the WTRC1 and WTRC0 bits in CS3WCR.

Self-refresh timing is shown in figure 10.23. Settings must be made so that self-refresh clearing and data retention are performed correctly, and auto-refreshing is performed at the correct intervals. When self-refreshing is activated from the state in which auto-refreshing is set, auto-refreshing is restarted if the RFSH bit is set to 1 and the RMODE bit is cleared to 0 when self-refresh mode is cleared. If the transition from clearing of self-refresh mode to the start of auto-refreshing takes time, this time should be taken into consideration when setting the initial value of RTCNT. Making the RTCNT value 1 less than the RTCOR value will enable refreshing to be started immediately.

After self-refreshing has been set, the self-refresh state continues even if the chip standby state is entered using the LSI standby function, and is maintained even after recovery from standby mode due to an interrupt. Note that the necessary signals such as CKE must be driven even in standby state by setting the HIZCNT bit in CMNCR to 1.

When the multiplication rate for the PLL circuit is changed, the CKIO output will become unstable or will be fixed low. For details on the CKIO output, see section 5, Clock Pulse Generator. The contents of SDRAM can be retained by placing the SDRAM in the self-refresh state before changing the multiplication rate.

The self-refresh state is not cleared by a manual reset. In case of a power-on reset, the bus state controller's registers are initialized, and therefore the self-refresh state is cleared.




Figure 10.23 Self-Refresh Timing

(9) Relationship between Refresh Requests and Bus Cycles

If a refresh request occurs during bus cycle execution, the refresh cycle must wait for the bus cycle to be completed.

If a new refresh request occurs while waiting for the previous refresh request, the previous refresh request is deleted. To refresh correctly, a bus cycle longer than the refresh interval must be prevented from occurring.

(10) Power-Down Mode

If the PDOWN bit in SDCR is set to 1, the SDRAM is placed in power-down mode by bringing the CKE signal to the low level in the non-access cycle. This power-down mode can effectively lower the power consumption in the non-access cycle. However, please note that if an access occurs in power-down mode, a cycle of overhead occurs because a cycle is needed to assert the CKE in order to cancel the power-down mode.

Figure 10.24 shows the access timing in power-down mode.




Figure 10.24 Power-Down Mode Access Timing

(11) Power-On Sequence

In order to use SDRAM, mode setting must first be made for SDRAM after the pose interval specified for the SDRAM to be used after powering on. The pose interval should be obtained by a power-on reset generating circuit or software.

To perform SDRAM initialization correctly, the registers of this module must first be set, followed by a write to the SDRAM mode register. In SDRAM mode register setting, the address signal value at that time is latched by a combination of the \overline{CSn} , \overline{RAS} , \overline{CAS} , and RD/\overline{WR} signals. If the value to be set is X, the bus state controller provides for value X to be written to the SDRAM mode register by performing a word write to address H'FFFC4000 + X for area 2 SDRAM, and to address H'FFFC5000 + X for area 3 SDRAM. In this operation the data is ignored, but the mode write is performed as a byte-size access. To set burst read/single write or burst read/burst write (CAS latency 2 to 3, wrap type = sequential, and burst length 1) supported by the LSI, arbitrary data is written in a byte-size access to the addresses shown in table 10.13. In this time 0 is output at the external address pins of A12 or later.

Table 10.13 Access Address in SDRAM Mode Register Write

Setting for Area 2
 Burst read/single write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC4440	H'0000440
	3	H'FFFC4460	H'0000460

Burst read/burst write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC4040	H'0000040
	3	H'FFFC4060	H'0000060

Setting for Area 3 Burst read/single write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC5440	H'0000440
	3	H'FFFC5460	H'0000460

Burst read/burst write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC5040	H'0000040
	3	H'FFFC5060	H'0000060

Mode register setting timing is shown in figure 10.25. A PALL command (all bank pre-charge command) is firstly issued. A REF command (auto refresh command) is then issued 8 times. An MRS command (mode register write command) is finally issued. Idle cycles, of which number is specified by the WTRP1 and WTRP0 bits in CS3WCR, are inserted between the PALL and the first REF. Idle cycles, of which number is specified by the WTRC1 and WTRC0 bits in CS3WCR, are inserted between REF and REF, and between the 8th REF and MRS. One or more idle cycles are inserted between the MRS and a command to be issued next.

It is necessary to keep idle time of certain cycles for SDRAM before issuing PALL command after power-on. Refer to the manual of the SDRAM for the idle time to be needed. When the pulse width of the reset signal is longer than the idle time, mode register setting can be started immediately after the reset, but care should be taken when the pulse width of the reset signal is shorter than the idle time.




Figure 10.25 SDRAM Mode Write Timing (Based on JEDEC)

(12) Low-Power SDRAM

The low-power SDRAM can be accessed using the same protocol as the normal SDRAM.

The differences between the low-power SDRAM and normal SDRAM are that partial refresh takes place that puts only a part of the SDRAM in the self-refresh state during the self-refresh function, and that power consumption is low during refresh under user conditions such as the operating temperature. The partial refresh is effective in systems in which the data in a work area other than the specific area can be lost without severe repercussions. For details, please refer to the Data Sheet for the low-power SDRAM to be used.

The low-power SDRAM supports the extension mode register in addition to the mode registers as the normal SDRAM. This LSI supports issuing of the extension mode register write command (EMRS).

The EMRS command is issued according to the conditions specified in table below. For example, if data H'0YYYYYYY is written to address H'FFFC5XX0 in longword, the commands are issued to the CS3 space in the following sequence: PALL -> REF × 8 -> MRS -> EMRS. In this case, the MRS and EMRS issue addresses are H'0000XX0 and H'YYYYYYYY, respectively. If data H'1YYYYYYYY is written to address H'FFFC5XX0 in longword, the commands are issued to the CS3 space in the following sequence: PALL -> MRS -> EMRS.

Table 10.14 Output Addresses when EMRS Command Is Issued

Command to be Issued	Access Address	Access Data	Write Access Size	MRS Command Issue Address	EMRS Command Issue Address
CS2 MRS	H'FFFC4XX0	H'******	16 bits	H'0000XX0	_
CS3 MRS	H'FFFC5XX0	H'******	16 bits	H'0000XX0	_
CS2 MRS + EMRS	H'FFFC4XX0	H'0YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(with refresh)					
CS3 MRS + EMRS	H'FFFC5XX0	H'0YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(with refresh)					
CS2 MRS + EMRS	H'FFFC4XX0	H'1YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(without refresh)					
CS3 MRS + EMRS	H'FFFC5XX0	H'1YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(without refresh)					




Figure 10.26 EMRS Command Issue Timing

• Deep power-down mode

The low-power SDRAM supports the deep power-down mode as a low-power consumption mode. In the partial self-refresh function, self-refresh is performed on a specific area. In the deep power-down mode, self-refresh will not be performed on any memory area. This mode is effective in systems where all of the system memory areas are used as work areas.

If the RMODE bit in the SDCR is set to 1 while the DEEP and RFSH bits in the SDCR are set to 1, the low-power SDRAM enters the deep power-down mode. If the RMODE bit is cleared to 0, the CKE signal is pulled high to cancel the deep power-down mode. Before executing an access after returning from the deep power-down mode, the power-up sequence must be re-executed.




Figure 10.27 Deep Power-Down Mode Transition Timing

10.5.6 Burst ROM (Clocked Asynchronous) Interface

The burst ROM (clocked asynchronous) interface is used to access a memory with a high-speed read function using a method of address switching called the burst mode or page mode. In a burst ROM (clocked asynchronous) interface, basically the same access as the normal space is performed, but the 2nd and subsequent access cycles are performed only by changing the address, without negating the $\overline{\text{RD}}$ signal at the end of the 1st cycle. In the 2nd and subsequent access cycles, addresses are changed at the falling edge of the CKIO.

For the 1st access cycle, the number of wait cycles specified by the W3 to W0 bits in CSnWCR is inserted. For the 2nd and subsequent access cycles, the number of wait cycles specified by the BW1 and BW0 bits in CSnWCR is inserted.

In the access to the burst ROM (clocked asynchronous), the \overline{BS} signal is asserted only to the first access cycle. An external wait input is valid only to the first access cycle.

In the single access or write access that does not perform the burst operation in the burst ROM (clocked asynchronous) interface, access timing is same as a normal space.

Table 10.15 lists a relationship between bus width, access size, and the number of bursts. Figure 10.28 shows a timing chart.

Table 10.15 Relationship between Bus Width, Access Size, and Number of Bursts

Bus Width	Access Size	CSnWCR. BST[1:0] Bits	Number of Bursts	Access Count
8 bits	8 bits	Not affected	1	1
	16 bits	Not affected	2	1
	32 bits	Not affected	4	1
	16 bytes	00	16	1
		01	4	4

Bus Width	Access Size	CSnWCR. BST[1:0] Bits	Number of Bursts	Access Count
16 bits	8 bits	Not affected	1	1
	16 bits	Not affected	1	1
	32 bits	Not affected	2	1
	16 bytes	00	8	1
		01	2	4
		10*	4	2
			2, 4, 2	3

Note: * When the bus width is 16 bits, the access size is 16 bits, and the BST[1:0] bits in CSnWCR are 10, the number of bursts and access count depend on the access start address. At address H'xxx0 or H'xxx8, 4-4 burst access is performed. At address H'xxx4 or H'xxxC, 2-4-2 burst access is performed.




Figure 10.28 Burst ROM Access Timing (Clocked Asynchronous)
(Bus Width = 16 Bits, 16-Byte Transfer (Number of Burst 4-4), Wait Cycles Inserted in First Access = 2, Wait Cycles Inserted in Second and Subsequent Access Cycles = 1)

Page 327 of 1910

10.5.7 SRAM Interface with Byte Selection

The SRAM interface with byte selection is a memory interface that outputs the byte selection signal (WEn) in both read and write bus cycles. This interface has 16-bit data pins and accesses SRAMs having upper and lower byte selection pins, such as UB and LB.

When the BAS bit in CSnWCR is cleared to 0 (initial value), the write access timing of the SRAM interface with byte selection is the same as that for the normal space interface. While in read access of a byte-selection SRAM interface, the byte-selection signal is output from the $\overline{\text{WEn}}$ pin, which is different from that for the normal space interface. The basic access timing is shown in figure 10.29. In write access, data is written to the memory according to the timing of the byte-selection pin $(\overline{\text{WEn}})$. For details, please refer to the Data Sheet for the corresponding memory.

If the BAS bit in CSnWCR is set to 1, the $\overline{\text{WEn}}$ pin and RD/ $\overline{\text{WR}}$ pin timings change. Figure 10.30 shows the basic access timing. In write access, data is written to the memory according to the timing of the write enable pin (RD/ $\overline{\text{WR}}$). The data hold timing from RD/ $\overline{\text{WR}}$ negation to data write must be acquired by setting the HW1 and HW0 bits in CSnWCR. Figure 10.31 shows the access timing when a software wait is specified.




Figure 10.29 Basic Access Timing for SRAM with Byte Selection (BAS = 0)




Figure 10.30 Basic Access Timing for SRAM with Byte Selection (BAS = 1)




Figure 10.31 Wait Timing for SRAM with Byte Selection (BAS = 1) (SW[1:0] = 01, WR[3:0] = 0001, HW[1:0] = 01)




Figure 10.32 Example of Connection with 16-Bit Data-Width SRAM with Byte Selection

10.5.8 Burst ROM (Clocked Synchronous) Interface

The burst ROM (clocked synchronous) interface is supported to access a ROM with a synchronous burst function at high speed. The burst ROM interface accesses the burst ROM in the same way as a normal space. This interface is valid only for area 0.

In the first access cycle, wait cycles are inserted. In this case, the number of wait cycles to be inserted is specified by the W3 to W0 bits in CS0WCR. In the second and subsequent cycles, the number of wait cycles to be inserted is specified by the BW1 and BW0 bits in CS0WCR.

While the burst ROM (clocked synchronous) is accessed, the \overline{BS} signal is asserted only for the first access cycle and an external wait input is also valid for the first access cycle.

Since the bus width is 16 bits, the burst length must be specified as 8. The burst ROM interface does not support the 8-bit bus width for the burst ROM.

The burst ROM interface performs burst operations for all read access. For example, in a longword access over a 16-bit bus, valid 16-bit data is read two times and invalid 16-bit data is read six times. These invalid data read cycles increase the memory access time and degrade the program execution speed and DMA transfer speed. To prevent this problem, it is recommended using a 16-byte read by cache fill in the cache-enabled spaces or 16-byte read by the DMA. The burst ROM interface performs write access in the same way as normal space access.




Figure 10.33 Burst ROM Access Timing (Clocked Synchronous)
(Burst Length = 8, Wait Cycles Inserted in First Access = 2,
Wait Cycles Inserted in Second and Subsequent Access Cycles = 1)

10.5.9 Wait between Access Cycles

As the operating frequency of LSIs becomes higher, the off-operation of the data buffer often collides with the next data access when the read operation from devices with slow access speed is completed. As a result of these collisions, the reliability of the device is low and malfunctions may occur. A function that avoids data collisions by inserting idle (wait) cycles between continuous access cycles has been newly added.

The number of wait cycles between access cycles can be set by the WM bit in CSnWCR, bits IWW2 to IWW0, IWRWD2 to IWRWD0, IWRWS2 to IWRWS0, IWRRD2 to IWRRD0, and IWRRS2 to IWRRS0 in CSnBCR, and bits DMAIW2 to DMAIW0 and DMAIWA in CMNCR. The conditions for setting the idle cycles between access cycles are shown below.

- 1. Continuous access cycles are write-read or write-write
- 2. Continuous access cycles are read-write for different spaces
- 3. Continuous access cycles are read-write for the same space
- 4. Continuous access cycles are read-read for different spaces
- 5. Continuous access cycles are read-read for the same space
- 6. Data output from an external device caused by DMA single address transfer is followed by data output from another device that includes this LSI (DMAIWA = 0)
- 7. Data output from an external device caused by DMA single address transfer is followed by any type of access (DMAIWA = 1)

For the specification of the number of idle cycles between access cycles described above, refer to the description of each register.

Besides the idle cycles between access cycles specified by the registers, idle cycles must be inserted to interface with the internal bus or to obtain the minimum pulse width for a multiplexed pin (WEn). The following gives detailed information about the idle cycles and describes how to estimate the number of idle cycles.

The number of idle cycles on the external bus from CSn negation to CSn or CSm assertion is described below.

There are eight conditions that determine the number of idle cycles on the external bus as shown in table 10.16. The effects of these conditions are shown in figure 10.34.

Table 10.16 Conditions for Determining Number of Idle Cycles

No.	Condition	Description	Range	Note
[1]	DMAIW[2:0] in CMNCR	These bits specify the number of idle cycles for DMA single address transfer. This condition is effective only for single address transfer and generates idle cycles after the access is completed.	0 to 12	When 0 is specified for the number of idle cycles, the DACK signal may be asserted continuously. This causes a discrepancy between the number of cycles detected by the device with DACK and the direct memory access controller transfer count, resulting in a malfunction.
[2]	IW***[2:0] in CSnBCR	These bits specify the number of idle cycles for access other than single address transfer. The number of idle cycles can be specified independently for each combination of the previous and next cycles. For example, in the case where reading CS1 space followed by reading other CS space, the bits IWRRD[2:0] in CS1BCR should be set to B'100 to specify six or more idle cycles. This condition is effective only for access cycles other than single address transfer and generates idle cycles after the access is completed.	0 to 12	Do not set 0 for the number of idle cycles between memory types which are not allowed to be accessed successively.
[3]	SDRAM-related bits in CSnWCR	These bits specify precharge completion and startup wait cycles and idle cycles between commands for SDRAM access. This condition is effective only for SDRAM access and generates idle cycles after the access is completed	0 to 3	Specify these bits in accordance with the specification of the target SDRAM.

No.	Condition	Description	Range	Note
[4]	WM in CSnWCR	This bit enables or disables external WAIT pin input for the memory types other than SDRAM. When this bit is cleared to 0 (external WAIT enabled), one idle cycle is inserted to check the external WAIT pin input after the access is completed. When this bit is set to 1 (disabled), no idle cycle is generated.	0 or 1	
[5]	Read data transfer cycle	One idle cycle is inserted after a read access is completed. This idle cycle is not generated for the first or middle cycles in divided access cycles. This is neither generated when the HW[1:0] bits in CSnWCR are not B'00.	0 or 1	One idle cycle is always generated after a read cycle with SDRAM interface.
[6]	Internal bus idle cycles, etc.	External bus access requests from the CPU or the direct memory access controller and their results are passed through the internal bus. The external bus enters idle state during internal bus idle cycles or while a bus other than the external bus is being accessed. This condition is not effective for divided access cycles, which are generated by the bus state controller when the access size is larger than the external data bus width.	0 or larger	The number of internal bus idle cycles may not become 0 depending on the Iφ:Βφ clock ratio. Tables 10.17 and 10.18 show the relationship between the clock ratio and the minimum number of internal bus idle cycles.

No.	Condition	Description	Range	Note
[7]	Write data wait cycles	During write access, a write cycle is executed on the external bus only after the write data becomes ready. This write data wait period generates idle cycles before the write cycle. Note that when the previous cycle is a write cycle and the internal bus idle cycles are shorter than the previous write cycle, write data can be prepared in parallel with the previous write cycle and therefore, no idle cycle is generated (write buffer effect).		For write \rightarrow write or write \rightarrow read access cycles, successive access cycles without idle cycles are frequently available due to the write buffer effect described in the left column. If successive access cycles without idle cycles are not allowed, specify the minimum number of idle cycles between access cycles through CSnBCR.
[8]	Idle cycles between different memory types	To ensure the minimum pulse width on the signal-multiplexed pins, idle cycles may be inserted before access after memory types are switched. For some memory types, idle cycles are inserted even when memory types are not switched.	0 to 2.5	The number of idle cycles depends on the target memory types. See table 10.19.

In the above conditions, a total of four conditions, that is, condition [1] or [2] (either one is effective), condition [3] or [4] (either one is effective), a set of conditions [5] to [7] (these are generated successively, and therefore the sum of them should be taken as one set of idle cycles), and condition [8] are generated at the same time. The maximum number of idle cycles among these four conditions become the number of idle cycles on the external bus. To ensure the minimum idle cycles, be sure to make register settings for condition [1] or [2].




Figure 10.34 Idle Cycle Conditions

Table 10.17 Minimum Number of Idle Cycles on Internal Bus (CPU Operation)

	Clock Ratio (Ιφ:Βφ)							
CPU Operation	8:1	6:1	4:1	3:1	2:1	1:1		
Write → write	1	1	2	2	2	3		
Write \rightarrow read	0	0	0	0	0	1		
Read \rightarrow write	1	1	2	2	2	3		
$Read \rightarrow read$	0	0	0	0	0	1		

Table 10.18 Minimum Number of Idle Cycles on Internal Bus (Direct Memory Access Controller Operation)

Direct Memory Access	Transfer Mode				
Controller Operation	Dual Address	Single Address			
Write → write	0	2			
Write → read	0 or 2	0			
$Read \rightarrow write$	0	0			
$Read \rightarrow read$	0	2			

Notes: 1. The write → write and read → read columns in dual address transfer indicate the cycles in the divided access cycles.

- For the write → read cycles in dual address transfer, 0 means different channels are activated successively and 2 means when the same channel is activated successively.
- The write → read and read → write columns in single address transfer indicate the case when different channels are activated successively. The "write" means transfer from a device with DACK to external memory and the "read" means transfer from external memory to a device with DACK.

Table 10.19 Number of Idle Cycles Inserted between Access Cycles to Different Memory Types

	Next Cycle						
Previous Cycle	SRAM	Burst ROM (Asynchronous)	Byte SRAM (BAS = 0)	Byte SRAM (BAS = 1)	SDRAM	Burst ROM (Synchronous)	
SRAM	0	0	0	0/1*	0/1*	0	
Burst ROM (asynchronous)	0	0	0	0/1*	0/1*	0	
Byte SRAM (BAS = 0)	0	0	0	0/1*	0/1*	0	
Byte SRAM (BAS = 1)	0/1*	0/1*	0/1*	0	0	0/1*	
SDRAM	1	1	1	0	0	1	
Burst ROM (synchronous)	0	0	0	1	1	0	

Note: * The number of idle cycles is determined by the setting of the CSnWCR.HW[1:0] bits on the previous cycle. The number of idle cycles will be the number shown at the left when HW[1:0] ≠ B'00, will be the number shown at the right when HW[1:0] = B'00. Also, for CSn spaces for which the CSnWCR.HW[1:0] bits do not exist, the number of idle cycles shown at the right will be used.

Figure 10.35 shows sample estimation of idle cycles between access cycles. In the actual operation, the idle cycles may become shorter than the estimated value due to the write buffer effect or may become longer due to internal bus idle cycles caused by stalling in the pipeline due to CPU instruction execution or CPU register conflicts. Please consider these errors when estimating the idle cycles.

Sample Estimation of Idle Cycles between Access Cycles

This example estimates the idle cycles for data transfer from the CS1 space to CS2 space by CPU access. Transfer is repeated in the following order: CS1 read \rightarrow CS1 read \rightarrow CS2 write \rightarrow CS2 write \rightarrow CS1 read \rightarrow ...

Conditions

The bits for setting the idle cycles between access cycles in CS1BCR and CS2BCR are all set to 0. In CS1WCR and CS2WCR, the WM bit is set to 1 (external WAIT pin disabled) and the HW[1:0] bits are set to 00 (CS negation is not extended).

Iφ:Bφ is set to 4:1, and no other processing is done during transfer.

For both the CS1 and CS2 spaces, normal SRAM devices are connected, the bus width is 32 bits, and access size is also 32 bits.

The idle cycles generated under each condition are estimated for each pair of access cycles. In the following table, R indicates a read cycle and W indicates a write cycle.

Condition	$R \rightarrow R$	$R \rightarrow W$	$W \rightarrow W$	$W \rightarrow R$	Note
[1] or [2]	0	0	0	0	CSnBCR is set to 0.
[3] or [4]	0	0	0	0	The WM bit is set to 1.
[5]	1	1	0	0	Generated after a read cycle.
[6]	0	2	2	0	See the Iφ:Bφ = 4:1 columns in table 10.17.
[7]	0	1	0	0	No idle cycle is generated for the second time due to the write buffer effect.
[5] + [6] + [7]	1	4	2	0	
[8]	0	0	0	0	Value for SRAM \rightarrow SRAM access
Estimated idle cycles	1	4	2	0	Maximum value among conditions [1] or [2], [3] or [4], [5] + [6] + [7], and [8]
Actual idle cycles	1	4	2	1	The estimated value does not match the actual value in the $W \to R$ cycles because the internal idle cycles due to condition [6] is estimated as 0 but actually an internal idle cycle is generated due to execution of a loop condition check instruction.

Figure 10.35 Comparison between Estimated Idle Cycles and Actual Value

10.5.10 Others

(1) Reset

This module can be initialized completely only at power-on reset. At power-on reset, all signals are negated and data output buffers are turned off regardless of the bus cycle state after the internal reset is synchronized with the internal clock. All control registers are initialized. In software standby, sleep, and manual reset, control registers of the bus state controller are not initialized. At manual reset, only the current bus cycle being executed is completed. Since the RTCNT continues counting up during manual reset signal assertion, a refresh request occurs to initiate the refresh cycle.

(2) Access from the Side of the LSI Internal Bus Master

There are three types of LSI internal buses: a CPU bus, internal bus, and peripheral bus. The CPU and cache memory are connected to the CPU bus. The bus state controller and internal bus masters other than the CPU are connected to the internal bus. Low-speed peripheral modules are connected to the peripheral bus. Internal memories other than the cache memory are connected bidirectionally to the CPU bus and internal bus. Access from the CPU bus to the internal bus is enabled but access from the internal bus to the CPU bus is disabled. This gives rise to the following problems.

On-chip bus masters such as the direct memory access controller other than the CPU can access internal memory other than the cache memory but cannot access the cache memory. If an on-chip bus master other than the CPU writes data to an external memory other than the cache, the contents of the external memory may differ from that of the cache memory. To prevent this problem, if the external memory whose contents is cached is written by an on-chip bus master other than the CPU, the corresponding cache memory should be purged by software.

In a cache-enabled space, if the CPU initiates read access, the cache is searched. If the cache stores data, the CPU latches the data and completes the read access. If the cache does not store data, the CPU performs four contiguous longword read cycles to perform cache fill operations via the internal bus. If a cache miss occurs in byte or word operand access or at a branch to an odd word boundary (4n + 2), the CPU performs four contiguous longword access cycles to perform a cache fill operation on the external interface. For a cache-disabled space, the CPU performs access according to the actual access addresses. For an instruction fetch to an even word boundary (4n), the CPU performs longword access. For an instruction fetch to an odd word boundary (4n + 2), the CPU performs word access.

For a read cycle of an on-chip peripheral module, the cycle is initiated through the internal bus and peripheral bus. The read data is sent to the CPU via the peripheral bus, internal bus, and CPU bus.

In a write cycle for the cache-enabled space, the write cycle operation differs according to the cache write methods.

In write-back mode, the cache is first searched. If data is detected at the address corresponding to the cache, the data is then re-written to the cache. In the actual memory, data will not be re-written until data in the corresponding address is re-written. If data is not detected at the address corresponding to the cache, the cache is modified. In this case, data to be modified is first saved to the internal buffer, 16-byte data including the data corresponding to the address is then read, and data in the corresponding access of the cache is finally modified. Following these operations, a write-back cycle for the saved 16-byte data is executed.

In write-through mode, the cache is first searched. If data is detected at the address corresponding to the cache, the data is re-written to the cache simultaneously with the actual write via the internal bus. If data is not detected at the address corresponding to the cache, the cache is not modified but an actual write is performed via the internal bus.

Since the bus state controller incorporates a one-stage write buffer, it can execute an access via the internal bus before the previous external bus cycle is completed in a write cycle. If the on-chip module is read or written after the external low-speed memory is written, the on-chip module can be accessed before the completion of the external low-speed memory write cycle.

In read cycles, the CPU is placed in the wait state until read operation has been completed. To continue the process after the data write to the device has been completed, perform a dummy read to the same address to check for completion of the write before the next process to be executed.

The write buffer of the bus state controller functions in the same way for an access by a bus master other than the CPU such as the direct memory access controller. Accordingly, to perform dual address DMA transfers, the next read cycle is initiated before the previous write cycle is completed. Note, however, that if both the DMA source and destination addresses exist in external memory space, the next read cycle will not be initiated until the previous write cycle is completed.

Changing the registers in this module while the write buffer is operating may disrupt correct write access. Therefore, do not change the registers in this module immediately after a write access. If this change becomes necessary, do it after executing a dummy read of the write data.

(3) On-Chip Peripheral Module Access

To access an on-chip module register, two or more peripheral module clock $(P\phi)$ cycles are required. Care must be taken in system design.

When the CPU writes data to the internal peripheral registers, the CPU performs the succeeding instructions without waiting for the completion of writing to registers.

For example, a case is described here in which the system is transferring to the software standby mode for power savings. To make this transition, the SLEEP instruction must be performed after setting the STBY bit in the STBCR1 register to 1. However a dummy read of the STBCR1 register is required before executing the SLEEP instruction. If a dummy read is omitted, the CPU executes the SLEEP instruction before the STBY bit is set to 1, thus the system enters sleep mode not software standby mode. A dummy read of the STBCR1 register is indispensable to complete writing to the STBY bit.

To reflect the change by internal peripheral registers while performing the succeeding instructions, execute a dummy read of registers to which write instruction is given and then perform the succeeding instructions.

Page 344 of 1910

Sep 18, 2015

Section 11 Direct Memory Access Controller

Direct Memory Access Controller can be used in place of the CPU to perform high-speed transfers between external devices*1 that have DACK (transfer request acknowledge signal), external memory, on-chip memory, memory-mapped external devices, and on-chip peripheral modules.

11.1 **Features**

- Number of channels: 16 channels (channels 0 to 15) selectable One channel (channel 0) can receive external requests.
- 4-Gbyte physical address space
- Data transfer unit is selectable: Byte, word (two bytes), longword (four bytes), and 16 bytes $(longword \times 4)$
- Maximum transfer count: 16,777,216 transfers (24 bits)
- Address mode: Dual address mode and single address mode*² are supported.
- · Transfer requests
 - External request*¹
 - On-chip peripheral module request
 - Auto request

The following modules can issue on-chip peripheral module requests.

- Serial communication interface with FIFO: 10 sources
- I²C bus interface 3: eight sources
- A/D converter: one source
- Multi-function timer pulse unit 2: five sources
- Compare match timer: two sources
- USB 2.0 host/function module: two sources
- Controller area network: two sources
- Serial sound interface: six sources
- Sampling rate converter: six sources
- Renesas SPDIF interface: two sources
- CD-ROM decoder: one source
- SD host interface: two sources
- Renesas serial peripheral interface: six sources
- Clock synchronous serial I/O with FIFO: two sources

- Selectable bus modes
 - Cycle steal mode (normal mode or intermittent mode)
 - Burst mode
- Selectable channel priority levels: The channel priority levels are selectable between two fixed modes.
- Interrupt request: An interrupt request can be sent to the CPU on completion of half- or full-data transfer. Through the HE and HIE bits in CHCR, an interrupt is specified to be issued to the CPU when half of the initially specified DMA transfer is completed.
- External request detection*1: There are following four types of DREQ input detection.
 - Low level detection
 - High level detection
 - Rising edge detection
 - Falling edge detection
- Transfer request acknowledge and transfer end signals*1: Active levels for DACK and TEND can be set independently.
- Support of reload functions in DMA transfer information registers: DMA transfer using the
 same information as the current transfer can be repeated automatically without specifying the
 information again. Modifying the reload registers during DMA transfer enables next DMA
 transfer to be done using different transfer information. The reload function can be enabled or
 disabled independently in each channel or reload register.

Notes: 1. DREQ, DACK, and TEND are provided only for the SH726B.

2. Single address mode cannot be selected in the SH726A.

Figure 11.1 shows the block diagram of this module.




Figure 11.1 Block Diagram

11.2 Input/Output Pins

Table 11.1 lists the pin configuration of this module. This module has pins for one channel (channel 0) for external bus use.

Table 11.1 Pin Configuration

Channel	Name	Abbreviation	I/O	Function
0	DMA transfer request	DREQ0	I	DMA transfer request input from an external device to channel 0
	DMA transfer request acknowledge	DACK0	0	DMA transfer request acknowledge output from channel 0 to an external device
	DMA transfer end	TEND0	0	DMA transfer end output for channel 0

Note: DREQ0, DACK0, and TEND0 are provided only for the SH726B.

11.3 Register Descriptions

This module has the registers listed in table 11.2. There are four control registers and three reload registers for each channel, and one common control register is used by all channels. In addition, there is one extension resource selector per two channels. Each channel number is expressed in the register names, as in SAR_0 for SAR in channel 0.

Table 11.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	DMA source address register_0	SAR_0	R/W	H'00000000	H'FFFE1000	16, 32
	DMA destination address register_0	DAR_0	R/W	H'00000000	H'FFFE1004	16, 32
	DMA transfer count register_0	DMATCR_0	R/W	H'00000000	H'FFFE1008	16, 32
	DMA channel control register_0	CHCR_0	R/W*1	H'00000000	H'FFFE100C	8, 16, 32
	DMA reload source address register_0	RSAR_0	R/W	H'00000000	H'FFFE1100	16, 32
	DMA reload destination address register_0	RDAR_0	R/W	H'00000000	H'FFFE1104	16, 32
	DMA reload transfer count register_0	RDMATCR_0	R/W	H'00000000	H'FFFE1108	16, 32
1	DMA source address register_1	SAR_1	R/W	H'00000000	H'FFFE1010	16, 32
	DMA destination address register_1	DAR_1	R/W	H'00000000	H'FFFE1014	16, 32
	DMA transfer count register_1	DMATCR_1	R/W	H'00000000	H'FFFE1018	16, 32
	DMA channel control register_1	CHCR_1	R/W*1	H'00000000	H'FFFE101C	8, 16, 32
	DMA reload source address register_1	RSAR_1	R/W	H'00000000	H'FFFE1110	16, 32
	DMA reload destination address register_1	RDAR_1	R/W	H'00000000	H'FFFE1114	16, 32
	DMA reload transfer count register_1	RDMATCR_1	R/W	H'00000000	H'FFFE1118	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
2	DMA source address register_2	SAR_2	R/W	H'00000000	H'FFFE1020	16, 32
	DMA destination address register_2	DAR_2	R/W	H'00000000	H'FFFE1024	16, 32
	DMA transfer count register_2	DMATCR_2	R/W	H'00000000	H'FFFE1028	16, 32
	DMA channel control register_2	CHCR_2	R/W*1	H'00000000	H'FFFE102C	8, 16, 32
	DMA reload source address register_2	RSAR_2	R/W	H'00000000	H'FFFE1120	16, 32
	DMA reload destination address register_2	RDAR_2	R/W	H'00000000	H'FFFE1124	16, 32
	DMA reload transfer count register_2	RDMATCR_2	R/W	H'00000000	H'FFFE1128	16, 32
3	DMA source address register_3	SAR_3	R/W	H'00000000	H'FFFE1030	16, 32
	DMA destination address register_3	DAR_3	R/W	H'00000000	H'FFFE1034	16, 32
	DMA transfer count register_3	DMATCR_3	R/W	H'00000000	H'FFFE1038	16, 32
	DMA channel control register_3	CHCR_3	R/W*1	H'00000000	H'FFFE103C	8, 16, 32
	DMA reload source address register_3	RSAR_3	R/W	H'00000000	H'FFFE1130	16, 32
	DMA reload destination address register_3	RDAR_3	R/W	H'00000000	H'FFFE1134	16, 32
	DMA reload transfer count register_3	RDMATCR_3	R/W	H'00000000	H'FFFE1138	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
4	DMA source address register_4	SAR_4	R/W	H'00000000	H'FFFE1040	16, 32
	DMA destination address register_4	DAR_4	R/W	H'00000000	H'FFFE1044	16, 32
	DMA transfer count register_4	DMATCR_4	R/W	H'00000000	H'FFFE1048	16, 32
	DMA channel control register_4	CHCR_4	R/W*1	H'00000000	H'FFFE104C	8, 16, 32
	DMA reload source address register_4	RSAR_4	R/W	H'00000000	H'FFFE1140	16, 32
	DMA reload destination address register_4	RDAR_4	R/W	H'00000000	H'FFFE1144	16, 32
	DMA reload transfer count register_4	RDMATCR_4	R/W	H'00000000	H'FFFE1148	16, 32
5	DMA source address register_5	SAR_5	R/W	H'00000000	H'FFFE1050	16, 32
	DMA destination address register_5	DAR_5	R/W	H'00000000	H'FFFE1054	16, 32
	DMA transfer count register_5	DMATCR_5	R/W	H'00000000	H'FFFE1058	16, 32
	DMA channel control register_5	CHCR_5	R/W*1	H'00000000	H'FFFE105C	8, 16, 32
	DMA reload source address register_5	RSAR_5	R/W	H'00000000	H'FFFE1150	16, 32
	DMA reload destination address register_5	RDAR_5	R/W	H'00000000	H'FFFE1154	16, 32
	DMA reload transfer count register_5	RDMATCR_5	R/W	H'00000000	H'FFFE1158	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
6	DMA source address register_6	SAR_6	R/W	H'00000000	H'FFFE1060	16, 32
	DMA destination address register_6	DAR_6	R/W	H'00000000	H'FFFE1064	16, 32
	DMA transfer count register_6	DMATCR_6	R/W	H'00000000	H'FFFE1068	16, 32
	DMA channel control register_6	CHCR_6	R/W*1	H'00000000	H'FFFE106C	8, 16, 32
	DMA reload source address register_6	RSAR_6	R/W	H'00000000	H'FFFE1160	16, 32
	DMA reload destination address register_6	RDAR_6	R/W	H'00000000	H'FFFE1164	16, 32
	DMA reload transfer count register_6	RDMATCR_6	R/W	H'00000000	H'FFFE1168	16, 32
7	DMA source address register_7	SAR_7	R/W	H'00000000	H'FFFE1070	16, 32
	DMA destination address register_7	DAR_7	R/W	H'00000000	H'FFFE1074	16, 32
	DMA transfer count register_7	DMATCR_7	R/W	H'00000000	H'FFFE1078	16, 32
	DMA channel control register_7	CHCR_7	R/W*1	H'00000000	H'FFFE107C	8, 16, 32
	DMA reload source address register_7	RSAR_7	R/W	H'00000000	H'FFFE1170	16, 32
	DMA reload destination address register_7	RDAR_7	R/W	H'00000000	H'FFFE1174	16, 32
	DMA reload transfer count register_7	RDMATCR_7	R/W	H'00000000	H'FFFE1178	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
8	DMA source address register_8	SAR_8	R/W	H'00000000	H'FFFE1080	16, 32
	DMA destination address register_8	DAR_8	R/W	H'00000000	H'FFFE1084	16, 32
	DMA transfer count register_8	DMATCR_8	R/W	H'00000000	H'FFFE1088	16, 32
	DMA channel control register_8	CHCR_8	R/W*1	H'00000000	H'FFFE108C	8, 16, 32
	DMA reload source address register_8	RSAR_8	R/W	H'00000000	H'FFFE1180	16, 32
	DMA reload destination address register_8	RDAR_8	R/W	H'00000000	H'FFFE1184	16, 32
	DMA reload transfer count register_8	RDMATCR_8	R/W	H'00000000	H'FFFE1188	16, 32
9	DMA source address register_9	SAR_9	R/W	H'00000000	H'FFFE1090	16, 32
	DMA destination address register_9	DAR_9	R/W	H'00000000	H'FFFE1094	16, 32
	DMA transfer count register_9	DMATCR_9	R/W	H'00000000	H'FFFE1098	16, 32
	DMA channel control register_9	CHCR_9	R/W*1	H'00000000	H'FFFE109C	8, 16, 32
	DMA reload source address register_9	RSAR_9	R/W	H'00000000	H'FFFE1190	16, 32
	DMA reload destination address register_9	RDAR_9	R/W	H'00000000	H'FFFE1194	16, 32
	DMA reload transfer count register_9	RDMATCR_9	R/W	H'00000000	H'FFFE1198	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
10	DMA source address register_10	SAR_10	R/W	H'00000000	H'FFFE10A0	16, 32
	DMA destination address register_10	DAR_10	R/W	H'00000000	H'FFFE10A4	16, 32
	DMA transfer count register_10	DMATCR_10	R/W	H'00000000	H'FFFE10A8	16, 32
	DMA channel control register_10	CHCR_10	R/W*1	H'00000000	H'FFFE10AC	8, 16, 32
	DMA reload source address register_10	RSAR_10	R/W	H'00000000	H'FFFE11A0	16, 32
	DMA reload destination address register_10	RDAR_10	R/W	H'00000000	H'FFFE11A4	16, 32
	DMA reload transfer count register_10	RDMATCR_10	R/W	H'00000000	H'FFFE11A8	16, 32
11	DMA source address register_11	SAR_11	R/W	H'00000000	H'FFFE10B0	16, 32
	DMA destination address register_11	DAR_11	R/W	H'00000000	H'FFFE10B4	16, 32
	DMA transfer count register_11	DMATCR_11	R/W	H'00000000	H'FFFE10B8	16, 32
	DMA channel control register_11	CHCR_11	R/W*1	H'00000000	H'FFFE10BC	8, 16, 32
	DMA reload source address register_11	RSAR_11	R/W	H'00000000	H'FFFE11B0	16, 32
	DMA reload destination address register_11	RDAR_11	R/W	H'00000000	H'FFFE11B4	16, 32
	DMA reload transfer count register_11	RDMATCR_11	R/W	H'00000000	H'FFFE11B8	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
12	DMA source address register_12	SAR_12	R/W	H'00000000	H'FFFE10C0	16, 32
	DMA destination address register_12	DAR_12	R/W	H'00000000	H'FFFE10C4	16, 32
	DMA transfer count register_12	DMATCR_12	R/W	H'00000000	H'FFFE10C8	16, 32
	DMA channel control register_12	CHCR_12	R/W*1	H'00000000	H'FFFE10CC	8, 16, 32
	DMA reload source address register_12	RSAR_12	R/W	H'00000000	H'FFFE11C0	16, 32
	DMA reload destination address register_12	RDAR_12	R/W	H'00000000	H'FFFE11C4	16, 32
	DMA reload transfer count register_12	RDMATCR_12	R/W	H'00000000	H'FFFE11C8	16, 32
13	DMA source address register_13	SAR_13	R/W	H'00000000	H'FFFE10D0	16, 32
	DMA destination address register_13	DAR_13	R/W	H'00000000	H'FFFE10D4	16, 32
	DMA transfer count register_13	DMATCR_13	R/W	H'00000000	H'FFFE10D8	16, 32
	DMA channel control register_13	CHCR_13	R/W*1	H'00000000	H'FFFE10DC	8, 16, 32
	DMA reload source address register_13	RSAR_13	R/W	H'00000000	H'FFFE11D0	16, 32
	DMA reload destination address register_13	RDAR_13	R/W	H'00000000	H'FFFE11D4	16, 32
	DMA reload transfer count register_13	RDMATCR_13	R/W	H'00000000	H'FFFE11D8	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
14	DMA source address register_14	SAR_14	R/W	H'00000000	H'FFFE10E0	16, 32
	DMA destination address register_14	DAR_14	R/W	H'00000000	H'FFFE10E4	16, 32
	DMA transfer count register_14	DMATCR_14	R/W	H'00000000	H'FFFE10E8	16, 32
	DMA channel control register_14	CHCR_14	R/W*1	H'00000000	H'FFFE10EC	8, 16, 32
	DMA reload source address register_14	RSAR_14	R/W	H'00000000	H'FFFE11E0	16, 32
	DMA reload destination address register_14	RDAR_14	R/W	H'00000000	H'FFFE11E4	16, 32
	DMA reload transfer count register_14	RDMATCR_14	R/W	H'00000000	H'FFFE11E8	16, 32
15	DMA source address register_15	SAR_15	R/W	H'00000000	H'FFFE10F0	16, 32
	DMA destination address register_15	DAR_15	R/W	H'00000000	H'FFFE10F4	16, 32
	DMA transfer count register_15	DMATCR_15	R/W	H'00000000	H'FFFE10F8	16, 32
	DMA channel control register_15	CHCR_15	R/W*1	H'00000000	H'FFFE10FC	8, 16, 32
	DMA reload source address register_15	RSAR_15	R/W	H'00000000	H'FFFE11F0	16, 32
	DMA reload destination address register_15	RDAR_15	R/W	H'00000000	H'FFFE11F4	16, 32
	DMA reload transfer count register_15	RDMATCR_15	R/W	H'00000000	H'FFFE11F8	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common	DMA operation register	DMAOR	R/W* ²	H'0000	H'FFFE1200	8, 16
0 and 1	DMA extension resource selector 0	DMARS0	R/W	H'0000	H'FFFE1300	16
2 and 3	DMA extension resource selector 1	DMARS1	R/W	H'0000	H'FFFE1304	16
4 and 5	DMA extension resource selector 2	DMARS2	R/W	H'0000	H'FFFE1308	16
6 and 7	DMA extension resource selector 3	DMARS3	R/W	H'0000	H'FFFE130C	16
8 and 9	DMA extension resource selector 4	DMARS4	R/W	H'0000	H'FFFE1310	16
10 and 11	DMA extension resource selector 5	DMARS5	R/W	H'0000	H'FFFE1314	16
12 and 13	DMA extension resource selector 6	DMARS6	R/W	H'0000	H'FFFE1318	16
14 and 15	DMA extension resource selector 7	DMARS7	R/W	H'0000	H'FFFE131C	16

Notes: 1. For the HE and TE bits in CHCR_n, only 0 can be written to clear the flags after 1 is read.

2. For the AE and NMIF bits in DMAOR, only 0 can be written to clear the flags after 1 is read.

11.3.1 DMA Source Address Registers (SAR)

The DMA source address registers (SAR) are 32-bit readable/writable registers that specify the source address of a DMA transfer. During a DMA transfer, these registers indicate the next source address. When the data of an external device with DACK is transferred in single address mode, SAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or 16-byte address boundary respectively.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															

11.3.2 DMA Destination Address Registers (DAR)

The DMA destination address registers (DAR) are 32-bit readable/writable registers that specify the destination address of a DMA transfer. During a DMA transfer, these registers indicate the next destination address. When the data of an external device with DACK is transferred in single address mode, DAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or 16-byte address boundary respectively.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															

11.3.3 **DMA Transfer Count Registers (DMATCR)**

The DMA transfer count registers (DMATCR) are 32-bit readable/writable registers that specify the number of DMA transfers. The transfer count is 1 when the setting is H'00000001, 16,777,215 when H'00FFFFFF is set, and 16,777,216 (the maximum) when H'00000000 is set. During a DMA transfer, these registers indicate the remaining transfer count.

The upper eight bits of DMATCR are always read as 0, and the write value should always be 0. To transfer data in 16 bytes, one 16-byte transfer (128 bits) counts one.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

11.3.4 **DMA Channel Control Registers (CHCR)**

The DMA channel control registers (CHCR) are 32-bit readable/writable registers that control the DMA transfer mode.

The DO, AM, AL, DL, DS, and TL bits which specify the DREQ, DACK, and TEND external pin functions can be read and written to in channel 0, but they are reserved in channels 1 to 15.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TC	-	RLD SAR	RLD DAR	-	DAF	SAF	-	DO	TL	-	TE MASK	HE	HIE	AM	AL
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R/W	R/W	R	R/W	R/W	R	R/W	R/W	R	R/W	R/(W)*	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DM	[1:0]	SM	[1:0]		RS[3:0]		DL	DS	TB	TS	[1:0]	ΙE	TE	DE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	R/W

Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
31	TC	0	R/W	Transfer Count Mode
				Specifies whether to transmit data once or for the count specified in DMATCR by one transfer request. This function is valid only in on-chip peripheral module request mode. Note that when this bit is set to 0, the TB bit must not be set to 1 (burst mode). When the modules other than the multi-function timer pulse unit 2, compare match timer, controller area network, CD-ROM decoder, and A/D converter are selected for the transfer request source, this bit (TC) must not be set to 1.
				0: Transmits data once by one transfer request
				Transmits data for the count specified in DMATCR by one transfer request
30	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
29	RLDSAR	0	R/W	SAR Reload Function ON/OFF
				Enables (ON) or disables (OFF) the function to reload SAR and DMATCR.
				0: Disables (OFF) the function to reload SAR and DMATCR
				1: Enables (ON) the function to reload SAR and DMATCR
28	RLDDAR	0	R/W	DAR Reload Function ON/OFF
				Enables (ON) or disables (OFF) the function to reload DAR and DMATCR.
				0: Disables (OFF) the function to reload DAR and DMATCR
				Enables (ON) the function to reload DAR and DMATCR
27	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
26	DAF	0	R/W	Fixed Destination Address 16-Byte Transfer
				Enabled when the transfer size (set in TS[1:0]) is 16 bytes and the destination address mode (set in DM[1:0]) is fixed address.
				0: 16 bytes of data are transferred to the address specified in DAR. The address specified in DAR + H'0, H'4, H'8, or H'C will be the write destination address.
				1: Four bytes of data are transferred four times to the address specified in DAR. The fixed address specified in DAR will be the write destination address. This function is exclusively for use with the CD-ROM decoder, sampling rate converter, and SD host interface.
25	SAF	0	R/W	Fixed Source Address 16-Byte Transfer
				Enabled when the transfer size (set in TS[1:0]) is 16 bytes and the source address mode (set in SM[1:0]) is fixed address.
				0: 16 bytes of data are transferred from the address specified in SAR. The address specified in SAR + H'0, H'4, H'8, or H'C will be the read destination address.
				1: Four bytes of data are transferred four times from the address specified in SAR. The fixed address specified in SAR will be the read destination address. This function is exclusively for use with the CD-ROM decoder, sampling rate converter, and SD host interface.
24	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
23	DO	0	R/W	DMA Overrun
				Selects whether DREQ is detected by overrun 0 or by overrun 1. This bit is valid only in level detection by CHCR_0. This bit is reserved in CHCR_1 to CHCR_15; it is always read as 0 and the write value should always be 0.
				0: Detects DREQ by overrun 0
				1: Detects DREQ by overrun 1

Bit	Bit Name	Initial Value	R/W	Description
				Description
22	TL	0	R/W	Transfer End Level
				Specifies the TEND signal output is high active or low active. This bit is valid only in CHCR_0. This bit is reserved in CHCR_1 to CHCR_15; it is always read as 0 and the write value should always be 0.
				0: Low-active output from TEND
				1: High-active output from TEND
21	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
20	TEMASK	0	R/W	TE Set Mask
				Specifies that DMA transfer does not stop even if the TE bit is set to 1. If this bit is set to 1 along with the bit for SAR/DAR reload function, DMA transfer can be performed until the transfer request is cancelled.
				In auto request mode or when a rising/falling edge of the DREQ signal is detected in external request mode, the setting of this bit is ignored and DMA transfer stops if the TE bit is set to 1.
				Note that this function is enabled only when either the RLDSAR bit or the RLDDAR bit is set to 1.
				0: DMA transfer stops if the TE bit is set
				1: DMA transfer does not stop even if the TE bit is set

Bit	Bit Name	Initial Value	R/W	Description
19	HE	0	R/(W)*	Half-End Flag
				This bit is set to 1 when the transfer count reaches half of the DMATCR value that was specified before transfer starts.
				If DMA transfer ends because of an NMI interrupt, a DMA address error, or clearing of the DE bit or the DME bit in DMAOR before the transfer count reaches half of the initial DMATCR value, the HE bit is not set to 1. If DMA transfer ends due to an NMI interrupt, a DMA address error, or clearing of the DE bit or the DME bit in DMAOR after the HE bit is set to 1, the bit remains set to 1.
				To clear the HE bit, write 0 to it after $HE = 1$ is read.
				DMATCR > (DMATCR set before transfer starts)/2 during DMA transfer or after DMA transfer is terminated
				[Clearing condition]
				• Writing 0 after reading HE = 1.
				1: DMATCR ≤ (DMATCR set before transfer starts)/2
18	HIE	0	R/W	Half-End Interrupt Enable
				Specifies whether to issue an interrupt request to the CPU when the transfer count reaches half of the DMATCR value that was specified before transfer starts.
				When the HIE bit is set to 1, this module requests an interrupt to the CPU when the HE bit becomes 1.
				0: Disables an interrupt to be issued when DMATCR = (DMATCR set before transfer starts)/2
				1: Enables an interrupt to be issued when DMATCR = (DMATCR set before transfer starts)/2

Bit	Bit Name	Initial Value	R/W	Description
17	AM	0	R/W	Acknowledge Mode
				Specifies whether DACK and TEND are output in data read cycle or in data write cycle in dual address mode.
				In single address mode, DACK and TEND are always output regardless of the specification by this bit.
				This bit is valid only in CHCR_0. This bit is reserved in CHCR_1 to CHCR_15; it is always read as 0 and the write value should always be 0.
				0: DACK and TEND output in read cycle (dual address mode)
				DACK and TEND output in write cycle (dual address mode)
16	AL	0	R/W	Acknowledge Level
				Specifies the DACK (acknowledge) signal output is high active or low active.
				This bit is valid only in CHCR_0. This bit is reserved in CHCR_1 to CHCR_15; it is always read as 0 and the write value should always be 0.
				0: Low-active output from DACK
				1: High-active output from DACK
15, 14	DM[1:0]	00	R/W	Destination Address Mode
				These bits select whether the DMA destination address is incremented, decremented, or left fixed. (In single address mode, DM1 and DM0 bits are ignored when data is transferred to an external device with DACK.)
				00: Fixed destination address
				01: Destination address is incremented (+1 in byte-unit transfer, +2 in word-unit transfer, +4 in longword-unit transfer, +16 in 16-byte-unit transfer)
				 Destination address is decremented (–1 in byte- unit transfer, –2 in word-unit transfer, –4 in longword-unit transfer, setting prohibited in 16- byte-unit transfer)
				11: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
13, 12	SM[1:0]	00	R/W	Source Address Mode
				These bits select whether the DMA source address is incremented, decremented, or left fixed. (In single address mode, SM1 and SM0 bits are ignored when data is transferred from an external device with DACK.) 00: Fixed source address
				01: Source address is incremented (+1 in byte-unit transfer, +2 in word-unit transfer, +4 in longword- unit transfer, +16 in 16-byte-unit transfer)
				10: Source address is decremented (–1 in byte-unit transfer, –2 in word-unit transfer, –4 in longword- unit transfer, setting prohibited in 16-byte-unit transfer)
				11: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
11 to 8	RS[3:0]	0000	R/W	Resource Select
				These bits specify which transfer requests will be sent to this module. The changing of transfer request source should be done in the state when DMA enable bit (DE) is set to 0.
				0000: External request, dual address mode
				0001: Setting prohibited
				0010: External request/single address mode
				External address space \rightarrow External device with DACK
				0011: External request/single address mode
				External device with DACK \rightarrow External address space
				0100: Auto request
				0101: Setting prohibited
				0110: Setting prohibited
				0111: Setting prohibited
				1000: DMA extension resource selector
				1001: Controller area network, channel 0
				1010: Controller area network, channel 1
				1011: Setting prohibited
				1100: Setting prohibited
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited
				Note: External request specification is valid only in CHCR_0. External request should not be specified for channels CHCR_1 to CHCR_15.

7 DL 0 R/W DREQ Level 6 DS 0 R/W DREQ Edge Select These bits specify the sampling method of the DREQ pin input and the sampling level. These bits are valid only in CHCR_0. These bits are reserved in CHCR_1 to CHCR_15; they are always read as 0 and the write value should always be 0. If the transfer request source is specified as an on-chip peripheral module or if an auto-request is specified, the specification by these bits is ignored. 00: DREQ detected in low level 01: DREQ detected in high level 11: DREQ detected at rising edge 10: DREQ detected at rising edge 11: DREQ detected at rising edge 11: DREQ detected when TC = 0. 0: Cycle steal mode 1: Burst mode 1: Burst mode 4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request	Bit	Bit Name	Initial Value	R/W	Description
These bits specify the sampling method of the DREQ pin input and the sampling level. These bits are valid only in CHCR_0. These bits are reserved in CHCR_1 to CHCR_0. These bits are always read as 0 and the write value should always be 0. If the transfer request source is specified as an on-chip peripheral module or if an auto-request is specified, the specification by these bits is ignored. 00: DREQ detected in low level 01: DREQ detected in high level 11: DREQ detected at rising edge 5 TB 0 R/W Transfer Bus Mode Specifies the bus mode at DMA transfer. Note that the burst mode must not be selected when TC = 0. 0: Cycle steal mode 1: Burst mode 4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request	7	DL	0	R/W	DREQ Level
pin input and the sampling level. These bits are valid only in CHCR_0. These bits are reserved in CHCR_1 to CHCR_15; they are always read as 0 and the write value should always be 0. If the transfer request source is specified as an on-chip peripheral module or if an auto-request is specified, the specification by these bits is ignored. 00: DREQ detected in low level 01: DREQ detected in high level 11: DREQ detected at rising edge 10: DREQ detected at rising edge 11: DREQ detected at rising edge 5 TB 0 RW Transfer Bus Mode Specifies the bus mode at DMA transfer. Note that the burst mode must not be selected when TC = 0. 0: Cycle steal mode 1: Burst mode 1: Burst mode 4, 3 TS[1:0] 00 RW Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 RW Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request	6	DS	0	R/W	DREQ Edge Select
reserved in CHCR_1 to CHCR_15; they are always read as 0 and the write value should always be 0. If the transfer request source is specified as an on-chip peripheral module or if an auto-request is specified, the specification by these bits is ignored. 00: DREQ detected in low level 01: DREQ detected at falling edge 10: DREQ detected at rising edge 11: DREQ detected at rising edge 5 TB 0 RW Transfer Bus Mode Specifies the bus mode at DMA transfer. Note that the burst mode must not be selected when TC = 0. 0: Cycle steal mode 1: Burst mode 4, 3 TS[1:0] 00 RW Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 RW Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					
peripheral module or if an auto-request is specified, the specification by these bits is ignored. 00: DREQ detected in low level 01: DREQ detected at falling edge 10: DREQ detected in high level 11: DREQ detected at rising edge 5 TB 0 R/W Transfer Bus Mode Specifies the bus mode at DMA transfer. Note that the burst mode must not be selected when TC = 0. 0: Cycle steal mode 1: Burst mode 1: Burst mode 4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					reserved in CHCR_1 to CHCR_15; they are always
01: DREQ detected at falling edge 10: DREQ detected in high level 11: DREQ detected at rising edge 5 TB 0 R/W Transfer Bus Mode Specifies the bus mode at DMA transfer. Note that the burst mode must not be selected when TC = 0. 0: Cycle steal mode 1: Burst mode 4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					peripheral module or if an auto-request is specified, the
10: DREQ detected in high level 11: DREQ detected at rising edge 5 TB 0 R/W Transfer Bus Mode Specifies the bus mode at DMA transfer. Note that the burst mode must not be selected when TC = 0. 0: Cycle steal mode 1: Burst mode 4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					00: DREQ detected in low level
11: DREQ detected at rising edge 5 TB 0 R/W Transfer Bus Mode Specifies the bus mode at DMA transfer. Note that the burst mode must not be selected when TC = 0. 0: Cycle steal mode 1: Burst mode 4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					01: DREQ detected at falling edge
TB 0 R/W Transfer Bus Mode Specifies the bus mode at DMA transfer. Note that the burst mode must not be selected when TC = 0. 0: Cycle steal mode 1: Burst mode 4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					10: DREQ detected in high level
Specifies the bus mode at DMA transfer. Note that the burst mode must not be selected when TC = 0. 0: Cycle steal mode 1: Burst mode 4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					11: DREQ detected at rising edge
burst mode must not be selected when TC = 0. 0: Cycle steal mode 1: Burst mode 4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request	5	TB	0	R/W	Transfer Bus Mode
1: Burst mode 4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					•
4, 3 TS[1:0] 00 R/W Transfer Size These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					0: Cycle steal mode
These bits specify the size of data to be transferred. Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					1: Burst mode
Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request	4, 3	TS[1:0]	00	R/W	Transfer Size
source or destination is an on-chip peripheral module register of which transfer size is specified. 00: Byte unit 01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					These bits specify the size of data to be transferred.
01: Word unit (two bytes) 10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					source or destination is an on-chip peripheral module
10: Longword unit (four bytes) 11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					00: Byte unit
11: 16-byte (four longword) unit 2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					01: Word unit (two bytes)
2 IE 0 R/W Interrupt Enable Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					10: Longword unit (four bytes)
Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request					11: 16-byte (four longword) unit
generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1. 0: Disables an interrupt request	2	IE	0	R/W	Interrupt Enable
					generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request
1: Enables an interrupt request					0: Disables an interrupt request
					1: Enables an interrupt request

Bit	Bit Name	Initial Value	R/W	Description
1	TE	0	R/(W)*	Transfer End Flag
				This bit is set to 1 when DMATCR becomes 0 and DMA transfer ends.
				The TE bit is not set to 1 in the following cases.
				 DMA transfer ends due to an NMI interrupt or DMA address error before DMATCR becomes 0.
				 DMA transfer is ended by clearing the DE bit and DME bit in DMA operation register (DMAOR).
				To clear the TE bit, write 0 after reading TE = 1.
				Even if the DE bit is set to 1 while the TEMASK bit is 0 and this bit is 1, transfer is not enabled.
				0: During the DMA transfer or DMA transfer has been terminated
				[Clearing condition]
				 Writing 0 after reading TE = 1
				1: DMA transfer ends by the specified count (DMATCR = 0)
0	DE	0	R/W	DMA Enable
				Enables or disables the DMA transfer. In auto request mode, DMA transfer starts by setting the DE bit and DME bit in DMAOR to 1. In this case, all of the bits TE, NMIF in DMAOR, and AE must be 0. In an external request or peripheral module request, DMA transfer starts if DMA transfer request is generated by the devices or peripheral modules after setting the bits DE and DME to 1. If the DREQ signal is detected by low/high level in external request mode, or in peripheral module request mode, the NMIF bit and the AE bit must be 0 if the TEMASK bit is 1. If the TEMASK bit is 0, the TE bit must also be 0. If the DREQ signal is detected by a rising/falling edge in external request mode, all of the bits TE, NMIF, and AE must be 0 as in the case of auto request mode. Clearing the DE bit to 0 can terminate the DMA transfer.
				0: DMA transfer disabled
				1: DMA transfer enabled

Note: * Only 0 can be written to clear the flag after 1 is read.

11.3.5 DMA Reload Source Address Registers (RSAR)

The DMA reload source address registers (RSAR) are 32-bit readable/writable registers.

When the SAR reload function is enabled, the RSAR value is written to the source address register (SAR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RSAR during the current DMA transfer. When the SAR reload function is disabled, RSAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or 16-byte address boundary respectively.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															

11.3.6 DMA Reload Destination Address Registers (RDAR)

The DMA reload destination address registers (RDAR) are 32-bit readable/writable registers.

When the DAR reload function is enabled, the RDAR value is written to the destination address register (DAR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RDAR during the current DMA transfer. When the DAR reload function is disabled, RDAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or 16-byte address boundary respectively.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	1	-	-	-	1	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															

11.3.7 DMA Reload Transfer Count Registers (RDMATCR)

The DMA reload transfer count registers (RDMATCR) are 32-bit readable/writable registers.

When the SAR/DAR reload function is enabled, the RDMATCR value is written to the transfer count register (DMATCR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RDMATCR during the current DMA transfer. When the SAR/DAR reload function is disabled, RDMATCR is ignored.

The upper eight bits of RDMATCR are always read as 0, and the write value should always be 0.

As in DMATCR, the transfer count is 1 when the setting is H'00000001, 16,777,215 when H'00FFFFFF is set, and 16,777,216 (the maximum) when H'00000000 is set. To transfer data in 16 bytes, one 16-byte transfer (128 bits) counts one.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/M	R/M	B/W	R/M											

11.3.8 DMA Operation Register (DMAOR)

The DMA operation register (DMAOR) is a 16-bit readable/writable register that specifies the priority level of channels at the DMA transfer. This register also shows the DMA transfer status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	CMS	S[1:0]	-	-	PR	[1:0]	-	-	-	-	-	AE	NMIF	DME
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R	R	R	R/(W)*	R/(W)*	R/W

Note: * Only 0 can be written to clear the flag after 1 is read.

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	CMS[1:0]	00	R/W	Cycle Steal Mode Select
				These bits select either normal mode or intermittent mode in cycle steal mode.
				It is necessary that the bus modes of all channels be set to cycle steal mode to make the intermittent mode valid.
				00: Normal mode
				01: Setting prohibited
				10: Intermittent mode 16
				Executes one DMA transfer for every 16 cycles of B ϕ clock.
				11: Intermittent mode 64
				Executes one DMA transfer for every 64 cycles of B ϕ clock.
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9, 8	PR[1:0]	00	R/W	Priority Mode
				These bits select the priority level between channels when there are transfer requests for multiple channels simultaneously.
				00: Fixed mode 1: CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7 > CH8 > CH9 > CH10 > CH11 > CH12 > CH13 > CH14 > CH15
				01: Fixed mode 2: CH0 > CH8 > CH1 > CH9 > CH2 > CH10 > CH3 > CH11 > CH4 > CH12 > CH5 > CH13 > CH6 > CH14 > CH7 > CH15
				10: Setting prohibited
				11: Setting prohibited
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	AE	0	R/(W)*	Address Error Flag
				Indicates whether an address error has occurred by this module. When this bit is set, even if the DE bit in CHCR and the DME bit in DMAOR are set to 1, DMA transfer is not enabled. This bit can only be cleared by writing 0 after reading 1.
				0: No address error occurred by this module
				1: Address error occurred by this module
				[Clearing condition]
				Writing 0 after reading AE = 1

		Initial		
Bit	Bit Name	Value	R/W	Description
1	NMIF	0	R/(W)*	NMI Flag
				Indicates that an NMI interrupt occurred. When this bit is set, even if the DE bit in CHCR and the DME bit in DMAOR are set to 1, DMA transfer is not enabled. This bit can only be cleared by writing 0 after reading 1.
				When the NMI is input, the DMA transfer in progress can be done in one transfer unit. Even if the NMI interrupt is input while this module is not in operation, the NMIF bit is set to 1.
				0: No NMI interrupt
				1: NMI interrupt occurred
				[Clearing condition]
				Writing 0 after reading NMIF = 1
0	DME	0	R/W	DMA Master Enable
				Enables or disables DMA transfer on all channels. If the DME bit and DE bit in CHCR are set to 1, DMA transfer is enabled.
				However, transfer is enabled only when the TE bit in CHCR of the transfer corresponding channel, the NMIF bit in DMAOR, and the AE bit are all cleared to 0. Clearing the DME bit to 0 can terminate the DMA transfer on all channels.
				0: DMA transfer is disabled on all channels
				1: DMA transfer is enabled on all channels

Note: Only 0 can be written to clear the flag after 1 is read.

If the priority mode bits are modified after a DMA transfer, the channel priority is initialized. If fixed mode 2 is specified, the channel priority is specified as CH0 > CH8 > CH1 > CH9 > CH2 > CH10 > CH3 > CH11 > CH4 > CH12 > CH5 > CH13 > CH6 > DH14 > CH7 > CH15. If fixed mode 1 is specified, the channel priority is specified as CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7 > CH8 > CH9 > CH10 > CH11 > CH12 > CH13 > CH14 > CH15.

The internal operation of this module for an address error is as follows:

- No address error: Read (source to interior of this module) \rightarrow Write (interior of this module to destination)
- Address error in source address: Nop \rightarrow Nop
- Address error in destination address: Read \rightarrow Nop

Sep 18, 2015

11.3.9 DMA Extension Resource Selectors 0 to 7 (DMARS0 to DMARS7)

The DMA extension resource selectors (DMARS) are 16-bit readable/writable registers that specify the source of the DMA transfer request from peripheral modules in each channel. DMARS0 to DMARS7 are for channels 0 and 1, 2 and 3, 4 and 5, 6 and 7, 8 and 9, 10 and 11, 12 and 13, and 14 and 15, respectively. Table 11.3 shows the specifiable combinations.

DMARS can specify the following transfer request sources (The following modules can issue onchip peripheral module requests):

- Serial communication interface with FIFO: 10 sources
- I²C bus interface 3: eight sources
- A/D converter: one source
- Multi-function timer pulse unit 2: five sources
- Compare match timer: two sources
- USB 2.0 host/function module: two sources
- Controller area network: two sources
- Serial sound interface: six sources
- Sampling rate converter: six sources
- Renesas SPDIF interface: two sources
- CD-ROM decoder: one source
- SD host interface: two sources
- Renesas serial peripheral interface: six sources
- Clock synchronous serial I/O with FIFO: two sources

Two transfer request sources for the controller area network do not need to be specified by these registers, for they can be specified using the RS3 to RS0 bits in the DMA channel control register (CHCR).

• DMARS0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH1 M	IID[5:0]			CH1 F	RID[1:0]			CH0 N	/IID[5:0]			CH0 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• DMARS1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CH3 MID[5:0]						ID[1:0]			CH2 N	/IID[5:0]			CH2 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• DMARS2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH5 MID[5:0]						CH5 R	ID[1:0]			CH4 N	/IID[5:0]			CH4 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• DMARS3

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH7 N	IID[5:0]			CH7 R	ID[1:0]			CH6 N	/IID[5:0]			CH6 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• DMARS4

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CH9 MID[5:0]						RID[1:0]			CH8 N	/IID[5:0]			CH8 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W


• DMARS5

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH11 N	MID[5:0]			CH11 F	RID[1:0]			CH10 I	MID[5:0]			CH10 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W												

DMARS6

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CH13 MID[5:0]						RID[1:0]			CH12	MID[5:0]			CH12 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DMARS7



Transfer requests from the various modules specify MID and RID as shown in table 11.3.

Table 11.3 DMARS Settings

Peripheral Module	Setting Value for One Channel ({MID, RID})	MID	RID	Function
USB 2.0 host/function module	H'03	B'000000	B'11	Channel 0 FIFO
	H'07	B'000001	B'11	Channel 1 FIFO
Renesas SPDIF	H'09	B'000010	B'01	Transmit
interface	H'0A	B'000010	B'10	Receive
SD host interface	H'11	B'000100	B'01	SD_BUF write
	H'12		B'10	SD_BUF read
Clock synchronous	H'19	B'000110	B'01	Transmit
serial I/O with FIFO	H'1A		B'10	Receive
Serial sound interface	H'21	B'001000	B'01	Transmit
Channel 0	H'22		B'10	Receive
Serial sound interface	H'25	B'001001	B'01	Transmit
Channel 1	H'26		B'10	Receive
Serial sound interface Channel 2	H'2B	B'001010	B'11	_
Serial sound interface Channel 3	H'2F	B'001011	B'11	_

Peripheral Module	Setting Value for One Channel ({MID, RID})	MID	RID	Function
Sampling rate converter	H'41	B'010000	B'01	Input data FIFO empty
Channel 0	H'42		B'10	Output data FIFO full
Sampling rate converter	H'45	B'010001	B'01	Input data FIFO empty
Channel 1	H'46		B'10	Output data FIFO full
Sampling rate converter	H'49	B'010010	B'01	Input data FIFO empty
Channel 2	H'4A		B'10	Output data FIFO full
Renesas serial	H'51	B'010100	B'01	Transmit
peripheral interface Channel 0	H'52		B'10	Receive
Renesas serial peripheral interface	H'55	B'010101	B'01	Transmit
peripheral interface Channel 1	H'56		B'10	Receive
Renesas serial	H'59	B'010110	B'01	Transmit
peripheral interface Channel 2	H'5A		B'10	Receive
I ² C bus interface 3	H'61	B'011000	B'01	Transmit
Channel 0	H'62		B'10	Receive
I ² C bus interface 3	H'65	B'011001	B'01	Transmit
Channel 1	H'66		B'10	Receive
I ² C bus interface 3	H'69	B'011010	B'01	Transmit
Channel 2	H'6A		B'10	Receive
I ² C bus interface 3	H'6D	B'011011	B'01	Transmit
Channel 3	H'6E		B'10	Receive
CD-ROM decoder	H'73	B'011100	B'11	_
Serial communication	H'81	B'100000	B'01	Transmit
interface with FIFO Channel 0	H'82		B'10	Receive
Serial communication	H'85	B'100001	B'01	Transmit
nterface with FIFO Channel 1	H'86	-	B'10	Receive

Peripheral Module	Setting Value for One Channel ({MID, RID})	MID	RID	Function
Serial communication	H'89	B'100010	B'01	Transmit
interface with FIFO Channel 2	H'8A	_	B'10	Receive
Serial communication	H'8D	B'100011	B'01	Transmit
interface with FIFO Channel 3	H'8E		B'10	Receive
Serial communication	H'91	B'100100	B'01	Transmit
interface with FIFO Channel 4	H'92		B'10	Receive
A/D converter	H'B3	B'101100	B'11	_
Multi-function timer pulse unit 2 Channel 0	H'E3	B'111000	B'11	_
Multi-function timer pulse unit 2 Channel 1	H'E7	B'111001	B'11	_
Multi-function timer pulse unit 2 Channel 2	H'EB	B'111010	B'11	_
Multi-function timer pulse unit 2 Channel 3	H'EF	B'111011	B'11	_
Multi-function timer pulse unit 2 Channel 4	H'F3	B'111100	B'11	_
Compare match timer Channel 0	H'FB	B'111110	B'11	_
Compare match timer Channel 1	H'FF	B'111111	B'11	_

When MID or RID other than the values listed in table 11.3 is set, the operation of this LSI is not guaranteed. The transfer request from DMARS is valid only when the resource select bits (RS3 to RS0) in CHCR0 to CHCR15 have been set to B'1000. Otherwise, even if DMARS has been set, the transfer request source is not accepted.

11.4 Operation

When there is a DMA transfer request, this module starts the transfer according to the predetermined channel priority order; when the transfer end conditions are satisfied, it ends the transfer. Transfers can be requested in three modes: auto request, external request*, and on-chip peripheral module request. In bus mode, the burst mode or the cycle steal mode can be selected.

Note: * In the SH726A, external requests cannot be used.

11.4.1 Transfer Flow

After the DMA source address registers (SAR), DMA destination address registers (DAR), DMA transfer count registers (DMATCR), DMA channel control registers (CHCR), DMA operation register (DMAOR), three reload registers (RSAR, RDAR, RDMATCR) and DMA extension resource selector (DMARS) are set for the target transfer conditions, this module transfers data according to the following procedure:

- 1. Checks to see if transfer is enabled (DE = 1, DME = 1, TEMASK = 0 or 1 (TE = 0 when TEMASK = 0), AE = 0, NMIF = 0).
- 2. When a transfer request comes and transfer is enabled, this module transfers one transfer unit of data (depending on the settings of the TS1 and TS0 bits). For an auto request, the transfer begins automatically when the DE bit and DME bit are set to 1. The DMATCR value will be decremented by 1 for each transfer. The actual transfer flows vary by address mode and bus mode.
- 3. When half of the specified transfer count is exceeded (when DMATCR reaches half of the initial value), an HEI interrupt is sent to the CPU if the HIE bit in CHCR is set to 1.
- 4. When transfer has been completed for the specified count (when DMATCR reaches 0) while the TEMASK bit is 0, the transfer ends normally. If the IE bit in CHCR is set to 1 at this time, a DEI interrupt is sent to the CPU. When DMATCR reaches 0 while the TEMASK bit is 1, the TE bit is set to 1 and then the values set in RSAR, RDAR and RDMATCR are reloaded in SAR, DAR and DMATCR, respectively to continue transfer operation until the DMA transfer request is cancelled.
- 5. When an address error in this module or an NMI interrupt is generated, the transfer is terminated. Transfers are also terminated when the DE bit in CHCR or the DME bit in DMAOR is cleared to 0.

Figure 11.2 is a flowchart of this procedure.




Figure 11.2 DMA Transfer Flowchart

11.4.2 DMA Transfer Requests

DMA transfer requests are basically generated in either the data transfer source or destination, but they can also be generated in external devices and on-chip peripheral modules that are neither the transfer source nor destination.

Transfers can be requested in three modes: auto request, external request*, and on-chip peripheral module request. The request mode is selected by the RS[3:0] bits in CHCR_0 to CHCR_15 and DMARS0 to DMARS7.

(1) Auto-Request Mode

When there is no transfer request signal from an external source, as in a memory-to-memory transfer or a transfer between memory and an on-chip peripheral module unable to request a transfer, the auto-request mode allows this module to automatically generate a transfer request signal internally. When the DE bits in CHCR_0 to CHCR_15 and the DME bit in DMAOR are set to 1, the transfer begins so long as the TE bits in CHCR_0 to CHCR_15, and the AE and NMIF bits in DMAOR are 0.

(2) External Request Mode*

In this mode a transfer is performed at the request signal (DREQ0) of an external device. Choose one of the modes shown in table 11.4 according to the application system. When the DMA transfer is enabled (DE = 1, DME = 1, TEMASK = 0 or 1 (TE = 0 when TEMASK = 0), AE = 0, NMIF = 0 for level detection; DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0 for edge detection), DMA transfer is performed upon a request at the DREQ input.

Table 11.4 Selecting External Request Modes with the RS Bits

RS[3]	RS[2]	RS[1]	RS[0]	Address Mode	Transfer Source	Transfer Destination
0	0	0	0	Dual address mode	Any	Any
0	0	1	0	Single address mode	External memory, memory-mapped external device	External device with DACK
			1	_	External device with DACK	External memory, memory-mapped external device

01100

Choose to detect DREQ by either the edge or level of the signal input with the DL and DS bits in CHCR_0 as shown in table 11.5. The source of the transfer request does not have to be the data transfer source or destination. When DREQ is detected by a rising/falling edge and DMA transfer is performed in burst mode, the transfer continues until DMATCR reaches 0 by one DMA transfer request. In cycle steal mode, one DMA transfer is performed by one request.

Table 11.5 Selecting External Request Detection with DL and DS Bits

CHCR				
DL Bit	DS Bit	Detection of External Request		
0	0	Low-level detection		
	1	Falling-edge detection		
1	0	High-level detection		
	1	Rising-edge detection		

When DREQ is accepted, the DREQ pin enters the request accept disabled state (non-sensitive period). After issuing acknowledge DACK signal for the accepted DREQ, the DREQ pin again enters the request accept enabled state.

When DREQ is used by level detection, there are following two cases by the timing to detect the next DREQ after outputting DACK.

- Overrun 0: Transfer is terminated after the same number of transfer has been performed as requests.
- Overrun 1: Transfer is terminated after transfers have been performed for (the number of requests plus 1) times.

The DO bit in CHCR selects this overrun 0 or overrun 1.

Table 11.6 Selecting External Request Detection with DO Bit

CHCR

DO Bit	External Request
0	Overrun 0
1	Overrun 1

Note: * In the SH726A, external requests cannot be used.

(3) On-Chip Peripheral Module Request

In this mode, the transfer is performed in response to the DMA transfer request signal from an onchip peripheral module.

Table 11.7 lists the DMA transfer request signals sent from on-chip peripheral modules to this module.

If DMA transfer is enabled (DE = 1, DME = 1, TEMASK = 0 or 1 (TE = 0 when TEMASK = 0), AE = 0, and NMIF = 0) in on-chip peripheral module request mode, DMA transfer is started by a transfer request signal.

In on-chip peripheral module request mode, there are cases where transfer source or destination is fixed. For details, see table 11.7.

Table 11.7 Selecting On-Chip Peripheral Module Request Modes with RS3 to RS0 Bits

CHCR DMARS		DMA Transfer	DMA Transfer Request	Transfer Transfer		Bus	
RS[3:0]	MID	RID	Request Source	Signal	Source	Destination	Mode
1001	Any	Any	Controller area network Channel 0	RM0 (reception end)	MB0	Any	Cycle steal
1010	Any	Any	Controller area network Channel 1	RM0 (reception end)	MB0	Any	•
1000	000000	11	USB 2.0 host/function	USB_DMA0 (receive FIFO in channel 0 full)	D0FIFO	Any	•
			module	USB_DMA0 (transmit FIFO in channel 0 empty)	Any	D0FIFO	•
	000001	11	-	USB_DMA1 (receive FIFO in channel 1 full)	D1FIFO	Any	•
				USB_DMA1 (transmit FIFO in channel 1 empty)	Any	D1FIFO	

CHCR	CHCR DMARS		DMA Transfer							
RS[3:0]	MID	RID	Request Source	DMA Transfer Request Signal	Transfer Source	Transfer Destination	Bus Mode			
1000	000010	01	Renesas SPDIF interface	SPDIFTXI (DMA transfer from transmission module)	Any	TDAD	Cycle steal			
		10		SPDIFRXI (DMA transfer to reception module)	RDAD	Any				
	000100	01	SD host interface	SD_BUF write	Any	Data register	•			
		10		SD_BUF read	Data register	Any				
	000110	01	Clock	TXI transmit data transfer)	Any	SITDR	-			
_					10	synchronous serial I/O with FIFO	RXI (receive data transfer)	SIRDR	Any	•
	001000	01	Serial sound	SSITXI0 (transmit data empty)	Any	SSIFTDR_0	-			
		10	interface Channel 0	SSIRXI0 (receive data full)	SSIFRDR_0	Any	•			
	001001	01	Serial sound	SSITXI1 (transmit data empty)	Any	SSIFTDR_1				
			10	interface Channel 1	SSIRXI1 (receive data full)	SSIFRDR_1	Any	<u>.</u>		
	001010	11	Serial sound	SSIRTI2 (transmit data empty)	Any	SSIFTDR_2				
			interface Channel 2	SSIRTI2 (receive data full)	SSIFRDR_2	Any				
	001011	11	Serial sound	SSIRTI3 (transmit data empty)	Any	SSIFTDR_3				
			interface Channel 3	SSIRTI3 (receive data full)	SSIFRDR_3	Any				
	010000	01	Sampling rate	IDEI0 (input data empty)	Any	SRCIDR_0				
		10	converter Channel 0	ODFI0 (output data full)	SRCODR_0	Any				

CHCR	DMARS		DMA Transfer	DMA Transfer Request	Transfer	Transfer	Bus
RS[3:0]	MID	RID	Request Source	Signal	Source	Destination	Mode
1000	010001	01	Sampling rate converter	IDEI1 (input data empty)	Any	SRCIDR_1	Cycle steal
		10	Channel 1	ODFI1 (output data full)	SRCODR_1	Any	-
	010010	01	Sampling rate	IDEI2 (input data empty)	Any	SRCIDR_2	='
		10	converter Channel 2	ODFI2 (output data full)	SRCODR_2	Any	•
	010100	01	Renesas serial	SPTI0 (transmit buffer empty)	Any	SPDR_0	='
		10	peripheral interface Channel 0	SPRI0 (receive buffer full)	SPDR_0	Any	•
	010101	01	Renesas serial	SPTI1 (transmit buffer empty)	Any	SPDR_1	-
		10	peripheral interface Channel 1	SPRI1 (receive buffer full)	SPDR_1	Any	•
	010110	010110 01	Renesas serial	SPTI2 (transmit buffer empty)	Any	SPDR_2	-
			peripheral interface Channel 2	SPRI2 (receive buffer full)	SPDR_2	Any	•
	011000	01		TXI0 (transmit data empty)	Any	ICDRT_0	='
		10	Channel 0	RXI0 (receive data full)	ICDRR_0	Any	='
	011001	01	I ² C bus interface 3	TXI1 (transmit data empty)	Any	ICDRT_1	='
		10	Channel 1	RXI1 (receive data full)	ICDRR_1	Any	='
	011010	01	I ² C bus interface 3	TXI2 (transmit data empty)	Any	ICDRT_2	=°
		10	Channel 2	RXI2 (receive data full)	ICDRR_2	Any	=°
	011011	01		TXI3 (transmit data empty)	Any	ICDRT_3	='
		10	Channel 3	RXI3 (receive data full)	ICDRR_3	Any	-
	011100	11	CD-ROM decoder	IREADY (decode end)	STRMDOUT	Any	_

CHCR	DMA	RS	DMA Transfer	DMA Transfer Request	Transfer	Transfer	Bus	
RS[3:0]	3:0] MID RID		Request Source	Signal	Source	Destination	Mode	
1000	100000	01	Serial communication	TXI0 (transmit FIFO data empty)	Any	SCFTDR_0	Cycle steal	
		10	interface with FIFO Channel 0	RXI0 (receive FIFO data full)	SCFRDR_0	Any		
	100001	01	communication	TXI1 (transmit FIFO data empty)	Any	SCFTDR_1	•	
		10	interface with FIFO Channel 1	RXI1 (receive FIFO data full)	SCFRDR_1	Any	•	
	100010	01	communication e	TXI2 (transmit FIFO data empty)	Any	SCFTDR_2	•	
		10	First	RXI2 (receive FIFO data full)	SCFRDR_2	Any		
	100011	01	Serial communication	TXI3 (transmit FIFO data empty)	Any	SCFTDR_3		
		1	10	interface with FIFO Channel 3	RXI3 (receive FIFO data full)	SCFRDR_3	Any	•
	100100	100100 01	01	Serial communication	TXI4 (transmit FIFO data empty)	Any	SCFTDR_4	•
			10	interface with FIFO Channel 4	RXI4 (receive FIFO data full)	SCFRDR_4	Any	•
	111000	11	Multi-function timer pulse unit 2 Channel 0	TGI0A (input capture or compare match)	Any	Any		
	111001	11	Multi-function timer pulse unit 2 Channel 1	TGI1A (input capture or compare match)	Any	Any		
	111010	11	Multi-function timer pulse unit 2 Channel 2	TGI2A (input capture or compare match)	Any	Any	-	
	111011	11	Multi-function timer pulse unit 2 Channel 3	TGI3A (input capture or compare match)	Any	Any	•	

CHCR	DMAI	RS	DMA Transfer	DMA Transfer Request	Transfer	Transfer	Bus
RS[3:0]	MID	RID	Request Source	Signal	Source	Destination	Mode
1000	111100	11	Multi-function timer pulse unit 2 Channel 4	TGI4A (input capture or compare match)	Any	Any	Cycle steal or burst
	111110	11	Compare match timer Channel 0	CMI0 (compare match)	Any	Any	•
	111111	11	Compare match timer Channel 1	CMI1 (compare match)	Any	Any	•

11.4.3 Channel Priority

When this module receives simultaneous transfer requests on two or more channels, it selects a channel according to a predetermined priority order. Two modes (fixed mode 1 and fixed mode 2) are selected.

In these mode, the priority levels among the channels are as follows:

Fixed mode 1: CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7 > CH8 > CH9 >

CH10 > CH11 > CH12 > CH13 > CH14 > CH15

Fixed mode 2: CH0 > CH8 > CH1 > CH9 > CH2 > CH10 > CH3 > CH11> CH4 >

CH12 > CH5 > CH13 > CH6 > CH14 > CH7 > CH15

These are selected by the PR1 and PR0 bits in the DMA operation register (DMAOR).

11.4.4 DMA Transfer Types

DMA transfer has two types; single address mode transfer and dual address mode transfer. They depend on the number of bus cycles of access to the transfer source and destination. A data transfer timing depends on the bus mode, which is the cycle steal mode or burst mode. This module supports the transfers shown in table 11.8.

Table 11.8 Supported DMA Transfers

	Transfer Destination							
Transfer Source	External Device with DACK	External Memory	Memory- Mapped External Device	On-Chip Peripheral Module	On-Chip Memory			
External device with DACK	Not available	Dual, single	Dual, single	Not available	Not available			
External memory	Dual, single	Dual	Dual	Dual	Dual			
Memory-mapped external device	Dual, single	Dual	Dual	Dual	Dual			
On-chip peripheral module	Not available	Dual	Dual	Dual	Dual			
On-chip memory	Not available	Dual	Dual	Dual	Dual			

Notes: 1. Dual: Dual address mode

- 2. Single: Single address mode
- 3. 16-byte transfer is available only for on-chip peripheral modules that support longword access.
- 4. External devices with DACK can be supported only by the SH726B.

(1) Address Modes

(a) Dual Address Mode

In dual address mode, both the transfer source and destination are accessed (selected) by an address. The transfer source and destination can be located externally or internally. DMA transfer requires two bus cycles because data is read from the transfer source in a data read cycle and written to the transfer destination in a data write cycle. At this time, transfer data is temporarily stored in this module. In the transfer between external memories as shown in figure 11.3, data is read to this module from one external memory in a data read cycle, and then that data is written to the other external memory in a data write cycle.




Figure 11.3 Data Flow of Dual Address Mode

Auto request, external request*, and on-chip peripheral module request are available for the transfer request. DACK can be output in read cycle or write cycle in dual address mode. The AM bit in the channel control register (CHCR) can specify whether the DACK is output in read cycle or write cycle.

Figure 11.4 shows an example of DMA transfer timing in dual address mode.

Note: * External requests cannot be used in the SH726A.




Figure 11.4 Example of DMA Transfer Timing in Dual Mode (Transfer Source: Normal Memory, Transfer Destination: Normal Memory)

(b) Single Address Mode*

In single address mode, both the transfer source and destination are external devices, either of them is accessed (selected) by the DACK signal, and the other device is accessed by an address. In this mode, this module performs one DMA transfer in one bus cycle, accessing one of the external devices by outputting the DACK transfer request acknowledge signal to it, and at the same time outputting an address to the other device involved in the transfer. For example, in the case of transfer between external memory and an external device with DACK shown in figure 11.5, when the external device outputs data to the data bus, that data is written to the external memory in the same bus cycle.




Figure 11.5 Data Flow in Single Address Mode

Two kinds of transfer are possible in single address mode: (1) transfer between an external device with DACK and a memory-mapped external device, and (2) transfer between an external device with DACK and external memory. In both cases, only the external request signal (DREQ) is used for transfer requests.

Figure 11.6 shows an example of DMA transfer timing in single address mode.

Note: * In the SH726A, DACK is unavailable, thus single address mode cannot be used.




Figure 11.6 Example of DMA Transfer Timing in Single Address Mode

(2) Bus Modes

There are two bus modes; cycle steal and burst. Select the mode by the TB bits in the channel control registers (CHCR).

(a) Cycle Steal Mode

Normal mode

In normal mode of cycle steal, the bus mastership is given to another bus master after a one-transfer-unit (byte, word, longword, or 16-byte unit) DMA transfer. When another transfer request occurs, the bus mastership is obtained from another bus master and a transfer is performed for one transfer unit. When that transfer ends, the bus mastership is passed to another bus master. This is repeated until the transfer end conditions are satisfied.

The cycle-steal normal mode can be used for any transfer section; transfer request source, transfer source, and transfer destination.

Figure 11.7 shows an example of DMA transfer timing in cycle-steal normal mode. Transfer conditions shown in the figure are;

- Dual address mode
- DREQ low level detection




Figure 11.7 DMA Transfer Example in Cycle-Steal Normal Mode (Dual Address, DREQ Low Level Detection)

Intermittent Mode 16 and Intermittent Mode 64

In intermittent mode of cycle steal, this module returns the bus mastership to other bus master whenever a unit of transfer (byte, word, longword, or 16 bytes) is completed. If the next transfer request occurs after that, this module obtains the bus mastership from other bus master after waiting for 16 or 64 cycles of $B\phi$ clock. This module then transfers data of one unit and returns the bus mastership to other bus master. These operations are repeated until the transfer end condition is satisfied. It is thus possible to make lower the ratio of bus occupation by DMA transfer than the normal mode of cycle steal.

When this module obtains again the bus mastership, DMA transfer may be postponed in case of entry updating due to cache miss.

The cycle-steal intermittent mode can be used for any transfer section; transfer request source, transfer source, and transfer destination. The bus modes, however, must be cycle steal mode in all channels.

Figure 11.8 shows an example of DMA transfer timing in cycle-steal intermittent mode. Transfer conditions shown in the figure are;

- Dual address mode
- DREO low level detection




Figure 11.8 Example of DMA Transfer in Cycle-Steal Intermittent Mode (Dual Address, DREQ Low Level Detection)

(b) Burst Mode

In burst mode, once this module obtains the bus mastership, it does not release the bus mastership and continues to perform transfer until the transfer end condition is satisfied. In external request mode with low-level detection of the DREQ pin, however, when the DREQ pin is driven high, the bus mastership is passed to another bus master after the DMA transfer request that has already been accepted ends, even if the transfer end conditions have not been satisfied.

Figure 11.9 shows DMA transfer timing in burst mode.




Figure 11.9 DMA Transfer Example in Burst Mode (Dual Address, DREQ Low Level Detection)

(3) Relationship between Request Modes and Bus Modes by DMA Transfer Category

Table 11.9 shows the relationship between request modes and bus modes by DMA transfer category.

Table 11.9 Relationship of Request Modes and Bus Modes by DMA Transfer Category

Address Mode	Transfer Category	Request Mode	Bus Mode	Transfer Size (Bits)	Usable Channels
Dual	External device with DACK and external memory	External	B/C	8/16/32/128	0
	External device with DACK and memory- mapped external device	External	B/C	8/16/32/128	0
	External memory and external memory	All* ⁴	B/C	8/16/32/128	0 to 15*3
	External memory and memory-mapped external device	All* ⁴	B/C	8/16/32/128	0 to 15*3
	Memory-mapped external device and memory-mapped external device	All* ⁴	B/C	8/16/32/128	0 to 15*3
	External memory and on-chip peripheral module	All*1	B/C*5	8/16/32/128*2	0 to 15*3
	Memory-mapped external device and on-chip peripheral module	All*1	B/C*5	8/16/32/128*2	0 to 15*3
	On-chip peripheral module and on-chip peripheral module	All*1	B/C*5	8/16/32/128*2	0 to 15*3
	On-chip memory and on-chip memory	All* ⁴	B/C	8/16/32/128	0 to 15*3
	On-chip memory and memory-mapped external device	All* ⁴	B/C	8/16/32/128	0 to 15*3
	On-chip memory and on-chip peripheral module	All* ¹	B/C*5	8/16/32/128*2	0 to 15*3
	On-chip memory and external memory	All* ⁴	B/C	8/16/32/128	0 to 15*3
Single	External device with DACK and external memory	External	B/C	8/16/32/128	0
	External device with DACK and memory- mapped external device	External	B/C	8/16/32/128	0

[Legend]

B: Burst

C: Cvcle steal

Notes: 1. External requests, auto requests, and on-chip peripheral module requests are all available. However, in the case of internal module request, along with the exception of the multi-function timer pulse unit 2 and the compare match timer as the transfer request source, the requesting module must be designated as the transfer source or the transfer destination. In the SH726A, external requests cannot be used.

- Access size permitted for the on-chip peripheral module register functioning as the transfer source or transfer destination.
- 3. If the transfer request is an external request, channel 0 is only available.
- 4. External requests, auto requests, and on-chip peripheral module requests are all available. In the case of on-chip peripheral module requests, however, the compare match timer and the multi-function timer pulse unit 2 are only available. In the SH726A, external requests cannot be used.
- 5. In the case of on-chip peripheral module request, only cycle steal except for the CD-ROM decoder, the multi-function timer pulse unit 2, and the compare match timer as the transfer request source.

(4) Bus Mode and Channel Priority

In priority fixed mode (CH0 > CH1), when channel 1 is transferring data in burst mode and a request arrives for transfer on channel 0, which has higher-priority, the data transfer on channel 0 will begin immediately. In this case, if the transfer on channel 0 is also in burst mode, the transfer on channel 1 will only resume on completion of the transfer on channel 0.

When channel 0 is in cycle steal mode, one transfer-unit of data on this channel, which has the higher priority, is transferred. Data is then transferred continuously to channel 1 without releasing the bus. The bus mastership will then switch between the two in this order: channel 0, channel 1, channel 0, channel 1, etc. That is, the CPU cycle after the data transfer in cycle steal mode is replaced with a burst-mode transfer cycle (priority execution of burst-mode cycle). An example of this is shown in figure 11.10.

When multiple channels are in burst mode, data transfer on the channel that has the highest priority is given precedence. When DMA transfer is being performed on multiple channels, the bus mastership is not released to another bus-master device until all of the competing burst-mode transfers have been completed.




Figure 11.10 Bus State when Multiple Channels are Operating

11.4.5 Number of Bus Cycles and DREQ Pin Sampling Timing

(1) Number of Bus Cycles

When this module is the bus master, the number of bus cycles is controlled by the bus state controller in the same way as when the CPU is the bus master. For details, see section 10, Bus State Controller.

(2) DREQ Pin Sampling Timing

Figures 11.11 to 11.14 show the DREO input sampling timings in each bus mode.




Figure 11.11 Example of DREQ Input Detection in Cycle Steal Mode Edge Detection




Figure 11.12 Example of DREQ Input Detection in Cycle Steal Mode Level Detection




Figure 11.13 Example of DREQ Input Detection in Burst Mode Edge Detection




Figure 11.14 Example of DREQ Input Detection in Burst Mode Level Detection

Figure 11.15 shows the TEND output timing.




Figure 11.15 Example of DMA Transfer End Signal Timing (Cycle Steal Mode Level Detection)

The unit of the DMA transfer is divided into multiple bus cycles when 16-byte transfer is performed for an 8-bit or 16-bit external device or when word transfer is performed for an 8-bit external device. When a setting is made so that the DMA transfer size is divided into multiple bus cycles and the $\overline{\text{CS}}$ signal is negated between bus cycles, note that DACK and TEND are divided like the $\overline{\text{CS}}$ signal for data alignment as shown in figure 11.16. Figures 11.11 to 11.15 show the cases where DACK and TEND are not divided in the DMA transfer.




Figure 11.16 Bus State Controller Normal Memory Access (No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)

11.5 Usage Notes

11.5.1 Timing of DACK and TEND Outputs

The DACK output is asserted with the same timing as the corresponding CS signal.

The TEND output does not depend on the type of memory and is always asserted with the same timing as the corresponding CS signal.

Section 12 Multi-Function Timer Pulse Unit 2

This LSI has an on-chip multi-function timer pulse unit 2 that comprises five 16-bit timer channels.

12.1 **Features**

- Maximum 16 pulse input/output lines
- Selection of eight counter input clocks for each channel
- The following operations can be set:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare match and input capture is possible
 - Register simultaneous input/output is possible by synchronous counter operation
 - A maximum 12-phase PWM output is possible in combination with synchronous operation
- Buffer operation settable for channels 0, 3, and 4
- Phase counting mode settable independently for each of channels 1 and 2
- Cascade connection operation
- Fast access via internal 16-bit bus
- 25 interrupt sources
- Automatic transfer of register data
- A/D converter start trigger can be generated
- Module standby mode can be settable
- A total of six-phase waveform output, which includes complementary PWM output, and positive and negative phases of reset PWM output by interlocking operation of channels 3 and 4, is possible.
- AC synchronous motor (brushless DC motor) drive mode using complementary PWM output and reset PWM output is settable by interlocking operation of channels 0, 3, and 4, and the selection of two types of waveform outputs (chopping and level) is possible.
- In complementary PWM mode, interrupts at the crest and trough of the counter value and A/D converter start triggers can be skipped.

Table 12.1 Functions of Multi-Function Timer Pulse Unit 2

Item		Channel 0	Channel 1	Channel 2	Channel 3	Channel 4
Count clos	ck	Pφ/1 Pφ/4 Pφ/16 Pφ/64 TCLKA TCLKB TCLKC	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/256 TCLKA TCLKB	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/1024 TCLKA TCLKB TCLKC	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/256 Pφ/1024 TCLKA TCLKB	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/256 Pφ/1024 TCLKA TCLKB
General re	egisters	TGRA_0 TGRB_0 TGRE_0	TGRA_1 TGRB_1	TGRA_2 TGRB_2	TGRA_3 TGRB_3	TGRA_4 TGRB_4
General regi	_	TGRC_0 TGRD_0 TGRF_0			TGRC_3 TGRD_3	TGRC_4 TGRD_4
I/O pins		TIOCOA TIOCOB TIOCOC TIOCOD	TIOC1A TIOC1B	TIOC2A TIOC2B	TIOC3A TIOC3B TIOC3C TIOC3D	TIOC4A TIOC4B TIOC4C TIOC4D
Counter of function	lear	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	√	√	√	√	√
match output	1 output	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
output	Toggle output	√	√	\checkmark	√	√
Input capt function	ure	√	√	√	√	V
Synchrono operation	ous	√	V	√	V	V
PWM mode 1		V	V	V	V	√
PWM mod	de 2	√	√	√	_	_
Compleme PWM mod	-	_	_	_	V	V
Reset PW	'M mode	_	_	_	√	√
AC synchi motor driv		√	_	_	√	V

Item	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4
Phase counting mode	5		V	_	_
Buffer operation	V	_	_	$\sqrt{}$	√
Activation of direct memory access controller	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture and TCNT overflow or underflow
A/D converter start trigger	TGRA_0 compare match or input capture TGRE_0 compare match	TGRA_1 compare match or input capture	TGRA_2 compare match or input capture	TGRA_3 compare match or input capture	TGRA_4 compare match or input capture TCNT_4 underflow (trough) in complementary PWM mode
Interrupt sources	7 sources	4 sources	4 sources	5 sources	5 sources
	 Compare match or input capture 0A Compare match or input capture 0B Compare match or input capture 0C Compare match or input capture 0C Compare match or input capture 0D Compare match 0E Compare 	 Compare match or input capture 1A Compare match or input capture 1B Overflow Underflow 	 Compare match or input capture 2A Compare match or input capture 2B Overflow Underflow 	 Compare match or input capture 3A Compare match or input capture 3B Compare match or input capture 3C Compare match or input capture 3C Overflow 	 Compare match or input capture 4A Compare match or input capture 4B Compare match or input capture 4C Compare match or input capture 4C Compare match or input capture 4D Overflow or underflow
	match 0F Overflow				

Item	Channel 0	Channel 1	Channel 2	Ch	nannel 3	Ch	annel 4
A/D converter start request delaying function	_	_	_			•	A/D converter start request at a match between TADCORA_4 and TCNT_4 A/D converter start request at a match between TADCORB_4 and TCNT_4
Interrupt skipping function	_	_	_	•	Skips TGRA_3 compare match interrupts	•	Skips TCIV_4 interrupts

√- Available

—: Not available

Figure 12.1 shows a block diagram.




Figure 12.1 Block Diagram

12.2 Input/Output Pins

Table 12.2 shows the pin configuration.

Table 12.2 Pin Configuration

Channel	Pin Name	· I/O	Function
Common	TCLKA	Input	External clock A input pin (Channel 1 phase counting mode A phase input)
	TCLKB	Input	External clock B input pin (Channel 1 phase counting mode B phase input)
	TCLKC	Input	External clock C input pin (Channel 2 phase counting mode A phase input)
	TCLKD	Input	External clock D input pin (Channel 2 phase counting mode B phase input)
0	TIOC0A	I/O	TGRA_0 input capture input/output compare output/PWM output pin
	TIOC0B	I/O	TGRB_0 input capture input/output compare output/PWM output pin
	TIOC0C	I/O	TGRC_0 input capture input/output compare output/PWM output pin
	TIOC0D	I/O	TGRD_0 input capture input/output compare output/PWM output pin
1	TIOC1A	I/O	TGRA_1 input capture input/output compare output/PWM output pin
	TIOC1B	I/O	TGRB_1 input capture input/output compare output/PWM output pin
2	TIOC2A	I/O	TGRA_2 input capture input/output compare output/PWM output pin
	TIOC2B	I/O	TGRB_2 input capture input/output compare output/PWM output pin
3	TIOC3A	I/O	TGRA_3 input capture input/output compare output/PWM output pin
	TIOC3B	I/O	TGRB_3 input capture input/output compare output/PWM output pin
	TIOC3C	I/O	TGRC_3 input capture input/output compare output/PWM output pin
	TIOC3D	I/O	TGRD_3 input capture input/output compare output/PWM output pin
4	TIOC4A	I/O	TGRA_4 input capture input/output compare output/PWM output pin
	TIOC4B	I/O	TGRB_4 input capture input/output compare output/PWM output pin
	TIOC4C	I/O	TGRC_4 input capture input/output compare output/PWM output pin
	TIOC4D	I/O	TGRD_4 input capture input/output compare output/PWM output pin

Note: For the pin configuration in complementary PWM mode, see table 12.54 in section 12.4.8, Complementary PWM Mode.

12.3 Register Descriptions

Table 12.3 shows the register configuration. To distinguish registers in each channel, an underscore and the channel number are added as a suffix to the register name; TCR for channel 0 is expressed as TCR_0.

Table 12.3 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial value	Address	Access Size
0	Timer control register_0	TCR_0	R/W	H'00	H'FFFE4300	8
	Timer mode register_0	TMDR_0	R/W	H'00	H'FFFE4301	8
	Timer I/O control register H_0	TIORH_0	R/W	H'00	H'FFFE4302	8
	Timer I/O control register L_0	TIORL_0	R/W	H'00	H'FFFE4303	8
	Timer interrupt enable register_0	TIER_0	R/W	H'00	H'FFFE4304	8
	Timer status register_0	TSR_0	R/W	H'C0	H'FFFE4305	8
	Timer counter_0	TCNT_0	R/W	H'0000	H'FFFE4306	16
	Timer general register A_0	TGRA_0	R/W	H'FFFF	H'FFFE4308	16
	Timer general register B_0	TGRB_0	R/W	H'FFFF	H'FFFE430A	16
	Timer general register C_0	TGRC_0	R/W	H'FFFF	H'FFFE430C	16
	Timer general register D_0	TGRD_0	R/W	H'FFFF	H'FFFE430E	16
	Timer general register E_0	TGRE_0	R/W	H'FFFF	H'FFFE4320	16
	Timer general register F_0	TGRF_0	R/W	H'FFFF	H'FFFE4322	16
	Timer interrupt enable register 2_0	TIER2_0	R/W	H'00	H'FFFE4324	8
	Timer status register 2_0	TSR2_0	R/W	H'C0	H'FFFE4325	8
	Timer buffer operation transfer mode register_0	TBTM_0	R/W	H'00	H'FFFE4326	8
1	Timer control register_1	TCR_1	R/W	H'00	H'FFFE4380	8
	Timer mode register_1	TMDR_1	R/W	H'00	H'FFFE4381	8
	Timer I/O control register_1	TIOR_1	R/W	H'00	H'FFFE4382	8
	Timer interrupt enable register_1	TIER_1	R/W	H'00	H'FFFE4384	8
	Timer status register_1	TSR_1	R/W	H'C0	H'FFFE4385	8

Channel	Register Name	Abbreviation	R/W	Initial value	Address	Access Size
1	Timer counter_1	TCNT_1	R/W	H'0000	H'FFFE4386	16
	Timer general register A_1	TGRA_1	R/W	H'FFFF	H'FFFE4388	16
	Timer general register B_1	TGRB_1	R/W	H'FFFF	H'FFFE438A	16
	Timer input capture control register	TICCR	R/W	H'00	H'FFFE4390	8
2	Timer control register_2	TCR_2	R/W	H'00	H'FFFE4000	8
	Timer mode register_2	TMDR_2	R/W	H'00	H'FFFE4001	8
	Timer I/O control register_2	TIOR_2	R/W	H'00	H'FFFE4002	8
	Timer interrupt enable register_2	TIER_2	R/W	H'00	H'FFFE4004	8
	Timer status register_2	TSR_2	R/W	H'C0	H'FFFE4005	8
	Timer counter_2	TCNT_2	R/W	H'0000	H'FFFE4006	16
	Timer general register A_2	TGRA_2	R/W	H'FFFF	H'FFFE4008	16
	Timer general register B_2	TGRB_2	R/W	H'FFFF	H'FFFE400A	16
3	Timer control register_3	TCR_3	R/W	H'00	H'FFFE4200	8
	Timer mode register_3	TMDR_3	R/W	H'00	H'FFFE4202	8
	Timer I/O control register H_3	TIORH_3	R/W	H'00	H'FFFE4204	8
	Timer I/O control register L_3	TIORL_3	R/W	H'00	H'FFFE4205	8
	Timer interrupt enable register_3	TIER_3	R/W	H'00	H'FFFE4208	8
	Timer status register_3	TSR_3	R/W	H'C0	H'FFFE422C	8
	Timer counter_3	TCNT_3	R/W	H'0000	H'FFFE4210	16
	Timer general register A_3	TGRA_3	R/W	H'FFFF	H'FFFE4218	16
	Timer general register B_3	TGRB_3	R/W	H'FFFF	H'FFFE421A	16
	Timer general register C_3	TGRC_3	R/W	H'FFFF	H'FFFE4224	16
	Timer general register D_3	TGRD_3	R/W	H'FFFF	H'FFFE4226	16
	Timer buffer operation transfer mode register_3	TBTM_3	R/W	H'00	H'FFFE4238	8
4	Timer control register_4	TCR_4	R/W	H'00	H'FFFE4201	8
	Timer mode register_4	TMDR_4	R/W	H'00	H'FFFE4203	8
	Timer I/O control register H_4	TIORH_4	R/W	H'00	H'FFFE4206	8
	Timer I/O control register L_4	TIORL_4	R/W	H'00	H'FFFE4207	8


Channel	Register Name	Abbreviation	R/W	Initial value	Address	Access Size
4	Timer interrupt enable register_4	TIER_4	R/W	H'00	H'FFFE4209	8
	Timer status register_4	TSR_4	R/W	H'C0	H'FFFE422D	8
	Timer counter_4	TCNT_4	R/W	H'0000	H'FFFE4212	16
	Timer general register A_4	TGRA_4	R/W	H'FFFF	H'FFFE421C	16
	Timer general register B_4	TGRB_4	R/W	H'FFFF	H'FFFE421E	16
	Timer general register C_4	TGRC_4	R/W	H'FFFF	H'FFFE4228	16
	Timer general register D_4	TGRD_4	R/W	H'FFFF	H'FFFE422A	16
	Timer buffer operation transfer mode register_4	TBTM_4	R/W	H'00	H'FFFE4239	8
	Timer A/D converter start request control register	TADCR	R/W	H'0000	H'FFFE4240	16
	Timer A/D converter start request cycle set register A_4	TADCORA_4	R/W	H'FFFF	H'FFFE4244	16
	Timer A/D converter start request cycle set register B_4	TADCORB_4	R/W	H'FFFF	H'FFFE4246	16
	Timer A/D converter start request cycle set buffer register A_4	TADCOBRA_4	R/W	H'FFFF	H'FFFE4248	16
	Timer A/D converter start request cycle set buffer register B_4	TADCOBRB_4	R/W	H'FFFF	H'FFFE424A	16
Common	Timer start register	TSTR	R/W	H'00	H'FFFE4280	8
	Timer synchronous register	TSYR	R/W	H'00	H'FFFE4281	8
	Timer read/write enable register	TRWER	R/W	H'01	H'FFFE4284	8

Channel	Register Name	Abbreviation	R/W	Initial value	Address	Access Size
Common to 3 and	Timer output master enable register	TOER	R/W	H'C0	H'FFFE420A	8
4	Timer output control register 1	TOCR1	R/W	H'00	H'FFFE420E	8
	Timer output control register 2	TOCR2	R/W	H'00	H'FFFE420F	8
	Timer gate control register	TGCR	R/W	H80	H'FFFE420D	8
	Timer cycle data register	TCDR	R/W	H'FFFF	H'FFFE4214	16
	Timer dead time data register	TDDR	R/W	H'FFFF	H'FFFE4216	16
	Timer subcounter	TCNTS	R	H'0000	H'FFFE4220	16
	Timer cycle buffer register	TCBR	R/W	H'FFFF	H'FFFE4222	16
	Timer interrupt skipping set register	TITCR	R/W	H'00	H'FFFE4230	8
	Timer interrupt skipping counter	TITCNT	R	H'00	H'FFFE4231	8
	Timer buffer transfer set register	TBTER	R/W	H'00	H'FFFE4232	8
	Timer dead time enable register	TDER	R/W	H'01	H'FFFE4234	8
	Timer waveform control register	TWCR	R/W	H'00	H'FFFE4260	8
	Timer output level buffer register	TOLBR	R/W	H'00	H'FFFE4236	8

12.3.1 Timer Control Register (TCR)

Initial

The TCR registers are 8-bit readable/writable registers that control the TCNT operation for each channel. This module has a total of five TCR registers, one each for channels 0 to 4. TCR register settings should be conducted only when TCNT operation is stopped.



Bit	Bit Name	Value	R/W	Description
7 to 5	CCLR[2:0]	000	R/W	Counter Clear 0 to 2
				These bits select the TCNT counter clearing source. See tables 12.4 and 12.5 for details.
4, 3	CKEG[1:0]	00	R/W	Clock Edge 0 and 1
				These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. $P\phi/4$ both edges = $P\phi/2$ rising edge). If phase counting mode is used on channels 1 and 2, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is $P\phi/4$ or slower. When $P\phi/1$, or the overflow/underflow of another channel is selected for the input clock, although values can be written, counter operation compiles with the initial value.
				00: Count at rising edge
				01: Count at falling edge
				1x: Count at both edges
2 to 0	TPSC[2:0]	000	R/W	Time Prescaler 0 to 2
				These bits select the TCNT counter clock. The clock source can be selected independently for each channel. See tables 12.6 to 12.9 for details.
[] egend	41			

[Legend]

x: Don't care

Table 12.4 CCLR0 to CCLR2 (Channels 0, 3, and 4)

Channel	Bit 7 CCLR2	Bit 6 CCLR1	Bit 5 CCLR0	Description
0, 3, 4	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare match/input capture
		1	0	TCNT cleared by TGRB compare match/input capture
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation* ¹
	1	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRC compare match/input capture*2
		1	0	TCNT cleared by TGRD compare match/input capture*2
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation* ¹

Notes: 1. Synchronous operation is set by setting the SYNC bit in TSYR to 1.

2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

Table 12.5 CCLR0 to CCLR2 (Channels 1 and 2)

Channel	Bit 7 Reserved* ²	Bit 6 CCLR1	Bit 5 CCLR0	Description
1, 2	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare match/input capture
		1	0	TCNT cleared by TGRB compare match/input capture
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1

Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

2. Bit 7 is reserved in channels 1 and 2. It is always read as 0 and cannot be modified.

Table 12.6 TPSC0 to TPSC2 (Channel 0)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
0	0	0	0	Internal clock: counts on Pφ/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Pφ/16
			1	Internal clock: counts on P
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	External clock: counts on TCLKD pin input

Table 12.7 TPSC0 to TPSC2 (Channel 1)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on P\psi/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on P
			1	Internal clock: counts on Pφ/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on Pφ/256
			1	Counts on TCNT_2 overflow/underflow

Note: This setting is ignored when channel 1 is in phase counting mode.

Table 12.8 TPSC0 to TPSC2 (Channel 2)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2	0	0	0	Internal clock: counts on P\psi/1
			1	Internal clock: counts on P
		1	0	Internal clock: counts on P
			1	Internal clock: counts on P\ph/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	Internal clock: counts on Pφ/1024

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 12.9 TPSC0 to TPSC2 (Channels 3 and 4)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3, 4	0	0	0	Internal clock: counts on P\psi/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Pφ/16
			1	Internal clock: counts on P\psi/64
	1	0	0	Internal clock: counts on Pφ/256
			1	Internal clock: counts on P\psi/1024
		1	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input

12.3.2 Timer Mode Register (TMDR)

The TMDR registers are 8-bit readable/writable registers that are used to set the operating mode of each channel. This module has five TMDR registers, one each for channels 0 to 4. TMDR register settings should be changed only when TCNT operation is stopped.



Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	BFE	0	R/W	Buffer Operation E
				Specifies whether TGRE_0 and TGRF_0 are to operate in the normal way or to be used together for buffer operation.
				TGRF compare match is generated when TGRF is used as the buffer register.
				In channels 1 to 4, this bit is reserved. It is always read as 0 and the write value should always be 0.
				0: TGRE_0 and TGRF_0 operate normally
				 TGRE_0 and TGRF_0 used together for buffer operation

Bit	Bit Name	Initial Value	R/W	Description
5	BFB	0	R/W	Buffer Operation B
				Specifies whether TGRB is to operate in the normal way, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare is not generated in a mode other than complementary PWM. In channels 1 and 2, which have no TGRD, bit 5 is reserved. It is always read as 0 and cannot be modified.
				0: TGRB and TGRD operate normally
				1: TGRB and TGRD used together for buffer operation
4	BFA	0	R/W	Buffer Operation A
				Specifies whether TGRA is to operate in the normal way, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare is not generated in a mode other than complementary PWM. TGRC compare match is generated when in complementary PWM mode. When compare match for channel 4 occurs during the Tb period in complementary PWM mode, TGFC is set. Therefore, set the TGIEC bit in the timer interrupt enable register 4 (TIER_4) to 0.
				In channels 1 and 2, which have no TGRC, bit 4 is reserved. It is always read as 0 and cannot be modified.
				0: TGRA and TGRC operate normally
				1: TGRA and TGRC used together for buffer operation
3 to 0	MD[3:0]	0000	R/W	Modes 0 to 3
				These bits are used to set the timer operating mode.
				See table 12.10 for details.
	·			

Table 12.10 Setting of Operation Mode by Bits MD0 to MD3

Bit 3 MD3	Bit 2 MD2	Bit 1 MD1	Bit 0 MD0	Description
0	0	0	0	Normal operation
			1	Setting prohibited
		1	0	PWM mode 1
			1	PWM mode 2*1
	1	0	0	Phase counting mode 1*2
			1	Phase counting mode 2*2
		1	0	Phase counting mode 3*2
			1	Phase counting mode 4*2
1	0	0	0	Reset synchronous PWM mode*3
			1	Setting prohibited
		1	Х	Setting prohibited
	1	0	0	Setting prohibited
			1	Complementary PWM mode 1 (transmit at crest)*3
		1	0	Complementary PWM mode 2 (transmit at trough)*3
			1	Complementary PWM mode 2 (transmit at crest and trough)*3

X: Don't care

Notes: 1. PWM mode 2 cannot be set for channels 3 and 4.

- 2. Phase counting mode cannot be set for channels 0, 3, and 4.
- 3. Reset synchronous PWM mode, complementary PWM mode can only be set for channel 3. When channel 3 is set to reset synchronous PWM mode or complementary PWM mode, the channel 4 settings become ineffective and automatically conform to the channel 3 settings. However, do not set channel 4 to reset synchronous PWM mode or complementary PWM mode. Reset synchronous PWM mode and complementary PWM mode cannot be set for channels 0, 1, and 2.

12.3.3 Timer I/O Control Register (TIOR)

The TIOR registers are 8-bit readable/writable registers that control the TGR registers. This module has a total of eight TIOR registers, two each for channels 0, 3, and 4, one each for channels 1 and 2

TIOR should be set while TMDR is set in normal operation, PWM mode, or phase counting mode.

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIORH_4

Bit:	7	6	5	4	3	2	1	0	
		IOB	[3:0]		IOA[3:0]				
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	IOB[3:0]	0000	R/W	I/O Control B0 to B3
				Specify the function of TGRB.
				See the following tables.
				TIORH_0: Table 12.11 TIOR_1: Table 12.13 TIOR_2: Table 12.14 TIORH_3: Table 12.15 TIORH_4: Table 12.17
3 to 0	IOA[3:0]	0000	R/W	I/O Control A0 to A3
				Specify the function of TGRA.
				See the following tables.
				TIORH_0: Table 12.19 TIOR_1: Table 12.21 TIOR_2: Table 12.22 TIORH_3: Table 12.23 TIORH_4: Table 12.25

TIORL_0, TIORL_3, TIORL_4

Bit:	7	6	5	4	3	2	1	0	
		IOD	[3:0]		IOC[3:0]				
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

D.:	D'1 N	Initial	D/14/	Book to the
Bit	Bit Name	Value	R/W	Description
7 to 4	IOD[3:0]	0000	R/W	I/O Control D0 to D3
				Specify the function of TGRD.
				See the following tables.
				TIORL_0: Table 12.12
				TIORL_3: Table 12.16
				TIORL_4: Table 12.18
3 to 0	IOC[3:0]	0000	R/W	I/O Control C0 to C3
				Specify the function of TGRC.
				See the following tables.
				TIORL_0: Table 12.20
				TIORL_3: Table 12.24
				TIORL_4: Table 12.26

Table 12.11 TIORH_0 (Channel 0)

Description

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_0 Function	TIOC0B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	=	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	=	Initial output is 1
					0 output at compare match
		1	0	=	Initial output is 1
					1 output at compare match
			1	=	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	_	Input capture at both edges
	1	Х	Х	_	Capture input source is channel 1/count clock Input capture at TCNT_1 count-up/count-down

[Legend]

X: Don't care

Description

Table 12.12 TIORL_0 (Channel 0)

				Description			
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_0 Function	TIOC0D Pin Function		
0	0	0	0	Output	Output retained*1		
			1	compare register*2	Initial output is 0		
				register	0 output at compare match		
		1	0	_	Initial output is 0		
					1 output at compare match		
			1	=	Initial output is 0		
					Toggle output at compare match		
	1	0	0	_	Output retained		
			1	_	Initial output is 1		
					0 output at compare match		
		1	0	=	Initial output is 1		
					1 output at compare match		
			1	=	Initial output is 1		
					Toggle output at compare match		
1	0	0	0		Input capture at rising edge		
			1	register*2	Input capture at falling edge		
		1	Х	_	Input capture at both edges		
	1	Χ	Х	_	Capture input source is channel 1/count clock		
					Input capture at TCNT_1 count-up/count-down		

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 12.13 TIOR_1 (Channel 1)

Descripti	on
-----------	----

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_1 Function	TIOC1B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
					0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1 0	0	0		Output retained
		1	1		Initial output is 1
					0 output at compare match
			0		Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Х	_	Input capture at both edges
	1	Х	Х	_	Input capture at generation of TGRC_0 compare match/input capture

X: Don't care

Table 12.14 TIOR_2 (Channel 2)

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_2 Function	TIOC2B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	=	Initial output is 0
					1 output at compare match
			1	- - -	Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register -	Input capture at falling edge
		1	Χ		Input capture at both edges

[Legend]

X: Don't care

Table 12.15 TIORH_3 (Channel 3)

_				
11)	esc	rır	NTIO	n
יש	csu	, I I I	u	

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_3 Function	TIOC3B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	-	Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1	=	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register -	Input capture at falling edge
		1	Х	-	Input capture at both edges

X: Don't care

Table 12.16 TIORL_3 (Channel 3)

				Description		
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_3 Function	TIOC3D Pin Function	
0	0	0	0	Output	Output retained*1	
			1	compare register*2	Initial output is 0	
				register	0 output at compare match	
		1	0	_	Initial output is 0	
					1 output at compare match	
			1	_	Initial output is 0	
					Toggle output at compare match	
	1	0	0	<u>-</u>	Output retained	
			1		Initial output is 1	
					0 output at compare match	
		1	0	_	Initial output is 1	
					1 output at compare match	
			1	_	Initial output is 1	
					Toggle output at compare match	
1	Χ	0	0		Input capture at rising edge	
			1	register*2	Input capture at falling edge	
		1	Х	_	Input capture at both edges	

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 12.17 TIORH_4 (Channel 4)

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_4 Function	TIOC4B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	<u>-</u> -	Initial output is 0
					1 output at compare match
			1	=	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1		Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	<u> </u>	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ		Input capture at both edges

X: Don't care

Description

Table 12.18 TIORL_4 (Channel 4)

					Description
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_4 Function	TIOC4D Pin Function
0	0	0	0	Output	Output retained*1
			1	compare register*2	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Х	0	0		Input capture at rising edge
			1	register* ²	Input capture at falling edge
		1	Χ		Input capture at both edges

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR_4 is set to 1 and TGRD_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 12.19 TIORH_0 (Channel 0)

Descript	tion .
Descrip	

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_0 Function	TIOC0A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
				- -	Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Х	_	Input capture at both edges
	1	Χ	Х	_	Capture input source is channel 1/count clock
					Input capture at TCNT_1 count-up/count-down

X: Don't care

Description

Table 12.20 TIORL_0 (Channel 0)

				Description		
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_0 Function	TIOC0C Pin Function	
0	0	0	0	Output - compare register*2 -	Output retained*1	
			1		Initial output is 0	
					0 output at compare match	
		1	0		Initial output is 0	
					1 output at compare match	
			1		Initial output is 0	
					Toggle output at compare match	
	1	0	0		Output retained	
			1		Initial output is 1	
					0 output at compare match	
		1	0		Initial output is 1	
					1 output at compare match	
			1		Initial output is 1	
					Toggle output at compare match	
1	0	0	0	Input capture register*2	Input capture at rising edge	
			1		Input capture at falling edge	
		1	Х		Input capture at both edges	
	1	Χ	Χ	=	Capture input source is channel 1/count clock	
					Input capture at TCNT_1 count-up/count-down	

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 12.21 TIOR_1 (Channel 1)

Description	

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_1 Function	TIOC1A Pin Function
0	0	0	0	Output compare register	Output retained*
			1		Initial output is 0
					0 output at compare match
		1	0	- - -	Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	=	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input capture register -	Input capture at rising edge
			1		Input capture at falling edge
		1	Х		Input capture at both edges
	1	Х	Х	_	Input capture at generation of channel 0/TGRA_0 compare match/input capture

[Legend]

X: Don't care

Table 12.22 TIOR_2 (Channel 2)

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_2 Function	TIOC2A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	•	Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ		Input capture at both edges

[Legend]

X: Don't care

Note: * After power-on reset, 0 is output until TIOR is set.

Table 12.23 TIORH_3 (Channel 3)

Desc	ript	tion
	٠.٣	

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_3 Function	TIOC3A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	•	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Х	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ		Input capture at both edges

[Legend]

X: Don't care

Note: * After power-on reset, 0 is output until TIOR is set.

Description

Table 12.24 TIORL_3 (Channel 3)

					Description
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_3 Function	TIOC3C Pin Function
0	0	0	0	Output	Output retained*1
			1	compare register*2	Initial output is 0
				register	0 output at compare match
		1	0	=	Initial output is 0
					1 output at compare match
			1	=	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	=	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Χ	_	Input capture at both edges

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR_3 is set to 1 and TGRC_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 12.25 TIORH_4 (Channel 4)

Description

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_4 Function	TIOC4A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	=	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	=	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	_	Input capture at both edges

[Legend]

X: Don't care

Note: * After power-on reset, 0 is output until TIOR is set.

Description

Table 12.26 TIORL_4 (Channel 4)

				Description	
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_4 Function	TIOC4C Pin Function
0	0	0	0	Output	Output retained*1
			1	compare register*²	Initial output is 0
				register	0 output at compare match
		1	0	=	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register* ²	Input capture at falling edge
		1	Х		Input capture at both edges

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR_4 is set to 1 and TGRC_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

12.3.4 Timer Interrupt Enable Register (TIER)

The TIER registers are 8-bit readable/writable registers that control enabling or disabling of interrupt requests for each channel. This module has six TIER registers, two for channel 0 and one each for channels 1 to 4.

• TIER_0, TIER_1, TIER_2, TIER_3, TIER_4

Bit:	7	6	5	4	3	2	1	0
	TTGE	TTGE2	TCIEU	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TTGE	0	R/W	A/D Converter Start Request Enable
				Enables or disables generation of A/D converter start requests by TGRA input capture/compare match.
				0: A/D converter start request generation disabled
				1: A/D converter start request generation enabled
6	TTGE2	0	R/W	A/D Converter Start Request Enable 2
				Enables or disables generation of A/D converter start requests by TCNT_4 underflow (trough) in complementary PWM mode.
				In channels 0 to 3, bit 6 is reserved. It is always read as 0 and the write value should always be 0.
				A/D converter start request generation by TCNT_4 underflow (trough) disabled
				 A/D converter start request generation by TCNT_4 underflow (trough) enabled
5	TCIEU	0	R/W	Underflow Interrupt Enable
				Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2.
				In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0 and the write value should always be 0.
				0: Interrupt requests (TCIU) by TCFU disabled
				1: Interrupt requests (TCIU) by TCFU enabled

4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGID) by TGFD bit disabled 1: Interrupt requests (TGID) by TGFD bit enabled 2 TGIEC 0 R/W TGR Interrupt Enable C Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFD bit disabled 1: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFD bit disabled 1: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled O TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled 1: Interrupt requests (TGIA) by TGFA bit disabled 1: Interrupt requests (TGIA) by TGFA bit disabled	Bit	Bit Name	Initial Value	R/W	Description
TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGID) by TGFD bit disabled 1: Interrupt requests (TGID) by TGFD bit enabled 2 TGIEC 0 R/W TGR Interrupt Enable C Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit on the total lead of the trip total lead of the trip trip trip trip trip trip trip trip	4	TCIEV	0	R/W	Overflow Interrupt Enable
1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGID) by TGFD bit disabled 1: Interrupt requests (TGID) by TGFD bit enabled 2 TGIEC 0 R/W TGR Interrupt Enable C Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit onabled 1: Interrupt requests (TGIB) by TGFA bit disabled 1: Interrupt requests (TGIB) by TGFA bi					
TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGID) by TGFD bit disabled 1: Interrupt requests (TGID) by TGFD bit enabled 7 TGIEC 0 R/W TGR Interrupt Enable C Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1. TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 1: Interrupt requests (TGIB) by TGFB bit onabled 1: Interrupt requests (TGIB) by TGFB bit on TGFA bit when the TGFA bit in TSR is set to 1.					0: Interrupt requests (TCIV) by TCFV disabled
Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGID) by TGFD bit disabled 1: Interrupt requests (TGID) by TGFD bit enabled 2 TGIEC 0 R/W TGR Interrupt Enable C Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					1: Interrupt requests (TCIV) by TCFV enabled
TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGID) by TGFD bit disabled 1: Interrupt requests (TGID) by TGFD bit enabled 2 TGIEC 0 R/W TGR Interrupt Enable C Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled	3	TGIED	0	R/W	TGR Interrupt Enable D
as 0 and the write value should always be 0. 0: Interrupt requests (TGID) by TGFD bit disabled 1: Interrupt requests (TGID) by TGFD bit enabled 2 TGIEC 0 R/W TGR Interrupt Enable C Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					TGFD bit when the TGFD bit in TSR is set to 1 in
1: Interrupt requests (TGID) by TGFD bit enabled 2 TGIEC 0 R/W TGR Interrupt Enable C Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit enabled 1: Interrupt requests (TGIB) by TGFB bit enabled					
TGIEC 0 R/W TGR Interrupt Enable C Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					0: Interrupt requests (TGID) by TGFD bit disabled
Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					1: Interrupt requests (TGID) by TGFD bit enabled
TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled	2	TGIEC	0	R/W	TGR Interrupt Enable C
as 0 and the write value should always be 0. 0: Interrupt requests (TGIC) by TGFC bit disabled 1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					TGFC bit when the TGFC bit in TSR is set to 1 in
1: Interrupt requests (TGIC) by TGFC bit enabled 1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					
1 TGIEB 0 R/W TGR Interrupt Enable B Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					0: Interrupt requests (TGIC) by TGFC bit disabled
Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					1: Interrupt requests (TGIC) by TGFC bit enabled
TGFB bit when the TGFB bit in TSR is set to 1. 0: Interrupt requests (TGIB) by TGFB bit disabled 1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled	1	TGIEB	0	R/W	TGR Interrupt Enable B
1: Interrupt requests (TGIB) by TGFB bit enabled 0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					• • • • •
0 TGIEA 0 R/W TGR Interrupt Enable A Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					0: Interrupt requests (TGIB) by TGFB bit disabled
Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled					1: Interrupt requests (TGIB) by TGFB bit enabled
TGFA bit when the TGFA bit in TSR is set to 1. 0: Interrupt requests (TGIA) by TGFA bit disabled	0	TGIEA	0	R/W	TGR Interrupt Enable A
					• • • • •
1: Interrupt requests (TGIA) by TGFA bit enabled					0: Interrupt requests (TGIA) by TGFA bit disabled
					1: Interrupt requests (TGIA) by TGFA bit enabled

• TIER2_0

Bit:	7	6	5	4	3	2	1	0	
	TTGE2	-	-	-	-	-	TGIEF	TGIEE	١
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W	R	R	R	R	R	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TTGE2	0	R/W	A/D Converter Start Request Enable 2
				Enables or disables generation of A/D converter start requests by compare match between TCNT_0 and TGRE_0.
				 A/D converter start request generation by compare match between TCNT_0 and TGRE_0 disabled
				 A/D converter start request generation by compare match between TCNT_0 and TGRE_0 enabled
6 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	TGIEF	0	R/W	TGR Interrupt Enable F
				Enables or disables interrupt requests by compare match between TCNT_0 and TGRF_0.
				0: Interrupt requests (TGIF) by TGFE bit disabled
				1: Interrupt requests (TGIF) by TGFE bit enabled
0	TGIEE	0	R/W	TGR Interrupt Enable E
				Enables or disables interrupt requests by compare match between TCNT_0 and TGRE_0.
				0: Interrupt requests (TGIE) by TGEE bit disabled
				1: Interrupt requests (TGIE) by TGEE bit enabled

12.3.5 Timer Status Register (TSR)

The TSR registers are 8-bit readable/writable registers that indicate the status of each channel. This module has six TSR registers, two for channel 0 and one each for channels 1 to 4.

TSR_0, TSR_1, TSR_2, TSR_3, TSR_4

Bit:	7	6	5	4	3	2	1	0	
	TCFD	-	TCFU	TCFV	TGFD	TGFC	TGFB	TGFA	
Initial value:	1	1	0	0	0	0	0	0	
R/W:	R	R	R/(W)*1	R/(W)*	1R/(W)*	1R/(W)	1R/(W)	*1R/(W)	*1

Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TCFD	1	R	Count Direction Flag
				Status flag that shows the direction in which TCNT counts in channels 1 to 4.
				In channel 0, bit 7 is reserved. It is always read as 1 and the write value should always be 1.
				0: TCNT counts down
				1: TCNT counts up
6	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
5	TCFU	0	R/(W)*1	Underflow Flag
				Status flag that indicates that TCNT underflow has occurred when channels 1 and 2 are set to phase counting mode. Only 0 can be written, for flag clearing.
				In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0 and the write value should always be 0.
				[Clearing condition]
				• When 0 is written to TCFU after reading TCFU = $1*^2$
				[Setting condition]
				 When the TCNT value underflows (changes from H'0000 to H'FFFF)

Bit	Bit Name	Initial Value	R/W	Description
4	TCFV	0	R/(W)*1	Overflow Flag
				Status flag that indicates that TCNT overflow has occurred. Only 0 can be written, for flag clearing.
				[Clearing condition]
				 When 0 is written to TCFV after reading TCFV = 1*2
				[Setting condition]
				 When the TCNT value overflows (changes from H'FFFF to H'0000)
				In channel 4, when the TCNT_4 value underflows (changes from H'0001 to H'0000) in complementary
	TOER		D (0.40 x 1	PWM mode, this flag is also set.
3	TGFD	0	R/(W)*1	
				Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0, 3, and 4. Only 0 can be written, for flag clearing. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0.
				[Clearing condition]
				 When 0 is written to TGFD after reading TGFD = 1*2
				[Setting conditions]
				 When TCNT = TGRD and TGRD is functioning as output compare register
				When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register

Bit	Bit Name	Initial Value	R/W	Description				
2	TGFC	0	R/(W)*1	Input Capture/Output Compare Flag C				
				Status flag that indicates the occurrence of TGRC input capture or compare match in channels 0, 3, and 4. Only 0 can be written, for flag clearing. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0.				
				[Clearing condition]				
				 When 0 is written to TGFC after reading TGFC = 1*² 				
				[Setting conditions]				
				• When TCNT = TGRC and TGRC is functioning as				
				output compare register				
				 When TCNT value is transferred to TGRC by input capture signal and TGRC is functioning as input capture register 				
1	TGFB	0	R/(W)*1	Input Capture/Output Compare Flag B				
				Status flag that indicates the occurrence of TGRB input capture or compare match. Only 0 can be written, for flag clearing.				
				[Clearing condition]				
				 When 0 is written to TGFB after reading TGFB = 1*² 				
				[Setting conditions]				
				 When TCNT = TGRB and TGRB is functioning as output compare register 				
				When TCNT value is transferred to TGRB by input capture signal and TGRB is functioning as input capture register				

Bit	Bit Name	Initial Value	R/W	Description
0	TGFA	0	R/(W)*1	Input Capture/Output Compare Flag A
				Status flag that indicates the occurrence of TGRA input capture or compare match. Only 0 can be written, for flag clearing.
				[Clearing conditions]
				 When the direct memory access controller is activated by TGIA interrupt
				 When 0 is written to TGFA after reading TGFA = 1*²
				[Setting conditions]
				 When TCNT = TGRA and TGRA is functioning as output compare register
				 When TCNT value is transferred to TGRA by input capture signal and TGRA is functioning as input capture register

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag.

2. If the next flag is set before TGFA is cleared to 0 after reading TGFA = 1, TGFA remains 1 even when 0 is written to. In this case, read TGFA = 1 again to clear TGFA to 0.

TSR2_0

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	TGFF	TGFE
Initial value:	1	1	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/(W)*1	R/(W)*1

Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	TGFF	0	R/(W)*1	Compare Match Flag F
				Status flag that indicates the occurrence of compare match between TCNT_0 and TGRF_0.
				[Clearing condition]
				 When 0 is written to TGFF after reading TGFF = 1*²
				[Setting condition]
				When TCNT_0 = TGRF_0 and TGRF_0 is
				functioning as compare register
0	TGFE	0	R/(W)*1	Compare Match Flag E
				Status flag that indicates the occurrence of compare match between TCNT_0 and TGRE_0.
				[Clearing condition]
				 When 0 is written to TGFE after reading TGFE = 1*²
				[Setting condition]
				 When TCNT_0 = TGRE_0 and TGRE_0 is functioning as compare register

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag.

If the next flag is set before TGFA is cleared to 0 after reading TGFA = 1, TGFA
remains 1 even when 0 is written to. In this case, read TGFA = 1 again to clear TGFA to
0.

12.3.6 Timer Buffer Operation Transfer Mode Register (TBTM)

The TBTM registers are 8-bit readable/writable registers that specify the timing for transferring data from the buffer register to the timer general register in PWM mode. This module has three TBTM registers, one each for channels 0, 3, and 4.



Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	TTSE	0	R/W	Timing Select E
				Specifies the timing for transferring data from TGRF_0 to TGRE_0 when they are used together for buffer operation.
				In channels 3 and 4, bit 2 is reserved. It is always read as 0 and the write value should always be 0.
				0: When compare match E occurs in channel 0
				1: When TCNT_0 is cleared
1	TTSB	0	R/W	Timing Select B
				Specifies the timing for transferring data from TGRD to TGRB in each channel when they are used together for buffer operation.
				0: When compare match B occurs in each channel
				1: When TCNT is cleared in each channel
0	TTSA	0	R/W	Timing Select A
				Specifies the timing for transferring data from TGRC to TGRA in each channel when they are used together for buffer operation.
				0: When compare match A occurs in each channel
				1: When TCNT is cleared in each channel

12.3.7 Timer Input Capture Control Register (TICCR)

TICCR is an 8-bit readable/writable register that specifies input capture conditions when TCNT_1 and TCNT_2 are cascaded. This module has one TICCR in channel 1.

Bit:	7	6	5	4	3	2	1	0	
	-	-	-	-	I2BE	I2AE	I1BE	I1AE	ı
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	<u> </u>	All 0	R	Reserved
7 10 4		All U	11	These bits are always read as 0. The write value should always be 0.
3	I2BE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC2B pin in the TGRB_1 input capture conditions.
				Does not include the TIOC2B pin in the TGRB_1 input capture conditions
				 Includes the TIOC2B pin in the TGRB_1 input capture conditions
2	I2AE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC2A pin in the TGRA_1 input capture conditions.
				Does not include the TIOC2A pin in the TGRA_1 input capture conditions
				 Includes the TIOC2A pin in the TGRA_1 input capture conditions
1	I1BE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC1B pin in the TGRB_2 input capture conditions.
				0: Does not include the TIOC1B pin in the TGRB_2 input capture conditions
				Includes the TIOC1B pin in the TGRB_2 input capture conditions

		Initial		
Bit	Bit Name	Value	R/W	Description
0	I1AE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC1A pin in the TGRA_2 input capture conditions.
				0: Does not include the TIOC1A pin in the TGRA_2 input capture conditions
				Includes the TIOC1A pin in the TGRA_2 input capture conditions

12.3.8 Timer A/D Converter Start Request Control Register (TADCR)

TADCR is a 16-bit readable/writable register that enables or disables A/D converter start requests and specifies whether to link A/D converter start requests with interrupt skipping operation. This module has one TADCR in channel 4.

В	it:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		BF[1:0]	-	-	-	-	-	-	UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE
Initial valu	e:	0	0	0	0	0	0	0	0	0	0*	0	0*	0*	0*	0*	0*
R/V	N: I	R/W	R/W	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Do not set to 1 when complementary PWM mode is not selected.

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14	BF[1:0]	00	R/W	TADCOBRA_4/TADCOBRB_4 Transfer Timing Select
				Select the timing for transferring data from TADCOBRA_4 and TADCOBRB_4 to TADCORA_4 and TADCORB_4.
				For details, see table 12.27.
13 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	UT4AE	0	R/W	Up-Count TRG4AN Enable
				Enables or disables A/D converter start requests (TRG4AN) during TCNT_4 up-count operation.
				 A/D converter start requests (TRG4AN) disabled during TCNT_4 up-count operation
				 A/D converter start requests (TRG4AN) enabled during TCNT_4 up-count operation
6	DT4AE	0*	R/W	Down-Count TRG4AN Enable
				Enables or disables A/D converter start requests (TRG4AN) during TCNT_4 down-count operation.
				 A/D converter start requests (TRG4AN) disabled during TCNT_4 down-count operation
				A/D converter start requests (TRG4AN) enabled during TCNT_4 down-count operation

Bit	Bit Name	Initial Value	R/W	Description
5	UT4BE	0	R/W	Up-Count TRG4BN Enable
				Enables or disables A/D converter start requests (TRG4BN) during TCNT_4 up-count operation.
				 A/D converter start requests (TRG4BN) disabled during TCNT_4 up-count operation
				 A/D converter start requests (TRG4BN) enabled during TCNT_4 up-count operation
4	DT4BE	0*	R/W	Down-Count TRG4BN Enable
				Enables or disables A/D converter start requests (TRG4BN) during TCNT_4 down-count operation.
				A/D converter start requests (TRG4BN) disabled during TCNT_4 down-count operation
				 A/D converter start requests (TRG4BN) enabled during TCNT_4 down-count operation
3	ITA3AE	0*	R/W	TGIA_3 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4AN) with TGIA_3 interrupt skipping operation.
				0: Does not link with TGIA_3 interrupt skipping
				1: Links with TGIA_3 interrupt skipping
2	ITA4VE	0*	R/W	TCIV_4 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4AN) with TCIV_4 interrupt skipping operation.
				0: Does not link with TCIV_4 interrupt skipping
				1: Links with TCIV_4 interrupt skipping
1	ITB3AE	0*	R/W	TGIA_3 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4BN) with TGIA_3 interrupt skipping operation.
				0: Does not link with TGIA_3 interrupt skipping
				1: Links with TGIA_3 interrupt skipping
				•

		Initial		
Bit	Bit Name	Value	R/W	Description
0	ITB4VE	0*	R/W	TCIV_4 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4BN) with TCIV_4 interrupt skipping operation.
				0: Does not link with TCIV_4 interrupt skipping
				1: Links with TCIV_4 interrupt skipping

Notes: 1. TADCR must not be accessed in eight bits; it should always be accessed in 16 bits.

- 2. When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), do not link A/D converter start requests with interrupt skipping operation (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR) to 0).
- If link with interrupt skipping is enabled while interrupt skipping is disabled, A/D converter start requests will not be issued.
- * Do not set to 1 when complementary PWM mode is not selected.

Table 12.27 Setting of Transfer Timing by Bits BF1 and BF0

Bit 7	Bit 6	
BF1	BF0	Description
0	0	Does not transfer data from the cycle set buffer register to the cycle set register.
0	1	Transfers data from the cycle set buffer register to the cycle set register at the crest of the TCNT_4 count.*1
1	0	Transfers data from the cycle set buffer register to the cycle set register at the trough of the TCNT_4 count.*2
1	1	Transfers data from the cycle set buffer register to the cycle set register at the crest and trough of the TCNT_4 count.*2


Notes: 1. Data is transferred from the cycle set buffer register to the cycle set register when the crest of the TCNT_4 count is reached in complementary PWM mode, when compare match occurs between TCNT_3 and TGRA_3 in reset-synchronized PWM mode, or when compare match occurs between TCNT_4 and TGRA_4 in PWM mode 1 or normal operation mode.

2. These settings are prohibited when complementary PWM mode is not selected.

12.3.9 Timer A/D Converter Start Request Cycle Set Registers (TADCORA_4 and TADCORB 4)

TADCORA_4 and TADCORB_4 are 16-bit readable/writable registers. When the TCNT_4 count reaches the value in TADCORA_4 or TADCORB_4, a corresponding A/D converter start request will be issued.

TADCORA 4 and TADCORB 4 are initialized to H'FFFF.




Note: TADCORA_4 and TADCORB_4 must not be accessed in eight bits; they should always be accessed in 16 bits.

12.3.10 Timer A/D Converter Start Request Cycle Set Buffer Registers (TADCOBRA_4 and TADCOBRB 4)

TADCOBRA_4 and TADCOBRB_4 are 16-bit readable/writable registers. When the crest or trough of the TCNT_4 count is reached, these register values are transferred to TADCORA_4 and TADCORB_4, respectively.

TADCOBRA 4 and TADCOBRB 4 are initialized to H'FFFF.




Note: TADCOBRA 4 and TADCOBRB 4 must not be accessed in eight bits; they should always be accessed in 16 bits.

12.3.11 **Timer Counter (TCNT)**

The TCNT counters are 16-bit readable/writable counters. This module has five TCNT counters. one each for channels 0 to 4.

The TCNT counters must not be accessed in eight bits; they should always be accessed in 16 bits.




Note: The TCNT counters must not be accessed in eight bits; they should always be accessed in 16 bits.

12.3.12 **Timer General Register (TGR)**

The TGR registers are 16-bit readable/writable registers. This module has eighteen TGR registers, six for channel 0, two each for channels 1 and 2, four each for channels 3 and 4.

TGRA, TGRB, TGRC, and TGRD function as either output compare or input capture registers. TGRC and TGRD for channels 0, 3, and 4 can also be designated for operation as buffer registers. TGR buffer register combinations are TGRA and TGRC, and TGRB and TGRD.

TGRE_0 and TGRF_0 function as compare registers. When the TCNT_0 count matches the TGRE 0 value, an A/D converter start request can be issued. TGRF can also be designated for operation as a buffer register. TGR buffer register combination is TGRE and TGRF.



Note: The TGR registers must not be accessed in eight bits; they should always be accessed in 16 bits. TGR registers are initialized to H'FFFF.

12.3.13 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that selects operation/stoppage of TCNT for channels 0 to 4.

When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

Bit:	7	6	5	4	3	2	1	0
	CST4	CST3	-	-	-	CST2	CST1	CST0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	CST4	0	R/W	Counter Start 4 and 3
6	CST3	0	R/W	These bits select operation or stoppage for TCNT.
				If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_4 and TCNT_3 count operation is stopped
				1: TCNT_4 and TCNT_3 performs count operation
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	CST2	0	R/W	Counter Start 2 to 0
1	CST1	0	R/W	These bits select operation or stoppage for TCNT.
0	CST0	0	R/W	If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_2 to TCNT_0 count operation is stopped
				1: TCNT_2 to TCNT_0 performs count operation

12.3.14 Timer Synchronous Register (TSYR)

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.

Bit:	7	6	5	4	3	2	1	0
	SYNC4	SYNC3	-	-	-	SYNC2	SYNC1	SYNC0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	SYNC4	0	R/W	Timer Synchronous operation 4 and 3
6	SYNC3	0	R/W	These bits are used to select whether operation is independent of or synchronized with other channels.
				When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible.
				To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.
				 TCNT_4 and TCNT_3 operate independently (TCNT presetting/clearing is unrelated to other channels)
				TCNT_4 and TCNT_3 performs synchronous operation TCNT synchronous presetting/synchronous clearing is possible
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2	SYNC2	0	R/W	Timer Synchronous operation 2 to 0
1	SYNC1	0	R/W	These bits are used to select whether operation is
0	SYNC0	0	R/W	independent of or synchronized with other channels.
				When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible.
				To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.
				0: TCNT_2 to TCNT_0 operates independently (TCNT presetting /clearing is unrelated to other channels)
				1: TCNT_2 to TCNT_0 performs synchronous operation TCNT synchronous presetting/synchronous clearing is possible

12.3.15 Timer Read/Write Enable Register (TRWER)

TRWER is an 8-bit readable/writable register that enables or disables access to the registers and counters which have write-protection capability against accidental modification in channels 3 and 4.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	RWE
Initial value:	0	0	0	0	0	0	0	1
R/W:	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	RWE	1	R/W	Read/Write Enable
				Enables or disables access to the registers which have write-protection capability against accidental modification.
				0: Disables read/write access to the registers
				1: Enables read/write access to the registers
				[Clearing condition]
				 When 0 is written to the RWE bit after reading RWE = 1

• Registers and counters having write-protection capability against accidental modification 22 registers: TCR_3, TCR_4, TMDR_3, TMDR_4, TIORH_3, TIORH_4, TIORL_3, TIORL_4, TIER_3, TIER_4, TGRA_3, TGRA_4, TGRB_3, TGRB_4, TOER, TOCR1, TOCR2, TGCR, TCDR, TDDR, TCNT_3, and TCNT4.

12.3.16 Timer Output Master Enable Register (TOER)

TOER is an 8-bit readable/writable register that enables/disables output settings for output pins TIOC4D, TIOC4C, TIOC3D, TIOC4B, TIOC4A, and TIOC3B. These pins do not output correctly if the TOER bits have not been set. Set TOER of CH3 and CH4 prior to setting TIOR of CH3 and CH4.

Make settings of the TOER while counting by the TCNT registers of channels 3 and 4 is stopped.

Bit:	7	6	5	4	3	2	1	0
[-	-	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B
Initial value:	1	1	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
5	OE4D	0	R/W	Master Enable TIOC4D
				This bit enables/disables the TIOC4D pin output for this module.
				0: Output for this module is disabled (inactive level)*
				1: Output for this module is enabled
4	OE4C	0	R/W	Master Enable TIOC4C
				This bit enables/disables the TIOC4C pin output for this module.
				0: Output for this module is disabled (inactive level)*
				1: Output for this module is enabled
3	OE3D	0	R/W	Master Enable TIOC3D
				This bit enables/disables the TIOC3D pin output for this module.
				0: Output for this module is disabled (inactive level)*
				1: Output for this module is enabled
2	OE4B	0	R/W	Master Enable TIOC4B
				This bit enables/disables the TIOC4B pin output for this module.
				0: Output for this module is disabled (inactive level)*
				1: Output for this module is enabled

		Initial		
Bit	Bit Name	Value	R/W	Description
1	OE4A	0	R/W	Master Enable TIOC4A
				This bit enables/disables the TIOC4A pin output for this module.
				0: Output for this module is disabled (inactive level)*
				1: Output for this module is enabled
0	OE3B	0	R/W	Master Enable TIOC3B
				This bit enables/disables the TIOC3B pin output for this module.
				0: Output for this module is disabled (inactive level)*
				1: Output for this module is enabled

Note: * The inactive level is determined by the settings in timer output control registers 1 and 2 (TOCR1 and TOCR2). For details, refer to section 12.3.17, Timer Output Control Register 1 (TOCR1), and section 12.3.18, Timer Output Control Register 2 (TOCR2). Set these bits to 1 to enable output for this module in other than complementary PWM or reset-synchronized PWM mode. When these bits are set to 0, low level is output.

12.3.17 Timer Output Control Register 1 (TOCR1)

TOCR1 is an 8-bit readable/writable register that enables/disables PWM synchronized toggle output in complementary PWM mode/reset synchronized PWM mode, and controls output level inversion of PWM output.

Bit:	7	6	5	4	3	2	1	0
[-	PSYE	-	-	TOCL	TOCS	OLSN	OLSP
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R	R/(W)*3	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PSYE	0	R/W	PWM Synchronous Output Enable
				This bit selects the enable/disable of toggle output synchronized with the PWM period.
				0: Toggle output is disabled
				1: Toggle output is enabled
5, 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial value	DΛM	Description
DIL	bit name	value	R/W	Description
3	TOCL	0	R/(W)*3	TOC Register Write Protection*1
				This bit selects the enable/disable of write access to the TOCS, OLSN, and OLSP bits in TOCR1.
				0: Write access to the TOCS, OLSN, and OLSP bits is enabled
				1: Write access to the TOCS, OLSN, and OLSP bits is disabled
2	TOCS	0	R/W	TOC Select
				This bit selects either the TOCR1 or TOCR2 setting to be used for the output level in complementary PWM mode and reset-synchronized PWM mode.
				0: TOCR1 setting is selected
				1: TOCR2 setting is selected
1	OLSN	0	R/W	Output Level Select N*2*4
				This bit selects the negative phase output level in reset- synchronized PWM mode/complementary PWM mode. See table 12.28.
0	OLSP	0	R/W	Output Level Select P*2
				This bit selects the positive phase output level in reset- synchronized PWM mode/complementary PWM mode. See table 12.29.

Notes: 1. Setting the TOCL bit to 1 prevents accidental modification when the CPU goes out of control.

- 2. Clearing the TOCS0 bit to 0 makes this bit setting valid.
- 3. After power-on reset, 1 can be written only once. After 1 has been written, 0 cannot be written.
- 4. If the dead-time is not generated, the negative-phase output will be the exact inverse of the positive-phase output. Furthermore, set OLSP and OLSN to the same value.

Table 12.28 Output Level Select Function

Bit 1	Function								
			Compare Match Output						
OLSN	Initial Output	Active Level	Up Count	Down Count					
0	High level	Low level	High level	Low level					
1	Low level	High level	Low level	High level					

Note: The negative phase waveform initial output value changes to active level after elapse of the dead time after count start.

Table 12.29 Output Level Select Function

Bit 0	Function							
		mpare Match Output						
OLSP	Initial Output	Active Level	Up Count	Down Count				
0	High level	Low level	Low level	High level				
1	Low level	High level	High level	Low level				

Figure 12.2 shows an example of complementary PWM mode output (1 phase) when OLSN = 1, OLSP = 1.




Figure 12.2 Complementary PWM Mode Output Level Example

12.3.18 Timer Output Control Register 2 (TOCR2)

TOCR2 is an 8-bit readable/writable register that controls output level inversion of PWM output in complementary PWM mode and reset-synchronized PWM mode.

Bit:	7	6	5	4	3	2	1	0
	BF[1:0]		OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7, 6	BF[1:0]	00	R/W	TOLBR Buffer Transfer Timing Select
				These bits select the timing for transferring data from TOLBR to TOCR2.
				For details, see table 12.30.
5	OLS3N	0	R/W	Output Level Select 3N*
				This bit selects the output level on TIOC4D in reset- synchronized PWM mode/complementary PWM mode. See table 12.31.
4	OLS3P	0	R/W	Output Level Select 3P*
				This bit selects the output level on TIOC4B in reset- synchronized PWM mode/complementary PWM mode. See table 12.32.
3	OLS2N	0	R/W	Output Level Select 2N*
				This bit selects the output level on TIOC4C in reset- synchronized PWM mode/complementary PWM mode. See table 12.33.
2	OLS2P	0	R/W	Output Level Select 2P*
				This bit selects the output level on TIOC4A in reset- synchronized PWM mode/complementary PWM mode. See table 12.34.
1	OLS1N	0	R/W	Output Level Select 1N*
				This bit selects the output level on TIOC3D in reset- synchronized PWM mode/complementary PWM mode. See table 12.35.

Bit	Bit Name	Initial value	R/W	Description
0	OLS1P	0	R/W	Output Level Select 1P*
				This bit selects the output level on TIOC3B in reset- synchronized PWM mode/complementary PWM mode. See table 12.36.

Note: * Setting the TOCS bit in TOCR1 to 1 makes this bit setting valid.

If the dead-time is not generated, the negative-phase output will be the exact inverse of the positive-phase output. Furthermore, set OLSiP and OLSiN (i = 1, 2, 3) to the same value.

Table 12.30 Setting of Bits BF1 and BF0

Bit 7	Bit 6	Desc	ription
BF1	BF0	Complementary PWM Mode	Reset-Synchronized PWM Mode
0	0	Does not transfer data from the buffer register (TOLBR) to TOCR2.	Does not transfer data from the buffer register (TOLBR) to TOCR2.
0	1	Transfers data from the buffer register (TOLBR) to TOCR2 at the crest of the TCNT_4 count.	Transfers data from the buffer register (TOLBR) to TOCR2 when TCNT_3/TCNT_4 is cleared
1	0	Transfers data from the buffer register (TOLBR) to TOCR2 at the trough of the TCNT_4 count.	Setting prohibited
1	1	Transfers data from the buffer register (TOLBR) to TOCR2 at the crest and trough of the TCNT_4 count.	Setting prohibited

Table 12.31 TIOC4D Output Level Select Function

Bit 5	Function									
			Com	pare Match Output						
OLS3N	Initial Output	Active Level	Up Count	Down Count						
0	High level	Low level	High level	Low level						
1	Low level	High level	Low level	High level						

Note: The negative phase waveform initial output value changes to the active level after elapse of the dead time after count start.

Table 12.32 TIOC4B Output Level Select Function

Bit 4	Function					
				Compare Match Output		
OLS3P	Initial Output	Active Level	Up Count	Down Count		
0	High level	Low level	Low level	High level		
1	Low level	High level	High level	Low level		

Table 12.33 TIOC4C Output Level Select Function

Bit 3	Function						
	-		Compare Match Output				
OLS2N	Initial Output	Active Level	Up Count	Down Count			
0	High level	Low level	High level	Low level			
1	Low level	High level	Low level	High level			

Note: The negative phase waveform initial output value changes to the active level after elapse of the dead time after count start.

Table 12.34 TIOC4A Output Level Select Function

Bit 2	Function						
			Compare Match Output				
OLS2P	Initial Output	Active Level	Up Count	Down Count			
0	High level	Low level	Low level	High level			
1	Low level	High level	High level	Low level			

Table 12.35 TIOC3D Output Level Select Function

Bit 1	Function					
	Compare Match Output					
OLS1N	Initial Output	Active Level	Up Count	Down Count		
0	High level	Low level	High level	Low level		
1	Low level	High level	Low level	High level		

Note: The negative phase waveform initial output value changes to the active level after elapse of the dead time after count start.

D:+ 0

Table 12.36 TIOC4B Output Level Select Function

Bit 0	Function					
				Compare Match Output		
OLS1P	Initial Output	Active Level	Up Count	Down Count		
0	High level	Low level	Low level	High level		
1	Low level	High level	High level	Low level		

12.3.19 Timer Output Level Buffer Register (TOLBR)

TOLBR is an 8-bit readable/writable register that functions as a buffer for TOCR2 and specifies the PWM output level in complementary PWM mode and reset-synchronized PWM mode.

Bit:	7	6	5	4	3	2	1	0
	-	-	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5	OLS3N	0	R/W	Specifies the buffer value to be transferred to the OLS3N bit in TOCR2.
4	OLS3P	0	R/W	Specifies the buffer value to be transferred to the OLS3P bit in TOCR2.
3	OLS2N	0	R/W	Specifies the buffer value to be transferred to the OLS2N bit in TOCR2.
2	OLS2P	0	R/W	Specifies the buffer value to be transferred to the OLS2P bit in TOCR2.
1	OLS1N	0	R/W	Specifies the buffer value to be transferred to the OLS1N bit in TOCR2.
0	OLS1P	0	R/W	Specifies the buffer value to be transferred to the OLS1P bit in TOCR2.

Figure 12.3 shows an example of the PWM output level setting procedure in buffer operation.





Figure 12.3 PWM Output Level Setting Procedure in Buffer Operation

12.3.20 Timer Gate Control Register (TGCR)

TGCR is an 8-bit readable/writable register that controls the waveform output necessary for brushless DC motor control in reset-synchronized PWM mode/complementary PWM mode. These register settings are ineffective for anything other than complementary PWM mode/reset-synchronized PWM mode.



Bit	Bit Name	Initial value	R/W	Description
7	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
6	BDC	0	R/W	Brushless DC Motor
				This bit selects whether to make the functions of this register (TGCR) effective or ineffective.
				0: Ordinary output
				1: Functions of this register are made effective

Bit	Bit Name	Initial value	R/W	Description
5	N	0	R/W	Negative Phase Output (N) Control
				This bit selects whether the level output or the reset- synchronized PWM/complementary PWM output while the reverse pins (TIOC3D, TIOC4C, and TIOC4D) are output.
				0: Level output
				 Reset synchronized PWM/complementary PWM output
4	Р	0	R/W	Positive Phase Output (P) Control
				This bit selects whether the level output or the reset- synchronized PWM/complementary PWM output while the positive pin (TIOC3B, TIOC4A, and TIOC4B) are output.
				0: Level output
				 Reset synchronized PWM/complementary PWM output
3	FB	0	R/W	External Feedback Signal Enable
				This bit selects whether the switching of the output of the positive/negative phase is carried out automatically with channel-0 TGRA, TGRB, TGRC input capture signals or by writing 0 or 1 to bits 2 to 0 in TGCR.
				0: Output switching is external input (Input sources are channel 0 TGRA, TGRB, TGRC input capture signal)
				 Output switching is carried out by software (setting values of UF, VF, and WF in TGCR).
2	WF	0	R/W	Output Phase Switch 2 to 0
1	VF	0	R/W	These bits set the positive phase/negative phase output
0	UF	0	R/W	phase on or off state. The setting of these bits is valid only when the FB bit in this register is set to 1. In this case, the setting of bits 2 to 0 is a substitute for external input. See table 12.37.

ON

OFF

OFF

Table 12.37 Output level Select Function

Bit 2	Bit 1	Bit 0	TIOC3B	TIOC4A	TIOC4B	TIOC3D	TIOC4C	TIOC4D
WF	VF	UF	U Phase	V Phase	W Phase	U Phase	V Phase	W Phase
0	0	0	OFF	OFF	OFF	OFF	OFF	OFF
		1	ON	OFF	OFF	OFF	OFF	ON
	1	0	OFF	ON	OFF	ON	OFF	OFF
		1	OFF	ON	OFF	OFF	OFF	ON
1	0	0	OFF	OFF	ON	OFF	ON	OFF

OFF

ON

OFF

Function

OFF

ON

OFF

ON

OFF

OFF

OFF

OFF

OFF

12.3.21 Timer Subcounter (TCNTS)

1

0

1

TCNTS is a 16-bit read-only counter that is used only in complementary PWM mode.

OFF

OFF

OFF

The initial value of TCNTS is H'0000.


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	R	B	B	R	B	B	R	R	R	R	B	R	R	R	R

Note: Accessing the TCNTS in 8-bit units is prohibited. Always access in 16-bit units.

12.3.22 Timer Dead Time Data Register (TDDR)

TDDR is a 16-bit register, used only in complementary PWM mode that specifies the TCNT 3 and TCNT 4 counter offset values. In complementary PWM mode, when the TCNT 3 and TCNT_4 counters are cleared and then restarted, the TDDR register value is loaded into the TCNT 3 counter and the count operation starts.

The initial value of TDDR is H'FFFF.




Accessing the TDDR in 8-bit units is prohibited. Always access in 16-bit units. Note:

12.3.23 Timer Cycle Data Register (TCDR)

TCDR is a 16-bit register used only in complementary PWM mode. Set half the PWM carrier sync value (a value of two times TDDR + 3 or greater) as the TCDR register value. This register is constantly compared with the TCNTS counter in complementary PWM mode, and when a match occurs, the TCNTS counter switches direction (decrement to increment).


The initial value of TCDR is H'FFFF.



Accessing the TCDR in 8-bit units is prohibited. Always access in 16-bit units. Note:

12.3.24 Timer Cycle Buffer Register (TCBR)

TCBR is a 16-bit register used only in complementary PWM mode. It functions as a buffer register for the TCDR register. The TCBR register values are transferred to the TCDR register with the transfer timing set in the TMDR register. The initial value of TCBR is H'FFFF.



Note: Accessing the TCBR in 8-bit units is prohibited. Always access in 16-bit units.

12.3.25 Timer Interrupt Skipping Set Register (TITCR)

TITCR is an 8-bit readable/writable register that enables or disables interrupt skipping and specifies the interrupt skipping count. This module has one TITCR.

Bit:	7	6	5	4	3	2	1	0
	T3AEN	3.	ACOR[2:	0]	T4VEN	4	VCOR[2:	0]
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7	T3AEN	0	R/W	T3AEN
				Enables or disables TGIA_3 interrupt skipping.
				0: TGIA_3 interrupt skipping disabled
				1: TGIA_3 interrupt skipping enabled
6 to 4	3ACOR[2:0]	000	R/W	These bits specify the TGIA_3 interrupt skipping count within the range from 0 to 7.*
				For details, see table 12.38.
3	T4VEN	0	R/W	T4VEN
				Enables or disables TCIV_4 interrupt skipping.
				0: TCIV_4 interrupt skipping disabled
				1: TCIV_4 interrupt skipping enabled

Bit	Bit Name	Initial value	R/W	Description
2 to 0	4VCOR[2:0]	000	R/W	These bits specify the TCIV_4 interrupt skipping count within the range from 0 to 7.*
				For details, see table 12.39.

Note: * When 0 is specified for the interrupt skipping count, no interrupt skipping will be performed. Before changing the interrupt skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter (TICNT).

Table 12.38 Setting of Interrupt Skipping Count by Bits 3ACOR2 to 3ACOR0

Bit 6	Bit 5	Bit 4	_
3ACOR2	3ACOR1	3ACOR0	Description
0	0	0	Does not skip TGIA_3 interrupts.
0	0	1	Sets the TGIA_3 interrupt skipping count to 1.
0	1	0	Sets the TGIA_3 interrupt skipping count to 2.
0	1	1	Sets the TGIA_3 interrupt skipping count to 3.
1	0	0	Sets the TGIA_3 interrupt skipping count to 4.
1	0	1	Sets the TGIA_3 interrupt skipping count to 5.
1	1	0	Sets the TGIA_3 interrupt skipping count to 6.
1	1	1	Sets the TGIA_3 interrupt skipping count to 7.

Table 12.39 Setting of Interrupt Skipping Count by Bits 4VCOR2 to 4VCOR0

Bit 2	Bit 1	Bit 0	
4VCOR2	4VCOR1	4VCOR0	Description
0	0	0	Does not skip TCIV_4 interrupts.
0	0	1	Sets the TCIV_4 interrupt skipping count to 1.
0	1	0	Sets the TCIV_4 interrupt skipping count to 2.
0	1	1	Sets the TCIV_4 interrupt skipping count to 3.
1	0	0	Sets the TCIV_4 interrupt skipping count to 4.
1	0	1	Sets the TCIV_4 interrupt skipping count to 5.
1	1	0	Sets the TCIV_4 interrupt skipping count to 6.
1	1	1	Sets the TCIV_4 interrupt skipping count to 7.

12.3.26 Timer Interrupt Skipping Counter (TITCNT)

TITCNT is an 8-bit readable/writable counter. This module has one TITCNT. TITCNT retains its value even after stopping the count operation of TCNT_3 and TCNT_4.


Bit:	7	6	5	4	3	2	1	0
	-	3.	ACNT[2:	0]	-	4'	VCNT[2:	0]
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

D:	Dit Name	Initial	D/W	De contestion
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0.
6 to 4	3ACNT[2:0]	000	R	TGIA_3 Interrupt Counter
				While the T3AEN bit in TITCR is set to 1, the count in these bits is incremented every time a TGIA_3 interrupt occurs.
				[Clearing conditions]
				 When the 3ACNT2 to 3ACNT0 value in TITCNT matches the 3ACOR2 to 3ACOR0 value in TITCR
				When the T3AEN bit in TITCR is cleared to 0
				 When the 3ACOR2 to 3ACOR0 bits in TITCR are
				cleared to 0
3	_	0	R	Reserved
				This bit is always read as 0.
2 to 0	4VCNT[2:0]	000	R	TCIV_4 Interrupt Counter
				While the T4VEN bit in TITCR is set to 1, the count in these bits is incremented every time a TCIV_4 interrupt occurs.
				[Clearing conditions]
				 When the 4VCNT2 to 4VCNT0 value in TITCNT matches the 4VCOR2 to 4VCOR2 value in TITCR
				When the T4VEN bit in TITCR is cleared to 0
				When the 4VCOR2 to 4VCOR2 bits in TITCR are cleared to 0

Note: To clear the TITCNT, clear the bits T3AEN and T4VEN in TITCR to 0.

12.3.27 Timer Buffer Transfer Set Register (TBTER)

TBTER is an 8-bit readable/writable register that enables or disables transfer from the buffer registers* used in complementary PWM mode to the temporary registers and specifies whether to link the transfer with interrupt skipping operation. This module has one TBTER.



Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	BTE[1:0]	00	R/W	These bits enable or disable transfer from the buffer registers* used in complementary PWM mode to the temporary registers and specify whether to link the transfer with interrupt skipping operation.
				For details, see table 12.40.

Note: * Applicable buffer registers:

TGRC_3, TGRD_3, TGRC_4, TGRD_4, and TCBR

Table 12.40 Setting of Bits BTE1 and BTE0

Bit 1	Bit 0	
BTE1	BTE0	Description
0	0	Enables transfer from the buffer registers to the temporary registers* ¹ and does not link the transfer with interrupt skipping operation.
0	1	Disables transfer from the buffer registers to the temporary registers.
1	0	Links transfer from the buffer registers to the temporary registers with interrupt skipping operation.* ²
1	1	Setting prohibited

Notes: 1. Data is transferred according to the MD3 to MD0 bit setting in TMDR. For details, refer to section 12.4.8, Complementary PWM Mode.

2. When interrupt skipping is disabled (the T3AEN and T4VEN bits are cleared to 0 in the timer interrupt skipping set register (TITCR) or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0)), be sure to disable link of buffer transfer with interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (TBTER) to 0). If link with interrupt skipping is enabled while interrupt skipping is disabled, buffer transfer will not be performed.

12.3.28 Timer Dead Time Enable Register (TDER)

TDER is an 8-bit readable/writable register that controls dead time generation in complementary PWM mode. This module has one TDER in channel 3. TDER must be modified only while TCNT stops.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	TDER
Initial value:	0	0	0	0	0	0	0	1
R/W:	R	R	R	R	R	R	R	R/(W)

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	TDER	1	R/(W)	Dead Time Enable
				Specifies whether to generate dead time.
				0: Does not generate dead time
				1: Generates dead time*
				[Clearing condition]
				• When 0 is written to TDER after reading TDER = 1

Note: * TDDR must be set to 1 or a larger value.

12.3.29 Timer Waveform Control Register (TWCR)

TWCR is an 8-bit readable/writable register that controls the waveform when synchronous counter clearing occurs in TCNT_3 and TCNT_4 in complementary PWM mode and specifies whether to clear the counters at TGRA_3 compare match. The CCE bit and WRE bit in TWCR must be modified only while TCNT stops.

Bit:	7	6	5	4	3	2	1	0
	CCE	-	-	-	-	-	-	WRE
Initial value:	0*	0	0	0	0	0	0	0
R/W:	R/(W)	R	R	R	R	R	R	R/(W)

Note: * Do not set to 1 when complementary PWM mode is not selected.

Bit	Bit Name	Initial Value	R/W	Description
7	CCE	0*	R/(W)	Compare Match Clear Enable
				Specifies whether to clear counters at TGRA_3 compare match in complementary PWM mode.
				0: Does not clear counters at TGRA_3 compare match
				1: Clears counters at TGRA_3 compare match
				[Setting condition]
				• When 1 is written to CCE after reading CCE = 0
6 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
0	WRE	0	R/(W)	Initial Output Suppression Enable
				Selects the waveform output when synchronous counter clearing occurs in complementary PWM mode. The initial output is suppressed only when synchronous clearing occurs within the Tb interval at the trough in complementary PWM mode. When synchronous clearing occurs outside this interval, the initial value specified in TOCR is output regardless of the WRE bit setting. The initial value is also output when synchronous clearing occurs in the Tb interval at the trough immediately after TCNT_3 and TCNT_4 start operation.
				For the Tb interval at the trough in complementary PWM mode, see figure 12.40.
				0: Outputs the initial value specified in TOCR
				1: Suppresses initial output
				[Setting condition]
				• When 1 is written to WRE after reading WRE = 0

Note: * Do not set to 1 when complementary PWM mode is not selected.

12.3.30 Bus Master Interface

The timer counters (TCNT), general registers (TGR), timer subcounter (TCNTS), timer cycle buffer register (TCBR), timer dead time data register (TDDR), timer cycle data register (TCDR), timer A/D converter start request control register (TADCR), timer A/D converter start request cycle set registers (TADCOR), and timer A/D converter start request cycle set buffer registers (TADCOBR) are 16-bit registers. A 16-bit data bus to the bus master enables 16-bit read/writes. 8-bit read/write is not possible. Always access in 16-bit units.

All registers other than the above registers are 8-bit registers. These are connected to the CPU by a 16-bit data bus, so 16-bit read/writes and 8-bit read/writes are both possible.

12.4 Operation

12.4.1 Basic Functions

Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, cycle counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

Always select functions for external pins of this module using the general I/O ports.

(1) Counter Operation

When one of bits CST0 to CST4 in TSTR is set to 1, the TCNT counter for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example.

(a) Example of Count Operation Setting Procedure

Figure 12.4 shows an example of the count operation setting procedure.




Figure 12.4 Example of Counter Operation Setting Procedure

(b) Free-Running Count Operation and Periodic Count Operation:

Immediately after a reset, the TCNT counters of this module are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts upcount operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, this module requests an interrupt. After overflow, TCNT starts counting up again from H'0000.

Figure 12.5 illustrates free-running counter operation.




Figure 12.5 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR0 to CCLR2 in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, this module requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

Figure 12.6 illustrates periodic counter operation.




Figure 12.6 Periodic Counter Operation

(2) Waveform Output by Compare Match

This module can perform 0, 1, or toggle output from the corresponding output pin using compare match.

(a) Example of Setting Procedure for Waveform Output by Compare Match

Figure 12.7 shows an example of the setting procedure for waveform output by compare match




Figure 12.7 Example of Setting Procedure for Waveform Output by Compare Match

(b) Examples of Waveform Output Operation:

Figure 12.8 shows an example of 0 output/1 output.

In this example TCNT has been designated as a free-running counter, and settings have been made such that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.




Figure 12.8 Example of 0 Output/1 Output Operation

Figure 12.9 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.




Figure 12.9 Example of Toggle Output Operation

(3) Input Capture Function

The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge. For channels 0 and 1, it is also possible to specify another channel's counter input clock or compare match signal as the input capture source.

Note: When another channel's counter input clock is used as the input capture input for channels 0 and 1, $P\phi/1$ should not be selected as the counter input clock used for input capture input. Input capture will not be generated if $P\phi/1$ is selected.

(a) Example of Input Capture Operation Setting Procedure

Figure 12.10 shows an example of the input capture operation setting procedure.




Figure 12.10 Example of Input Capture Operation Setting Procedure

(b) Example of Input Capture Operation

Figure 12.11 shows an example of input capture operation.

In this example both rising and falling edges have been selected as the TIOCA pin input capture input edge, the falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT.




Figure 12.11 Example of Input Capture Operation

12.4.2 Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 4 can all be designated for synchronous operation.

(1) Example of Synchronous Operation Setting Procedure

Figure 12.12 shows an example of the synchronous operation setting procedure.




Figure 12.12 Example of Synchronous Operation Setting Procedure

(2) Example of Synchronous Operation

Figure 12.13 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGRB_0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source.

Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGRB_0 compare match, are performed for channel 0 to 2 TCNT counters, and the data set in TGRB_0 is used as the PWM cycle.

For details of PWM modes, see section 12.4.5, PWM Modes.




Figure 12.13 Example of Synchronous Operation

12.4.3 Buffer Operation

Buffer operation, provided for channels 0, 3, and 4, enables TGRC and TGRD to be used as buffer registers. In channel 0, TGRF can also be used as a buffer register.

Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register.

Note: TGRE_0 cannot be designated as an input capture register and can only operate as a compare match register.

Table 12.41 shows the register combinations used in buffer operation.

Table 12.41	Register	Combinations in	Buffer Operation
--------------------	----------	-----------------	-------------------------

Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
	TGRE_0	TGRF_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3
4	TGRA_4	TGRC_4
	TGRB_4	TGRD_4

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is illustrated in figure 12.14.




Figure 12.14 Compare Match Buffer Operation

When TGR is an input capture register

When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in the timer general register is transferred to the buffer register.

This operation is illustrated in figure 12.15.




Figure 12.15 Input Capture Buffer Operation

(1) Example of Buffer Operation Setting Procedure

Figure 12.16 shows an example of the buffer operation setting procedure.




Figure 12.16 Example of Buffer Operation Setting Procedure

(2) Examples of Buffer Operation

(a) When TGR is an output compare register

Figure 12.17 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. In this example, the TTSA bit in TBTM is cleared to 0.

As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time that compare match A occurs.

For details of PWM modes, see section 12.4.5, PWM Modes.




Figure 12.17 Example of Buffer Operation (1)

(b) When TGR is an input capture register

Figure 12.18 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon the occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.




Figure 12.18 Example of Buffer Operation (2)

(3) Selecting Timing for Transfer from Buffer Registers to Timer General Registers in **Buffer Operation**

The timing for transfer from buffer registers to timer general registers can be selected in PWM mode 1 or 2 for channel 0 or in PWM mode 1 for channels 3 and 4 by setting the buffer operation transfer mode registers (TBTM 0, TBTM 3, and TBTM 4). Either compare match (initial setting) or TCNT clearing can be selected for the transfer timing. TCNT clearing as transfer timing is one of the following cases.

- When TCNT overflows (H'FFFF to H'0000)
- When H'0000 is written to TCNT during counting
- When TCNT is cleared to H'0000 under the condition specified in the CCLR2 to CCLR0 bits in TCR

Note: TBTM must be modified only while TCNT stops.

Figure 12.19 shows an operation example in which PWM mode 1 is designated for channel 0 and buffer operation is designated for TGRA 0 and TGRC 0. The settings used in this example are TCNT_0 clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. The TTSA bit in TBTM 0 is set to 1.




Figure 12.19 Example of Buffer Operation When TCNT_0 Clearing is Selected for TGRC_0 to TGRA_0 Transfer Timing

12.4.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 counter clock upon overflow/underflow of TCNT_2 as set in bits TPSC0 to TPSC2 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 12.42 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1, the counter clock setting is invalid and the counters operates independently in phase counting mode.

Table 12.42 Cascaded Combinations

Page 494 of 1910

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2

For simultaneous input capture of TCNT_1 and TCNT_2 during cascaded operation, additional input capture input pins can be specified by the input capture control register (TICCR). The condition for input capture is the detection of an edge in the signal obtained from the logical OR of the signal on the main input pin and the signal on the additional input pin. For details, see (4),

Cascaded Operation Example (c). For input capture in cascade connection, refer to section 12.7.22, Simultaneous Capture of TCNT 1 and TCNT 2 in Cascade Connection.

Table 12.43 show the TICCR setting and input capture input pins.

Table 12.43 TICCR Setting and Input Capture Input Pins

Target Input Capture	TICCR Setting	Input Capture Input Pins
Input capture from TCNT_1 to	I2AE bit = 0 (initial value)	TIOC1A
TGRA_1	I2AE bit = 1	TIOC1A, TIOC2A
Input capture from TCNT_1 to TGRB_1	I2BE bit = 0 (initial value)	TIOC1B
	I2BE bit = 1	TIOC1B, TIOC2B
Input capture from TCNT_2 to TGRA_2	I1AE bit = 0 (initial value)	TIOC2A
	I1AE bit = 1	TIOC2A, TIOC1A
Input capture from TCNT_2 to	I1BE bit = 0 (initial value)	TIOC2B
TGRB_2	I1BE bit = 1	TIOC2B, TIOC1B

(1) Example of Cascaded Operation Setting Procedure

Figure 12.20 shows an example of the setting procedure for cascaded operation.




Figure 12.20 Cascaded Operation Setting Procedure

Cascaded Operation Example (a) (2)

Figure 12.21 illustrates the operation when TCNT_2 overflow/underflow counting has been set for TCNT_1 and phase counting mode has been designated for channel 2.

TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow.




Figure 12.21 Cascaded Operation Example (a)

(3) Cascaded Operation Example (b)

Figure 12.22 illustrates the operation when TCNT_1 and TCNT_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the TIOC2A pin in the TGRA_1 input capture conditions. In this example, the IOA0 to IOA3 bits in TIOR_1 have selected the TIOC1A rising edge for the input capture timing while the IOA0 to IOA3 bits in TIOR_2 have selected the TIOC2A rising edge for the input capture timing.

Under these conditions, the rising edge of both TIOC1A and TIOC2A is used for the TGRA_1 input capture condition. For the TGRA_2 input capture condition, the TIOC2A rising edge is used.




Figure 12.22 Cascaded Operation Example (b)

(4) Cascaded Operation Example (c)

Figure 12.23 illustrates the operation when TCNT 1 and TCNT 2 have been cascaded and the I2AE and I1AE bits in TICCR have been set to 1 to include the TIOC2A and TIOC1A pins in the TGRA 1 and TGRA 2 input capture conditions, respectively. In this example, the IOA0 to IOA3 bits in both TIOR 1 and TIOR 2 have selected both the rising and falling edges for the input capture timing. Under these conditions, the ORed result of TIOC1A and TIOC2A input is used for the TGRA 1 and TGRA 2 input capture conditions.




Figure 12.23 Cascaded Operation Example (c)

(5) Cascaded Operation Example (d)

Figure 12.24 illustrates the operation when TCNT_1 and TCNT_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the TIOC2A pin in the TGRA_1 input capture conditions. In this example, the IOA0 to IOA3 bits in TIOR_1 have selected TGRA_0 compare match or input capture occurrence for the input capture timing while the IOA0 to IOA3 bits in TIOR_2 have selected the TIOC2A rising edge for the input capture timing.

Under these conditions, as TIOR_1 has selected TGRA_0 compare match or input capture occurrence for the input capture timing, the TIOC2A edge is not used for TGRA_1 input capture condition although the I2AE bit in TICCR has been set to 1.




Figure 12.24 Cascaded Operation Example (d)

12.4.5 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. The output level can be selected as 0, 1, or toggle output in response to a compare match of each TGR.

TGR registers settings can be used to output a PWM waveform in the range of 0% to 100% duty.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The output specified by bits IOA0 to IOA3 and IOC0 to IOC3 in TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB0 to IOB3 and IOD0 to IOD3 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 8-phase PWM output is possible.

• PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a cycle register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 8-phase PWM output is possible in combination use with synchronous operation.

The correspondence between PWM output pins and registers is shown in table 12.44.

Table 12.44 PWM Output Registers and Output Pins

Channel	Registers	PWM Mode 1	PWM Mode 2
0	TGRA_0	TIOC0A	TIOC0A
	TGRB_0		TIOC0B
	TGRC_0	TIOC0C	TIOC0C
	TGRD_0		TIOC0D
1	TGRA_1	TIOC1A	TIOC1A
	TGRB_1		TIOC1B
2	TGRA_2	TIOC2A	TIOC2A
	TGRB_2		TIOC2B
3	TGRA_3	TIOC3A	Cannot be set
	TGRB_3		Cannot be set
	TGRC_3	TIOC3C	Cannot be set
	TGRD_3		Cannot be set
4	TGRA_4	TIOC4A	Cannot be set
	TGRB_4		Cannot be set
	TGRC_4	TIOC4C	Cannot be set
	TGRD_4		Cannot be set

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set.

(1) Example of PWM Mode Setting Procedure

Figure 12.25 shows an example of the PWM mode setting procedure.




Figure 12.25 Example of PWM Mode Setting Procedure

(2) Examples of PWM Mode Operation

Figure 12.26 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in the TGRB registers are used as the duty levels.




Figure 12.26 Example of PWM Mode Operation (1)

Figure 12.27 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGRB_1 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_0 to TGRD_0, TGRA_1), outputting a 5-phase PWM waveform.

In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other TGRs are used as the duty levels.




Figure 12.27 Example of PWM Mode Operation (2)

Figure 12.28 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode.




Figure 12.28 Example of PWM Mode Operation (3)

12.4.6 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT is incremented/decremented accordingly. This mode can be set for channels 1 and 2.

When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC0 to TPSC2 and bits CKEG0 and CKEG1 in TCR. However, the functions of bits CCLR0 and CCLR1 in TCR, and of TIOR, TIER, and TGR, are valid, and input capture/compare match and interrupt functions can be used.

This can be used for two-phase encoder pulse input.

If overflow occurs when TCNT is counting up, the TCFV flag in TSR is set; if underflow occurs when TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag reveals whether TCNT is counting up or down.

Table 12.45 shows the correspondence between external clock pins and channels.

Table 12.45 Phase Counting Mode Clock Input Pins

	Exte	rnal Clock Pins	
Channels	A-Phase	B-Phase	
When channel 1 is set to phase counting mode	TCLKA	TCLKB	
When channel 2 is set to phase counting mode	TCLKC	TCLKD	

(1) Example of Phase Counting Mode Setting Procedure

Figure 12.29 shows an example of the phase counting mode setting procedure.




Figure 12.29 Example of Phase Counting Mode Setting Procedure

(2) Examples of Phase Counting Mode Operation

In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes, according to the count conditions.

(a) Phase counting mode 1

Figure 12.30 shows an example of phase counting mode 1 operation, and table 12.46 summarizes the TCNT up/down-count conditions.




Figure 12.30 Example of Phase Counting Mode 1 Operation

Table 12.46 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level	<u>_</u>	Up-count
Low level	T _	
	Low level	
<u>T</u> _	High level	
High level	7_	Down-count
Low level		
<u>_</u>	High level	
7_	Low level	

[Legend]

Rising edge Falling edge

(b) Phase counting mode 2

Figure 12.31 shows an example of phase counting mode 2 operation, and table 12.47 summarizes the TCNT up/down-count conditions.




Figure 12.31 Example of Phase Counting Mode 2 Operation

Table 12.47 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level		Don't care
	Low level	Don't care
7_	High level	Up-count
High level	~ _	Don't care
Low level		Don't care
<u></u>	High level	Don't care
7_	Low level	Down-count

[Legend]

_**√**: Rising edge

: Falling edge

(c) Phase counting mode 3

Figure 12.32 shows an example of phase counting mode 3 operation, and table 12.48 summarizes the TCNT up/down-count conditions.




Figure 12.32 Example of Phase Counting Mode 3 Operation

Table 12.48 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level	T.	Don't care
<u></u>	Low level	Don't care
<u></u>	High level	Up-count
High level	T_	Down-count
Low level		Don't care
<u></u>	High level	Don't care
<u></u>	Low level	Don't care

[Legend]

☐: Rising edge
☐: Falling edge

(d) Phase counting mode 4

Figure 12.33 shows an example of phase counting mode 4 operation, and table 12.49 summarizes the TCNT up/down-count conditions.




Figure 12.33 Example of Phase Counting Mode 4 Operation

Table 12.49 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level	T_	
<u></u>	Low level	Don't care
7_	High level	
High level	T_	Down-count
Low level	_	
	High level	Don't care
1	Low level	

[Legend]

L: Falling edge

(3) Phase Counting Mode Application Example

Figure 12.34 shows an example in which channel 1 is in phase counting mode, and channel 1 is coupled with channel 0 to input servo motor 2-phase encoder pulses in order to detect position or speed.

Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to TCLKA and TCLKB.

Channel 0 operates with TCNT counter clearing by TGRC_0 compare match; TGRA_0 and TGRC 0 are used for the compare match function and are set with the speed control period and position control period. TGRB 0 is used for input capture, with TGRB 0 and TGRD 0 operating in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input capture source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected.

TGRA 1 and TGRB 1 for channel 1 are designated for input capture, and channel 0 TGRA 0 and TGRC 0 compare matches are selected as the input capture source and store the up/down-counter values for the control periods.

This procedure enables the accurate detection of position and speed.




Figure 12.34 Phase Counting Mode Application Example

12.4.7 Reset-Synchronized PWM Mode

In the reset-synchronized PWM mode, three-phase output of positive and negative PWM waveforms that share a common wave transition point can be obtained by combining channels 3 and 4.

When set for reset-synchronized PWM mode, the TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, and TIOC4D pins function as PWM output pins and TCNT3 functions as an upcounter.

Table 12.50 shows the PWM output pins used. Table 12.51 shows the settings of the registers.

Table 12.50 Output Pins for Reset-Synchronized PWM Mode

Channel	Output Pin	Description
3	TIOC3B	PWM output pin 1
	TIOC3D	PWM output pin 1' (negative-phase waveform of PWM output 1)
4	TIOC4A	PWM output pin 2
	TIOC4C	PWM output pin 2' (negative-phase waveform of PWM output 2)
	TIOC4B	PWM output pin 3
	TIOC4D	PWM output pin 3' (negative-phase waveform of PWM output 3)

Table 12.51 Register Settings for Reset-Synchronized PWM Mode

Register	Description of Setting
TCNT_3	Initial setting of H'0000
TCNT_4	Initial setting of H'0000
TGRA_3	Set count cycle for TCNT_3
TGRB_3	Sets the turning point for PWM waveform output by the TIOC3B and TIOC3D pins
TGRA_4	Sets the turning point for PWM waveform output by the TIOC4A and TIOC4C pins
TGRB_4	Sets the turning point for PWM waveform output by the TIOC4B and TIOC4D pins

(1) Procedure for Selecting the Reset-Synchronized PWM Mode

Figure 12.35 shows an example of procedure for selecting the reset synchronized PWM mode.




Figure 12.35 Procedure for Selecting Reset-Synchronized PWM Mode

(2) Reset-Synchronized PWM Mode Operation

Figure 12.36 shows an example of operation in the reset-synchronized PWM mode. TCNT 3 and TCNT 4 operate as upcounters. The counter is cleared when a TCNT 3 and TGRA 3 comparematch occurs, and then begins incrementing from H'0000. The PWM output pin output toggles with each occurrence of a TGRB 3, TGRA 4, TGRB 4 compare-match, and upon counter clears.




Figure 12.36 Reset-Synchronized PWM Mode Operation Example (When TOCR's OLSN = 1 and OLSP = 1)

12.4.8 Complementary PWM Mode

In the complementary PWM mode, three-phase output of non-overlapping positive and negative PWM waveforms can be obtained by combining channels 3 and 4. PWM waveforms without non-overlapping interval are also available.

In complementary PWM mode, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D pins function as PWM output pins, the TIOC3A pin can be set for toggle output synchronized with the PWM period. TCNT 3 and TCNT 4 function as up/down counters.

Table 12.52 shows the PWM output pins used. Table 12.53 shows the settings of the registers used.

Table 12.52 Output Pins for Complementary PWM Mode

Channel	Output Pin	Description
3	TIOC3A	Toggle output synchronized with PWM period (or I/O port)
	TIOC3B	PWM output pin 1
	TIOC3C	I/O port*
	TIOC3D	PWM output pin 1' (non-overlapping negative-phase waveform of PWM output 1; PWM output without non-overlapping interval is also available)
4	TIOC4A	PWM output pin 2
	TIOC4B	PWM output pin 3
	TIOC4C	PWM output pin 2' (non-overlapping negative-phase waveform of PWM output 2; PWM output without non-overlapping interval is also available)
	TIOC4D	PWM output pin 3' (non-overlapping negative-phase waveform of PWM output 3; PWM output without non-overlapping interval is also available)

Note: * Avoid setting the TIOC3C pin as a timer I/O pin in the complementary PWM mode.

Table 12.53 Register Settings for Complementary PWM Mode

Channel	Counter/Register	Description	Read/Write from CPU
3	TCNT_3	Start of up-count from value set in dead time register	Maskable by TRWER setting*
	TGRA_3	Set TCNT_3 upper limit value (1/2 carrier cycle + dead time)	Maskable by TRWER setting*
	TGRB_3	PWM output 1 compare register	Maskable by TRWER setting*
	TGRC_3	TGRA_3 buffer register	Always readable/writable
	TGRD_3	PWM output 1/TGRB_3 buffer register	Always readable/writable
4	TCNT_4	Up-count start, initialized to H'0000	Maskable by TRWER setting*
	TGRA_4	PWM output 2 compare register	Maskable by TRWER setting*
	TGRB_4	PWM output 3 compare register	Maskable by TRWER setting*
	TGRC_4	PWM output 2/TGRA_4 buffer register	Always readable/writable
	TGRD_4	PWM output 3/TGRB_4 buffer register	Always readable/writable
Timer dead (TDDR)	d time data register	Set TCNT_4 and TCNT_3 offset value (dead time value)	Maskable by TRWER setting*
Timer cycl (TCDR)	e data register	Set TCNT_4 upper limit value (1/2 carrier cycle)	Maskable by TRWER setting*
Timer cycl (TCBR)	e buffer register	TCDR buffer register	Always readable/writable
Subcounte	er (TCNTS)	Subcounter for dead time generation	Read-only
Temporary	register 1 (TEMP1)	PWM output 1/TGRB_3 temporary register	Not readable/writable
Temporary	/ register 2 (TEMP2)	PWM output 2/TGRA_4 temporary register	Not readable/writable
Temporary	/ register 3 (TEMP3)	PWM output 3/TGRB_4 temporary register	Not readable/writable

Note: * Access can be enabled or disabled according to the setting of bit 0 (RWE) in TRWER (timer read/write enable register).




Figure 12.37 Block Diagram of Channels 3 and 4 in Complementary PWM Mode

(1) Example of Complementary PWM Mode Setting Procedure

An example of the complementary PWM mode setting procedure is shown in figure 12.38.




Figure 12.38 Example of Complementary PWM Mode Setting Procedure

(2) Outline of Complementary PWM Mode Operation

In complementary PWM mode, 6-phase PWM output is possible. Figure 12.39 illustrates counter operation in complementary PWM mode, and figure 12.40 shows an example of complementary PWM mode operation.

(a) Counter Operation

In complementary PWM mode, three counters—TCNT_3, TCNT_4, and TCNTS—perform up/down-count operations.

TCNT_3 is automatically initialized to the value set in TDDR when complementary PWM mode is selected and the CST bit in TSTR is 0.

When the CST bit is set to 1, TCNT_3 counts up to the value set in TGRA_3, then switches to down-counting when it matches TGRA_3. When the TCNT3 value matches TDDR, the counter switches to up-counting, and the operation is repeated in this way.

TCNT 4 is initialized to H'0000.

When the CST bit is set to 1, TCNT4 counts up in synchronization with TCNT_3, and switches to down-counting when it matches TCDR. On reaching H'0000, TCNT4 switches to up-counting, and the operation is repeated in this way.

TCNTS is a read-only counter. It need not be initialized.

When TCNT_3 matches TCDR during TCNT_3 and TCNT_4 up/down-counting, down-counting is started, and when TCNTS matches TCDR, the operation switches to up-counting. When TCNTS matches TGRA_3, it is cleared to H'0000.

When TCNT_4 matches TDDR during TCNT_3 and TCNT_4 down-counting, up-counting is started, and when TCNTS matches TDDR, the operation switches to down-counting. When TCNTS reaches H'0000, it is set with the value in TGRA_3.

TCNTS is compared with the compare register and temporary register in which the PWM duty is set during the count operation only.




Figure 12.39 Complementary PWM Mode Counter Operation

Register Operation (b)

In complementary PWM mode, nine registers are used, comprising compare registers, buffer registers, and temporary registers. Figure 12.40 shows an example of complementary PWM mode operation.

The registers which are constantly compared with the counters to perform PWM output are TGRB 3, TGRA 4, and TGRB 4. When these registers match the counter, the value set in bits OLSN and OLSP in the timer output control register (TOCR) is output.

The buffer registers for these compare registers are TGRD_3, TGRC_4, and TGRD_4.

Between a buffer register and compare register there is a temporary register. The temporary registers cannot be accessed by the CPU.

Data in a compare register is changed by writing the new data to the corresponding buffer register. The buffer registers can be read or written at any time.

The data written to a buffer register is constantly transferred to the temporary register in the Ta interval. Data is not transferred to the temporary register in the Tb interval. Data written to a buffer register in this interval is transferred to the temporary register at the end of the Tb interval.

The value transferred to a temporary register is transferred to the compare register when TCNTS for which the Tb interval ends matches TGRA_3 when counting up, or H'0000 when counting down. The timing for transfer from the temporary register to the compare register can be selected with bits MD3 to MD0 in the timer mode register (TMDR). Figure 12.40 shows an example in which the mode is selected in which the change is made in the trough.

In the tb interval (tb1 in figure 12.40) in which data transfer to the temporary register is not performed, the temporary register has the same function as the compare register, and is compared with the counter. In this interval, therefore, there are two compare match registers for one-phase output, with the compare register containing the pre-change data, and the temporary register containing the new data. In this interval, the three counters—TCNT_3, TCNT_4, and TCNTS—and two registers—compare register and temporary register—are compared, and PWM output controlled accordingly.




Figure 12.40 Example of Complementary PWM Mode Operation

(c) Initialization

In complementary PWM mode, there are six registers that must be initialized. In addition, there is a register that specifies whether to generate dead time (it should be used only when dead time generation should be disabled).

Before setting complementary PWM mode with bits MD3 to MD0 in the timer mode register (TMDR), the following initial register values must be set.

TGRC_3 operates as the buffer register for TGRA_3, and should be set with 1/2 the PWM carrier cycle + dead time Td. The timer cycle buffer register (TCBR) operates as the buffer register for the timer cycle data register (TCDR), and should be set with 1/2 the PWM carrier cycle. Set dead time Td in the timer dead time data register (TDDR).

When dead time is not needed, the TDER bit in the timer dead time enable register (TDER) should be cleared to 0, TGRC_3 and TGRA_3 should be set to 1/2 the PWM carrier cycle + 1, and TDDR should be set to 1.

Set the respective initial PWM duty values in buffer registers TGRD 3, TGRC 4, and TGRD 4.

The values set in the five buffer registers excluding TDDR are transferred simultaneously to the corresponding compare registers when complementary PWM mode is set.

Set TCNT_4 to H'0000 before setting complementary PWM mode.

Table 12.54 Registers and Counters Requiring Initialization

Register/Counter	Set Value
TGRC_3	1/2 PWM carrier cycle + dead time Td (1/2 PWM carrier cycle + 1 when dead time generation is disabled by TDER)
TDDR	Dead time Td (1 when dead time generation is disabled by TDER)
TCBR	1/2 PWM carrier cycle
TGRD_3, TGRC_4, TGRD_4	Initial PWM duty value for each phase
TCNT_4	H'0000

Note: The TGRC_3 set value must be the sum of 1/2 the PWM carrier cycle set in TCBR and dead time Td set in TDDR. When dead time generation is disabled by TDER, TGRC_3 must be set to 1/2 the PWM carrier cycle + 1.

(d) **PWM Output Level Setting**

In complementary PWM mode, the PWM pulse output level is set with bits OLSN and OLSP in timer output control register 1 (TOCR1) or bits OLS1P to OLS3P and OLS1N to OLS3N in timer output control register 2 (TOCR2).

The output level can be set for each of the three positive phases and three negative phases of 6phase output.

Complementary PWM mode should be cleared before setting or changing output levels.

Dead Time Setting (e)

In complementary PWM mode, PWM pulses are output with a non-overlapping relationship between the positive and negative phases. This non-overlap time is called the dead time.

The non-overlap time is set in the timer dead time data register (TDDR). The value set in TDDR is used as the TCNT 3 counter start value, and creates non-overlap between TCNT 3 and TCNT 4. Complementary PWM mode should be cleared before changing the contents of TDDR.

Dead Time Suppressing (f)

Dead time generation is suppressed by clearing the TDER bit in the timer dead time enable register (TDER) to 0. TDER can be cleared to 0 only when 0 is written to it after reading TDER = 1.

TGRA 3 and TGRC 3 should be set to 1/2 PWM carrier cycle + 1 and the timer dead time data register (TDDR) should be set to 1.

By the above settings, PWM waveforms without dead time can be obtained. Figure 12.41 shows an example of operation without dead time.




Figure 12.41 Example of Operation without Dead Time

(g) PWM Cycle Setting

In complementary PWM mode, the PWM pulse cycle is set in two registers—TGRA 3, in which the TCNT 3 upper limit value is set, and TCDR, in which the TCNT 4 upper limit value is set. The settings should be made so as to achieve the following relationship between these two registers:

With dead time: TGRA 3 set value = TCDR set value + TDDR set value

TCDR set value > two times TDDR + 2

Without dead time: TGRA 3 set value = TCDR set value + 1

TCDR set value > 4

The TGRA_3 and TCDR settings are made by setting the values in buffer registers TGRC_3 and TCBR. The values set in TGRC 3 and TCBR are transferred simultaneously to TGRA 3 and TCDR in accordance with the transfer timing selected with bits MD3 to MD0 in the timer mode register (TMDR).

The updated PWM cycle is reflected from the next cycle when the data update is performed at the crest, and from the current cycle when performed in the trough. Figure 12.42 illustrates the operation when the PWM cycle is updated at the crest.

See (h) Register Data Updating, for the method of updating the data in each buffer register.




Figure 12.42 Example of PWM Cycle Updating

(h) Register Data Updating

In complementary PWM mode, the buffer register is used to update the data in a compare register. The update data can be written to the buffer register at any time. There are five PWM duty and carrier cycle registers that have buffer registers and can be updated during operation.

There is a temporary register between each of these registers and its buffer register. When subcounter TCNTS is not counting, if buffer register data is updated, the temporary register value is also rewritten. Transfer is not performed from buffer registers to temporary registers when TCNTS is counting; in this case, the value written to a buffer register is transferred after TCNTS halts.

The temporary register value is transferred to the compare register at the data update timing set with bits MD3 to MD0 in the timer mode register (TMDR). Figure 12.43 shows an example of data updating in complementary PWM mode. This example shows the mode in which data updating is performed at both the counter crest and trough.

When rewriting buffer register data, a write to TGRD_4 must be performed at the end of the update. Data transfer from the buffer registers to the temporary registers is performed simultaneously for all five registers after the write to TGRD_4.

A write to TGRD_4 must be performed after writing data to the registers to be updated, even when not updating all five registers, or when updating the TGRD_4 data. In this case, the data written to TGRD_4 should be the same as the data prior to the write operation.




Figure 12.43 Example of Data Update in Complementary PWM Mode

(i) Initial Output in Complementary PWM Mode

In complementary PWM mode, the initial output is determined by the setting of bits OLSN and OLSP in timer output control register 1 (TOCR1) or bits OLS1N to OLS3N and OLS1P to OLS3P in timer output control register 2 (TOCR2).

This initial output is the PWM pulse non-active level, and is output from when complementary PWM mode is set with the timer mode register (TMDR) until TCNT_4 exceeds the value set in the dead time register (TDDR). Figure 12.44 shows an example of the initial output in complementary PWM mode.

An example of the waveform when the initial PWM duty value is smaller than the TDDR value is shown in figure 12.45.




Figure 12.44 Example of Initial Output in Complementary PWM Mode (1)




Figure 12.45 Example of Initial Output in Complementary PWM Mode (2)

(j) Complementary PWM Mode PWM Output Generation Method

In complementary PWM mode, 3-phase output is performed of PWM waveforms with a non-overlap time between the positive and negative phases. This non-overlap time is called the dead time.

A PWM waveform is generated by output of the output level selected in the timer output control register in the event of a compare-match between a counter and compare register. While TCNTS is counting, compare register and temporary register values are simultaneously compared to create consecutive PWM pulses from 0 to 100%. The relative timing of on and off compare-match occurrence may vary, but the compare-match that turns off each phase takes precedence to secure the dead time and ensure that the positive phase and negative phase on times do not overlap. Figures 12.46 to 12.48 show examples of waveform generation in complementary PWM mode.

The positive phase/negative phase off timing is generated by a compare-match with the solid-line counter, and the on timing by a compare-match with the dotted-line counter operating with a delay of the dead time behind the solid-line counter. In the T1 period, compare-match $\bf a$ that turns off the negative phase has the highest priority, and compare-matches occurring prior to $\bf a$ are ignored. In the T2 period, compare-match $\bf c$ that turns off the positive phase has the highest priority, and compare-matches occurring prior to $\bf c$ are ignored.

In normal cases, compare-matches occur in the order $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$ (or $\mathbf{c} \to \mathbf{d} \to \mathbf{a'} \to \mathbf{b'}$), as shown in figure 12.46.

If compare-matches deviate from the $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$ order, since the time for which the negative phase is off is less than twice the dead time, the figure shows the positive phase is not being turned on. If compare-matches deviate from the $\mathbf{c} \to \mathbf{d} \to \mathbf{a'} \to \mathbf{b'}$ order, since the time for which the positive phase is off is less than twice the dead time, the figure shows the negative phase is not being turned on.

If compare-match \mathbf{c} occurs first following compare-match \mathbf{a} , as shown in figure 12.47, compare-match \mathbf{b} is ignored, and the negative phase is turned on by compare-match \mathbf{d} . This is because turning off of the positive phase has priority due to the occurrence of compare-match \mathbf{c} (positive phase off timing) before compare-match \mathbf{b} (positive phase on timing) (consequently, the waveform does not change since the positive phase goes from off to off).

Similarly, in the example in figure 12.48, compare-match \mathbf{a}' with the new data in the temporary register occurs before compare-match \mathbf{c} , but other compare-matches occurring up to \mathbf{c} , which turns off the positive phase, are ignored. As a result, the negative phase is not turned on.

Thus, in complementary PWM mode, compare-matches at turn-off timings take precedence, and turn-on timing compare-matches that occur before a turn-off timing compare-match are ignored.




Figure 12.46 Example of Complementary PWM Mode Waveform Output (1)




Figure 12.47 Example of Complementary PWM Mode Waveform Output (2)




Figure 12.48 Example of Complementary PWM Mode Waveform Output (3)




Figure 12.49 Example of Complementary PWM Mode 0% and 100% Waveform Output (1)




Figure 12.50 Example of Complementary PWM Mode 0% and 100% Waveform Output (2)




Figure 12.51 Example of Complementary PWM Mode 0% and 100% Waveform Output (3)




Figure 12.52 Example of Complementary PWM Mode 0% and 100% Waveform Output (4)




Figure 12.53 Example of Complementary PWM Mode 0% and 100% Waveform Output (5)

(k) Complementary PWM Mode 0% and 100% Duty Output

In complementary PWM mode, 0% and 100% duty cycles can be output as required. Figures 12.49 to 12.53 show output examples.

100% duty output is performed when the compare register value is set to H'0000. The waveform in this case has a positive phase with a 100% on-state. 0% duty output is performed when the compare register value is set to the same value as TGRA_3. The waveform in this case has a positive phase with a 100% off-state.

On and off compare-matches occur simultaneously, but if a turn-on compare-match and turn-off compare-match for the same phase occur simultaneously, both compare-matches are ignored and the waveform does not change.

(l) Toggle Output Synchronized with PWM Cycle

In complementary PWM mode, toggle output can be performed in synchronization with the PWM carrier cycle by setting the PSYE bit to 1 in the timer output control register (TOCR). An example of a toggle output waveform is shown in figure 12.54.

This output is toggled by a compare-match between TCNT_3 and TGRA_3 and a compare-match between TCNT4 and H'0000.

The output pin for this toggle output is the TIOC3A pin. The initial output is 1.




Figure 12.54 Example of Toggle Output Waveform Synchronized with PWM Output

(m) Counter Clearing by Another Channel

In complementary PWM mode, by setting a mode for synchronization with another channel by means of the timer synchronous register (TSYR), and selecting synchronous clearing with bits CCLR2 to CCLR0 in the timer control register (TCR), it is possible to have TCNT_3, TCNT_4, and TCNTS cleared by another channel.

Figure 12.55 illustrates the operation.

Use of this function enables counter clearing and restarting to be performed by means of an external signal.




Figure 12.55 Counter Clearing Synchronized with Another Channel

(n) Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Setting the WRE bit in TWCR to 1 suppresses initial output when synchronous counter clearing occurs in the Tb interval at the trough in complementary PWM mode and controls abrupt change in duty cycle at synchronous counter clearing.

Initial output suppression is applicable only when synchronous clearing occurs in the Tb interval at the trough as indicated by (10) or (11) in figure 12.56. When synchronous clearing occurs outside that interval, the initial value specified by the OLS bits in TOCR is output. Even in the Tb interval at the trough, if synchronous clearing occurs in the initial value output period (indicated by (1) in figure 12.56) immediately after the counters start operation, initial value output is not suppressed.

When using the initial output suppression function, make sure to set compare registers TGRB_3, TGRA 4, and TGRB 4 to a value twice or more the setting of dead time data register TDDR. If synchronous clearing occurs with the compare registers set to a value less than twice the setting of TDDR, the PWM output dead time may be too short (or nonexistent) or illegal active-level PWM negative-phase output may occur during the initial output suppression interval. For details, see section 12.7.23, Notes on Output Waveform Control During Synchronous Counter Clearing in Complementary PWM Mode.




Figure 12.56 Timing for Synchronous Counter Clearing

- Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode
 - An example of the procedure for setting output waveform control at synchronous counter clearing in complementary PWM mode is shown in figure 12.57.




Figure 12.57 Example of Procedure for Setting Output Waveform Control at Synchronous **Counter Clearing in Complementary PWM Mode**

 Examples of Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Figures 12.58 to 12.61 show examples of output waveform control in which this module operates in complementary PWM mode and synchronous counter clearing is generated while the WRE bit in TWCR is set to 1. In the examples shown in figures 12.58 to 12.61, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figure 12.56, respectively.




Figure 12.58 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 12.56; Bit WRE of TWCR is 1)




Figure 12.59 Example of Synchronous Clearing in Interval Tb at Crest (Timing (6) in Figure 12.56; Bit WRE of TWCR is 1)




Figure 12.60 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 12.56; Bit WRE of TWCR is 1)




Figure 12.61 Example of Synchronous Clearing in Interval Tb at Trough (Timing (11) in Figure 12.56; Bit WRE of TWCR is 1)

(o) Counter Clearing by TGRA_3 Compare Match

In complementary PWM mode, by setting the CCE bit in the timer waveform control register (TWCR), it is possible to have TCNT_3, TCNT_4, and TCNTS cleared by TGRA_3 compare match.

Figure 12.62 illustrates an operation example.

Notes: 1. Use this function only in complementary PWM mode 1 (transfer at crest)

- 2. Do not specify synchronous clearing by another channel (do not set the SYNC0 to SYNC4 bits in the timer synchronous register (TSYR) to 1).
- 3. Do not set the PWM duty value to H'0000.
- 4. Do not set the PSYE bit in timer output control register 1 (TOCR1) to 1.




Figure 12.62 Example of Counter Clearing Operation by TGRA_3 Compare Match

(p) Example of AC Synchronous Motor (Brushless DC Motor) Drive Waveform Output

In complementary PWM mode, a brushless DC motor can easily be controlled using the timer gate control register (TGCR). Figures 12.63 to 12.66 show examples of brushless DC motor drive waveforms created using TGCR.

When output phase switching for a 3-phase brushless DC motor is performed by means of external signals detected with a Hall element, etc., clear the FB bit in TGCR to 0. In this case, the external signals indicating the polarity position are input to channel 0 timer input pins TIOC0A, TIOC0B, and TIOC0C (set with the general I/O ports). When an edge is detected at pin TIOC0A, TIOC0B, or TIOC0C, the output on/off state is switched automatically.

When the FB bit is 1, the output on/off state is switched when the UF, VF, or WF bit in TGCR is cleared to 0 or set to 1.

The drive waveforms are output from the complementary PWM mode 6-phase output pins. With this 6-phase output, in the case of on output, it is possible to use complementary PWM mode output and perform chopping output by setting the N bit or P bit to 1. When the N bit or P bit is 0, level output is selected.

The 6-phase output active level (on output level) can be set with the OLSN and OLSP bits in the timer output control register (TOCR) regardless of the setting of the N and P bits.




Figure 12.63 Example of Output Phase Switching by External Input (1)




Figure 12.64 Example of Output Phase Switching by External Input (2)




Figure 12.65 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (1)




Figure 12.66 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (2)

(q) A/D Converter Start Request Setting

In complementary PWM mode, an A/D converter start request can be issued using a TGRA_3 compare-match, TCNT_4 underflow (trough), or compare-match on a channel other than channels 3 and 4.

When start requests using a TGRA_3 compare-match are specified, A/D conversion can be started at the crest of the TCNT_3 count.

A/D converter start requests can be set by setting the TTGE bit to 1 in the timer interrupt enable register (TIER). To issue an A/D converter start request at a TCNT_4 underflow (trough), set the TTGE2 bit in TIER_4 to 1.

(3) Interrupt Skipping in Complementary PWM Mode

Interrupts TGIA_3 (at the crest) and TCIV_4 (at the trough) in channels 3 and 4 can be skipped up to seven times by making settings in the timer interrupt skipping set register (TITCR).

Transfers from a buffer register to a temporary register or a compare register can be skipped in coordination with interrupt skipping by making settings in the timer buffer transfer register (TBTER). For the linkage with buffer registers, refer to description (c), Buffer Transfer Control Linked with Interrupt Skipping, below.

A/D converter start requests generated by the A/D converter start request delaying function can also be skipped in coordination with interrupt skipping by making settings in the timer A/D converter request control register (TADCR). For the linkage with the A/D converter start request delaying function, refer to section 12.4.9, A/D Converter Start Request Delaying Function.

The setting of the timer interrupt skipping setting register (TITCR) must be done while the TGIA_3 and TCIV_4 interrupt requests are disabled by the settings of TIER_3 and TIER_4 along with under the conditions in which TGFA_3 and TCFV_4 flag settings by compare match never occur. Before changing the skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter.

(a) Example of Interrupt Skipping Operation Setting Procedure

Figure 12.67 shows an example of the interrupt skipping operation setting procedure. Figure 12.68 shows the periods during which interrupt skipping count can be changed.




Figure 12.67 Example of Interrupt Skipping Operation Setting Procedure




Figure 12.68 Periods during which Interrupt Skipping Count can be Changed

Example of Interrupt Skipping Operation (b)

Figure 12.69 shows an example of TGIA 3 interrupt skipping in which the interrupt skipping count is set to three by the 3ACOR bit and the T3AEN bit is set to 1 in the timer interrupt skipping set register (TITCR).




Figure 12.69 Example of Interrupt Skipping Operation

(c) Buffer Transfer Control Linked with Interrupt Skipping

In complementary PWM mode, whether to transfer data from a buffer register to a temporary register and whether to link the transfer with interrupt skipping can be specified with the BTE1 and BTE0 bits in the timer buffer transfer set register (TBTER).

Figure 12.70 shows an example of operation when buffer transfer is suppressed (BTE1 = 0 and BTE0 = 1). While this setting is valid, data is not transferred from the buffer register to the temporary register.

Figure 12.71 shows an example of operation when buffer transfer is linked with interrupt skipping (BTE1 = 1 and BET0 = 0). While this setting is valid, data is not transferred from the buffer register to the temporary register outside the buffer transfer-enabled period. Depending on the rewrite timing from the interrupt generation to the buffer register, there are two types of the transfer timing such as from the buffer register to the temporary register and from the temporary register to the general register.

Note that the buffer transfer-enabled period depends on the T3AEN and T4VEN bit settings in the timer interrupt skipping set register (TITCR). Figure 12.72 shows the relationship between the T3AEN and T4VEN bit settings in TITCR and buffer transfer-enabled period.

Note: This function must always be used in combination with interrupt skipping.

When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), make sure that buffer transfer is not linked with interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (TBTER) to 0). If buffer transfer is linked with interrupt skipping while interrupt skipping is disabled, buffer transfer is never performed.




Figure 12.70 Example of Operation when Buffer Transfer is Suppressed (BTE1 = 0 and BTE0 = 1)




Figure 12.71 Example of Operation when Buffer Transfer is Linked with Interrupt Skipping (BTE1 = 1 and BTE0 = 0)




Figure 12.72 Relationship between Bits T3AEN and T4VEN in TITCR and Buffer Transfer-Enabled Period

(4) Complementary PWM Mode Output Protection Function

Complementary PWM mode output has the following protection function.

(a) Register and counter miswrite prevention function

With the exception of the buffer registers, which can be rewritten at any time, access by the CPU can be enabled or disabled for the mode registers, control registers, compare registers, and counters used in complementary PWM mode by means of the RWE bit in the timer read/write enable register (TRWER). The applicable registers are some (21 in total) of the registers in channels 3 and 4 shown in the following:

• TCR_3 and TCR_4, TMDR_3 and TMDR_4, TIORH_3 and TIORH_4, TIORL_3 and TIORL_4, TIER_3 and TIER_4, TCNT_3 and TCNT_4, TGRA_3 and TGRA_4, TGRB_3 and TGRB_4, TOER, TOCR, TGCR, TCDR, and TDDR.

This function enables miswriting due to CPU runaway to be prevented by disabling CPU access to the mode registers, control registers, and counters. When the applicable registers are read in the access-disabled state, undefined values are returned. Writing to these registers is ignored.

12.4.9 A/D Converter Start Request Delaying Function

A/D converter start requests can be issued in channel 4 by making settings in the timer A/D converter start request control register (TADCR), timer A/D converter start request cycle set registers (TADCORA_4 and TADCORB_4), and timer A/D converter start request cycle set buffer registers (TADCOBRA_4 and TADCOBRB_4).

The A/D converter start request delaying function compares TCNT_4 with TADCORA_4 or TADCORB_4, and when their values match, the function issues a respective A/D converter start request (TRG4AN or TRG4BN).

A/D converter start requests (TRG4AN and TRG4BN) can be skipped in coordination with interrupt skipping by setting the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in TADCR.

Example of Procedure for Specifying A/D Converter Start Request Delaying Function
 Figure 12.73 shows an example of procedure for specifying the A/D converter start request delaying function.




Figure 12.73 Example of Procedure for Specifying A/D Converter Start Request Delaying Function

Basic Operation Example of A/D Converter Start Request Delaying Function Figure 12.74 shows a basic example of A/D converter request signal (TRG4AN) operation when the trough of TCNT 4 is specified for the buffer transfer timing and an A/D converter start request signal is output during TCNT 4 down-counting.




Figure 12.74 Basic Example of A/D Converter Start Request Signal (TRG4AN) Operation

Buffer Transfer

The data in the timer A/D converter start request cycle set registers (TADCORA_4 and TADCORB 4) is updated by writing data to the timer A/D converter start request cycle set buffer registers (TADCOBRA 4 and TADCOBRB 4). Data is transferred from the buffer registers to the respective cycle set registers at the timing selected with the BF1 and BF0 bits in the timer A/D converter start request control register (TADCR 4).

A/D Converter Start Request Delaying Function Linked with Interrupt Skipping A/D converter start requests (TRG4AN and TRG4BN) can be issued in coordination with interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR).

Figure 12.75 shows an example of A/D converter start request signal (TRG4AN) operation when TRG4AN output is enabled during TCNT_4 up counting and down counting and A/D converter start requests are linked with interrupt skipping.

Figure 12.76 shows another example of A/D converter start request signal (TRG4AN) operation when TRG4AN output is enabled during TCNT 4 up counting and A/D converter start requests are linked with interrupt skipping.

Note: This function must be used in combination with interrupt skipping.

When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), make sure that A/D converter start requests are not linked with interrupt skipping (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR) to 0).




Figure 12.75 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping




Figure 12.76 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping

12.4.10 TCNT Capture at Crest and/or Trough in Complementary PWM Operation

The TCNT value is captured in TGR at either the crest or trough or at both the crest and trough during complementary PWM operation. The timing for capturing in TGR can be selected by TIOR.

Figure 12.77 shows an example in which TCNT is used as a free-running counter without being cleared, and the TCNT value is captured in TGR at the specified timing (either crest or trough, or both crest and trough).




Figure 12.77 TCNT Capturing at Crest and/or Trough in Complementary PWM Operation

12.5 Interrupt Sources

12.5.1 Interrupt Sources and Priorities

This module has three kinds of interrupt sources; TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, however the priority order within a channel is fixed. For details, see section 7, Interrupt Controller.

Table 12.55 lists the interrupt sources of this module.

Table 12.55 Interrupts of Multi-Function Timer Pulse Unit 2

Channel	Name	Interrupt Source	Interrupt Flag	Activation of Direct Memory Access Controller	Priority
0	TGIA_0	TGRA_0 input capture/compare match	TGFA_0	Possible	High
	TGIB_0	TGRB_0 input capture/compare match	TGFB_0	Not possible	- ↑
	TGIC_0	TGRC_0 input capture/compare match	TGFC_0	Not possible	_
	TGID_0	TGRD_0 input capture/compare match	TGFD_0	Not possible	_
	TCIV_0	TCNT_0 overflow	TCFV_0	Not possible	_
	TGIE_0	TGRE_0 compare match	TGFE_0	Not possible	_
	TGIF_0	TGRF_0 compare match	TGFF_0	Not possible	_
1	TGIA_1	TGRA_1 input capture/compare match	TGFA_1	Possible	_
	TGIB_1	TGRB_1 input capture/compare match	TGFB_1	Not possible	_
	TCIV_1	TCNT_1 overflow	TCFV_1	Not possible	_
	TCIU_1	TCNT_1 underflow	TCFU_1	Not possible	Low

Channel	Name	Interrupt Source	Interrupt Flag	Activation of Direct Memory Access Controller	Priority
2	TGIA_2	TGRA_2 input capture/compare match	TGFA_2	Possible	High
	TGIB_2	TGRB_2 input capture/compare match	TGFB_2	Not possible	<u> </u>
	TCIV_2	TCNT_2 overflow	TCFV_2	Not possible	_
	TCIU_2	TCNT_2 underflow	TCFU_2	Not possible	-
3	TGIA_3	TGRA_3 input capture/compare match	TGFA_3	Possible	-
	TGIB_3	TGRB_3 input capture/compare match	TGFB_3	Not possible	_
	TGIC_3	TGRC_3 input capture/compare match	TGFC_3	Not possible	_
	TGID_3	TGRD_3 input capture/compare match	TGFD_3	Not possible	_
	TCIV_3	TCNT_3 overflow	TCFV_3	Not possible	_
4	TGIA_4	TGRA_4 input capture/compare match	TGFA_4	Possible	-
	TGIB_4	TGRB_4 input capture/compare match	TGFB_4	Not possible	_
	TGIC_4	TGRC_4 input capture/compare match	TGFC_4	Not possible	
	TGID_4	TGRD_4 input capture/compare match	TGFD_4	Not possible	<u> </u>
	TCIV_4	TCNT_4 overflow/underflow	TCFV_4	Not possible	Low

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

(1) Input Capture/Compare Match Interrupt

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. This module has eighteen input capture/compare match interrupts, six for channel 0, four each for channels 3 and 4, and two each for channels 1 and 2. The TGFE_0 and TGFF_0 flags in channel 0 are not set by the occurrence of an input capture.

(2) Overflow Interrupt

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. This module has five overflow interrupts, one for each channel.

(3) Underflow Interrupt

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. This module has two underflow interrupts, one each for channels 1 and 2.

12.5.2 Activation of Direct Memory Access Controller

The direct memory access controller can be activated by the TGRA input capture/compare match interrupt in each channel. For details, see section 11, Direct Memory Access Controller.

In this module, a total of five TGRA input capture/compare match interrupts can be used as direct memory access controller activation sources, one each for channels 0 to 4.

12.5.3 A/D Converter Activation

The A/D converter can be activated by one of the following three methods in this module. Table 12.56 shows the relationship between interrupt sources and A/D converter start request signals.

(1) A/D Converter Activation by TGRA Input Capture/Compare Match or at TCNT_4 Trough in Complementary PWM Mode

The A/D converter can be activated by the occurrence of a TGRA input capture/compare match in each channel. In addition, if complementary PWM operation is performed while the TTGE2 bit in TIER_4 is set to 1, the A/D converter can be activated at the trough of TCNT_4 count (TCNT_4 = H'0000).

A/D converter start request signal TRGAN is issued to the A/D converter under either one of the following conditions.

- When the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel while the TTGE bit in TIER is set to 1
- When the TCNT_4 count reaches the trough (TCNT_4 = H'0000) during complementary PWM operation while the TTGE2 bit in TIER_4 is set to 1

When either condition is satisfied, if A/D converter start signal TRGAN from this module is selected as the trigger in the A/D converter, A/D conversion will start.

(2) A/D Converter Activation by Compare Match between TCNT_0 and TGRE_0

The A/D converter can be activated by generating A/D converter start request signal TRG0N when a compare match occurs between TCNT 0 and TGRE 0 in channel 0.

When the TGFE flag in TSR2_0 is set to 1 by the occurrence of a compare match between TCNT_0 and TGRE_0 in channel 0 while the TTGE2 bit in TIER2_0 is set to 1, A/D converter start request TGR0N is issued to the A/D converter. If A/D converter start signal TGR0N from this module is selected as the trigger in the A/D converter, A/D conversion will start.

(3) A/D Converter Activation by A/D Converter Start Request Delaying Function

The A/D converter can be activated by generating A/D converter start request signal TRG4AN or TRG4BN when the TCNT_4 count matches the TADCORA or TADCORB value if the UT4AE, DT4AE, UT4BE, or DT4BE bit in the A/D converter start request control register (TADCR) is set to 1. For details, refer to section 12.4.9, A/D Converter Start Request Delaying Function.

A/D conversion will start if A/D converter start signal TRG4AN from this module is selected as the trigger in the A/D converter when TRG4AN is generated or if TRG4BN from this module is selected as the trigger in the A/D converter when TRG4BN is generated.

Table 12.56 Interrupt Sources and A/D Converter Start Request Signals

Target Registers	Interrupt Source	A/D Converter Start Request Signal
TGRA_0 and TCNT_0	Input capture/compare match	TRGAN
TGRA_1 and TCNT_1		
TGRA_2 and TCNT_2		
TGRA_3 and TCNT_3		
TGRA_4 and TCNT_4		
TCNT_4	TCNT_4 Trough in complementary PWM mode	_
TGRE_0 and TCNT_0	Compare match	TRG0N
TADCORA and TCNT_4		TRG4AN
TADCORB and TCNT_4		TRG4BN

12.6 Operation Timing

12.6.1 Input/Output Timing

(1) TCNT Count Timing

Figure 12.78 shows TCNT count timing in internal clock operation, and Figure 12.79 shows TCNT count timing in external clock operation (normal mode), and Figure 12.80 shows TCNT count timing in external clock operation (phase counting mode).




Figure 12.78 Count Timing in Internal Clock Operation




Figure 12.79 Count Timing in External Clock Operation




Figure 12.80 Count Timing in External Clock Operation (Phase Counting Mode)

(2) Output Compare Output Timing

Page 564 of 1910

A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 12.81 shows output compare output timing (normal mode and PWM mode) and Figure 12.82 shows output compare output timing (complementary PWM mode and reset synchronous PWM mode).




Figure 12.81 Output Compare Output Timing (Normal Mode/PWM Mode)




Figure 12.82 Output Compare Output Timing (Complementary PWM Mode/Reset Synchronous PWM Mode)

(3) Input Capture Signal Timing

Figure 12.83 shows input capture signal timing.




Figure 12.83 Input Capture Input Signal Timing

(4) Timing for Counter Clearing by Compare Match/Input Capture

Figure 12.84 shows the timing when counter clearing on compare match is specified, and Figure 12.85 shows the timing when counter clearing on input capture is specified.




Figure 12.84 Counter Clear Timing (Compare Match)




Figure 12.85 Counter Clear Timing (Input Capture)

Page 566 of 1910

(5) Buffer Operation Timing

Figures 12.86 to 12.88 show the timing in buffer operation.




Figure 12.86 Buffer Operation Timing (Compare Match)




Figure 12.87 Buffer Operation Timing (Input Capture)




Figure 12.88 Buffer Transfer Timing (when TCNT Cleared)

(6) Buffer Transfer Timing (Complementary PWM Mode)

Figures 12.89 to 12.91 show the buffer transfer timing in complementary PWM mode.




Figure 12.89 Transfer Timing from Buffer Register to Temporary Register (TCNTS Stop)




Figure 12.90 Transfer Timing from Buffer Register to Temporary Register (TCNTS Operating)




Figure 12.91 Transfer Timing from Temporary Register to Compare Register

12.6.2 Interrupt Signal Timing

(1) TGF Flag Setting Timing in Case of Compare Match

Figure 12.92 shows the timing for setting of the TGF flag in TSR on compare match, and TGI interrupt request signal timing.




Figure 12.92 TGI Interrupt Timing (Compare Match)

(2) TGF Flag Setting Timing in Case of Input Capture

Figure 12.93 shows the timing for setting of the TGF flag in TSR on input capture, and TGI interrupt request signal timing.




Figure 12.93 TGI Interrupt Timing (Input Capture)

(3) TCFV Flag/TCFU Flag Setting Timing

Figure 12.94 shows the timing for setting of the TCFV flag in TSR on overflow, and TCIV interrupt request signal timing.

Figure 12.95 shows the timing for setting of the TCFU flag in TSR on underflow, and TCIU interrupt request signal timing.




Figure 12.94 TCIV Interrupt Setting Timing




Figure 12.95 TCIU Interrupt Setting Timing

(4) Status Flag Clearing Timing

After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the direct memory access controller is activated, the flag is cleared automatically. Figure 12.96 shows the timing for status flag clearing by the CPU, and Figure 12.97 shows the timing for status flag clearing by the direct memory access controller.




Figure 12.96 Timing for Status Flag Clearing by CPU




Figure 12.97 Timing for Status Flag Clearing by Direct Memory Access Controller Activation

12.7 Usage Notes

12.7.1 Module Standby Mode Setting

Operation of this module can be disabled or enabled using the standby control register. The initial setting is for the operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 32, Power-Down Modes.

12.7.2 Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. This module will not operate properly at narrower pulse widths.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 12.98 shows the input clock conditions in phase counting mode.




Figure 12.98 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

12.7.3 Caution on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{P\phi}{(N+1)}$$

Where

f: Counter frequency

Pφ: Peripheral clock operating frequency

N: TGR set value

12.7.4 Contention between TCNT Write and Clear Operations

If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed.

Figure 12.99 shows the timing in this case.




Figure 12.99 Contention between TCNT Write and Clear Operations

12.7.5 Contention between TCNT Write and Increment Operations

If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented.

Figure 12.100 shows the timing in this case.




Figure 12.100 Contention between TCNT Write and Increment Operations

12.7.6 Contention between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write is executed and the compare match signal is also generated.

Figure 12.101 shows the timing in this case.




Figure 12.101 Contention between TGR Write and Compare Match

12.7.7 Contention between Buffer Register Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation is the data after write.

Figure 12.102 shows the timing in this case.




Figure 12.102 Contention between Buffer Register Write and Compare Match

12.7.8 Contention between Buffer Register Write and TCNT Clear

When the buffer transfer timing is set at the TCNT clear by the buffer transfer mode register (TBTM), if TCNT clear occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation is the data before write.

Figure 12.103 shows the timing in this case.




Figure 12.103 Contention between Buffer Register Write and TCNT Clear

12.7.9 Contention between TGR Read and Input Capture

If an input capture signal is generated in the T1 state of a TGR read cycle, the data that is read will be the data in the buffer before input capture transfer.

Figure 12.104 shows the timing in this case.




Figure 12.104 Contention between TGR Read and Input Capture

12.7.10 Contention between TGR Write and Input Capture

If an input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed.

Figure 12.105 shows the timing in this case.




Figure 12.105 Contention between TGR Write and Input Capture

12.7.11 Contention between Buffer Register Write and Input Capture

If an input capture signal is generated in the T2 state of a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed.

Figure 12.106 shows the timing in this case.




Figure 12.106 Contention between Buffer Register Write and Input Capture

12.7.12 TCNT2 Write and Overflow/Underflow Contention in Cascade Connection

With timer counters TCNT1 and TCNT2 in a cascade connection, when a contention occurs during TCNT_1 count (during a TCNT_2 overflow/underflow) in the T₂ state of the TCNT_2 write cycle, the write to TCNT_2 is conducted, and the TCNT_1 count signal is disabled. At this point, if there is match with TGRA_1 and the TCNT_1 value, a compare signal is issued. Furthermore, when the TCNT_1 count clock is selected as the input capture source of channel 0, TGRA_0 to D_0 carry out the input capture operation. In addition, when the compare match/input capture is selected as the input capture source of TGRB_1, TGRB_1 carries out input capture operation. The timing is shown in figure 12.107.

For cascade connections, be sure to synchronize settings for channels 1 and 2 when setting TCNT clearing.




Figure 12.107 TCNT_2 Write and Overflow/Underflow Contention with Cascade Connection

12.7.13 Counter Value during Complementary PWM Mode Stop

When counting operation is suspended with TCNT_3 and TCNT_4 in complementary PWM mode, TCNT_3 has the timer dead time register (TDDR) value, and TCNT_4 is held at H'0000.

When restarting complementary PWM mode, counting begins automatically from the initialized state. This explanatory diagram is shown in figure 12.108.

When counting begins in another operating mode, be sure that TCNT_3 and TCNT_4 are set to the initial values.




Figure 12.108 Counter Value during Complementary PWM Mode Stop

12.7.14 Buffer Operation Setting in Complementary PWM Mode

In complementary PWM mode, conduct rewrites by buffer operation for the PWM cycle setting register (TGRA_3), timer cycle data register (TCDR), and duty setting registers (TGRB_3, TGRA_4, and TGRB_4).

In complementary PWM mode, channel 3 and channel 4 buffers operate in accordance with bit settings BFA and BFB of TMDR_3. When TMDR_3's BFA bit is set to 1, TGRC_3 functions as a buffer register for TGRA_3. At the same time, TGRC_4 functions as the buffer register for TGRA_4, and TCBR functions as the TCDR's buffer register.

Reset Sync PWM Mode Buffer Operation and Compare Match Flag

When setting buffer operation for reset sync PWM mode, set the BFA and BFB bits of TMDR 4 to 0. The TIOC4C pin will be unable to produce its waveform output if the BFA bit of TMDR 4 is set to 1

In reset sync PWM mode, the channel 3 and channel 4 buffers operate in accordance with the BFA and BFB bit settings of TMDR_3. For example, if the BFA bit of TMDR_3 is set to 1, TGRC_3 functions as the buffer register for TGRA 3. At the same time, TGRC 4 functions as the buffer register for TGRA 4.

The TGFC bit and TGFD bit of TSR_3 and TSR_4 are not set when TGRC_3 and TGRD_3 are operating as buffer registers.

Figure 12.109 shows an example of operations for TGR 3, TGR 4, TIOC3, and TIOC4, with TMDR 3's BFA and BFB bits set to 1, and TMDR 4's BFA and BFB bits set to 0.




Figure 12.109 Buffer Operation and Compare-Match Flags in Reset Synchronous PWM Mode

12.7.16 Overflow Flags in Reset Synchronous PWM Mode

When set to reset synchronous PWM mode, TCNT_3 and TCNT_4 start counting when the CST3 bit of TSTR is set to 1. At this point, TCNT_4's count clock source and count edge obey the TCR_3 setting.

In reset synchronous PWM mode, with cycle register TGRA_3's set value at H'FFFF, when specifying TGR3A compare-match for the counter clear source, TCNT_3 and TCNT_4 count up to H'FFFF, then a compare-match occurs with TGRA_3, and TCNT_3 and TCNT_4 are both cleared. At this point, TSR's overflow flag TCFV bit is not set.

Figure 12.110 shows a TCFV bit operation example in reset synchronous PWM mode with a set value for cycle register TGRA_3 of H'FFFF, when a TGRA_3 compare-match has been specified without synchronous setting for the counter clear source.




Figure 12.110 Reset Synchronous PWM Mode Overflow Flag

12,7,17 Contention between Overflow/Underflow and Counter Clearing

If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence.

Figure 12.111 shows the operation timing when a TGR compare match is specified as the clearing source, and when H'FFFF is set in TGR.




Figure 12.111 Contention between Overflow and Counter Clearing

12.7.18 Contention between TCNT Write and Overflow/Underflow

If there is an up-count or down-count in the T2 state of a TCNT write cycle, and overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 12.112 shows the operation timing when there is contention between TCNT write and overflow.




Figure 12.112 Contention between TCNT Write and Overflow

12.7.19 Cautions on Transition from Normal Operation or PWM Mode 1 to Reset-Synchronized PWM Mode

When making a transition from channel 3 or 4 normal operation or PWM mode 1 to reset-synchronized PWM mode, if the counter is halted with the output pins (TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, TIOC4D) in the high-level state, followed by the transition to reset-synchronized PWM mode and operation in that mode, the initial pin output will not be correct.

When making a transition from normal operation to reset-synchronized PWM mode, write H'11 to registers TIORH_3, TIORL_3, TIORH_4, and TIORL_4 to initialize the output pins to low level output, then set an initial register value of H'00 before making the mode transition.

When making a transition from PWM mode 1 to reset-synchronized PWM mode, first switch to normal operation, then initialize the output pins to low level output and set an initial register value of H'00 before making the transition to reset-synchronized PWM mode.

12.7.20 Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode

When channels 3 and 4 are in complementary PWM mode or reset-synchronized PWM mode, the PWM waveform output level is set with the OLSP and OLSN bits in the timer output control register (TOCR). In the case of complementary PWM mode or reset-synchronized PWM mode, TIOR should be set to H'00.

12.7.21 Interrupts in Module Standby Mode

If module standby mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the direct memory access controller activation source. Interrupts should therefore be disabled before entering module standby mode.

12.7.22 Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection

When timer counters 1 and 2 (TCNT_1 and TCNT_2) are operated as a 32-bit counter in cascade connection, the cascade counter value cannot be captured successfully even if input-capture input is simultaneously done to TIOC1A and TIOC2A or to TIOC1B and TIOC2B. This is because the input timing of TIOC1A and TIOC2A or of TIOC1B and TIOC2B may not be the same when external input-capture signals to be input into TCNT_1 and TCNT_2 are taken in synchronization with the internal clock. For example, TCNT_1 (the counter for upper 16 bits) does not capture the count-up value by overflow from TCNT_2 (the counter for lower 16 bits) but captures the count value before the count-up. In this case, the values of TCNT_1 = H'FFF1 and TCNT_2 = H'0000 should be transferred to TGRA_1 and TGRA_2 or to TGRB_1 and TGRB_2, but the values of TCNT_1 = H'FFF0 and TCNT_2 = H'0000 are erroneously transferred.

12.7.23 Notes on Output Waveform Control During Synchronous Counter Clearing in Complementary PWM Mode

In complementary PWM mode, when output waveform control during synchronous counter clearing is enabled (WRE in the TWCR register set to 1), the following problems may occur when condition (1) or condition (2), below, is satisfied.

- Dead time for the PWM output pins may be too short (or nonexistent).
- Active-level output from the PWM negative-phase pins may occur outside the correct activelevel output interval
- Condition (1): When synchronous clearing occurs in the PWM output dead time interval within initial output suppression interval (10) (figure 12.113).
- Condition (2): When synchronous clearing occurs within initial output suppression interval (10) or (11) and TGRB_3 \leq TDDR, TGRA_4 \leq TDDR, or TGRB_4 \leq TDDR is true (figure 12.114)




Figure 12.113 Condition (1) Synchronous Clearing Example




Figure 12.114 Condition (2) Synchronous Clearing Example

The following workaround can be used to avoid these problems.

When using synchronous clearing, make sure to set compare registers TGRB_3, TGRA_4, and TGRB_4 to a value twice or more the setting of dead time data register TDDR.

12.8 Output Pin Initialization for Multi-Function Timer Pulse Unit 2

12.8.1 Operating Modes

This module has the following six operating modes. Waveform output is possible in all of these modes.

- Normal mode (channels 0 to 4)
- PWM mode 1 (channels 0 to 4)
- PWM mode 2 (channels 0 to 2)
- Phase counting modes 1 to 4 (channels 1 and 2)
- Complementary PWM mode (channels 3 and 4)
- Reset-synchronized PWM mode (channels 3 and 4)

The output pin initialization method for each of these modes is described in this section.

12.8.2 Reset Start Operation

The output pins of this module (TIOC*) are initialized low by a power-on reset and in deep standby mode. Since the pin functions are selected using the general I/O ports, when the general I/O port is set, the pin states at that point are output to the ports. When this module output is selected by the general I/O port immediately after a reset, the initial output level, low, is output directly at the port. When the active level is low, the system will operate at this point, and therefore the general I/O port setting should be made after the initialization of the output pins is completed.

Note: Channel number and port notation are substituted for *.

12.8.3 Operation in Case of Re-Setting Due to Error during Operation, etc.

If an error occurs during operation of this module, the module output should be cut by the system. Cutoff is performed by switching the pin output to port output with the general I/O port and outputting the inverse of the active level. The pin initialization procedures for re-setting due to an error during operation, etc., and the procedures for restarting in a different mode after re-setting, are shown below.

This module has six operating modes, as stated above. There are thus 36 mode transition combinations, but some transitions are not available with certain channel and mode combinations. Possible mode transition combinations are shown in table 12.57.

Table 12.57 Mode Transition Combinations

Before	After					
	Normal	PWM1	PWM2	PCM	CPWM	RPWM
Normal	(1)	(2)	(3)	(4)	(5)	(6)
PWM1	(7)	(8)	(9)	(10)	(11)	(12)
PWM2	(13)	(14)	(15)	(16)	None	None
PCM	(17)	(18)	(19)	(20)	None	None
CPWM	(21)	(22)	None	None	(23) (24)	(25)
RPWM	(26)	(27)	None	None	(28)	(29)

[Legend]

Normal: Normal mode PWM1: PWM mode 1 PWM2: PWM mode 2

PCM: Phase counting modes 1 to 4
CPWM: Complementary PWM mode
RPWM: Reset-synchronized PWM mode

12.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation, etc.

- When making a transition to a mode (Normal, PWM1, PWM2, PCM) in which the pin output level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of a TIOR setting.
- In PWM mode 1, since a waveform is not output to the TIOC*B (TIOC *D) pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 1.
- In PWM mode 2, since a waveform is not output to the cycle register pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 2.
- In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, setting TIOR will not initialize the buffer register pins. If initialization is required, clear buffer mode, carry out initialization, then set buffer mode again.
- In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIOR will not initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out initialization, then set buffer mode again.
- When making a transition to a mode (CPWM, RPWM) in which the pin output level is selected by the timer output control register (TOCR) setting, switch to normal mode and perform initialization with TIOR, then restore TIOR to its initial value, and temporarily disable channel 3 and 4 output with the timer output master enable register (TOER). Then operate the unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, TOER setting).

Note: Channel number is substituted for * indicated in this article.

Pin initialization procedures are described below for the numbered combinations in table 12.57. The active level is assumed to be low.

(1) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Normal Mode

Figure 12.115 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in normal mode after re-setting.




Figure 12.115 Error Occurrence in Normal Mode, Recovery in Normal Mode

- 1. After a reset, the module output is low and ports are in the high-impedance state.
- 2. After a reset, the TMDR setting is for normal mode.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
- 5. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the general I/O port and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Not necessary when restarting in normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

(2) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 12.116 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in PWM mode 1 after re-setting.




Figure 12.116 Error Occurrence in Normal Mode, Recovery in PWM Mode 1

1 to 10 are the same as in figure 12.115.

- 11. Set PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized. If initialization is required, initialize in normal mode, and then switch to PWM mode 1.)
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

(3) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in PWM Mode 2

Figure 12.117 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in PWM mode 2 after re-setting.




Figure 12.117 Error Occurrence in Normal Mode, Recovery in PWM Mode 2

1 to 10 are the same as in figure 12.115.

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized. If initialization is required, initialize in normal mode, and then switch to PWM mode 2.)
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is not necessary.

(4) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Phase Counting Mode

Figure 12.118 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in phase counting mode after re-setting.




Figure 12.118 Error Occurrence in Normal Mode, Recovery in Phase Counting Mode

1 to 10 are the same as in figure 12.115.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary.

(5) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Complementary PWM Mode

Figure 12.119 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in complementary PWM mode after re-setting.




Figure 12.119 Error Occurrence in Normal Mode, **Recovery in Complementary PWM Mode**

1 to 10 are the same as in figure 12.115.

- 11. Initialize the normal mode waveform generation section with TIOR.
- 12. Disable operation of the normal mode waveform generation section with TIOR.
- 13. Disable channel 3 and 4 output with TOER.
- 14. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set complementary PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 18. Operation is restarted by TSTR.

(6) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 12.120 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 12.120 Error Occurrence in Normal Mode, Recovery in Reset-Synchronized PWM Mode

1 to 13 are the same as in figure 12.115.

- Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set reset-synchronized PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 18. Operation is restarted by TSTR.

(7) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Normal Mode

Figure 12.121 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in normal mode after re-setting.




Figure 12.121 Error Occurrence in PWM Mode 1, Recovery in Normal Mode

- 1. After a reset, the module output is low and ports are in the high-impedance state.
- 2. Set PWM mode 1.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 1, the TIOC*B side is not initialized.)
- 5. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the general I/O port and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Set normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

(8) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in PWM Mode 1

Figure 12.122 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in PWM mode 1 after re-setting.




Figure 12.122 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 1

1 to 10 are the same as in figure 12.121.

- 11. Not necessary when restarting in PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.)
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

(9) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in PWM Mode 2

Figure 12.123 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in PWM mode 2 after re-setting.




Figure 12.123 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 2

1 to 10 are the same as in figure 12.121.

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is not necessary.

(10) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Phase Counting Mode

Figure 12.124 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in phase counting mode after re-setting.




Figure 12.124 Error Occurrence in PWM Mode 1, Recovery in Phase Counting Mode

1 to 10 are the same as in figure 12.121.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary.

(11) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Complementary PWM Mode

Figure 12.125 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in complementary PWM mode after re-setting.




Figure 12.125 Error Occurrence in PWM Mode 1, Recovery in Complementary PWM Mode

1 to 10 are the same as in figure 12.121.

- 11. Set normal mode for initialization of the normal mode waveform generation section.
- 12. Initialize the PWM mode 1 waveform generation section with TIOR.
- 13. Disable operation of the PWM mode 1 waveform generation section with TIOR.
- 14. Disable channel 3 and 4 output with TOER.
- 15. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 16. Set complementary PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 19. Operation is restarted by TSTR.

(12) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 12.126 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 12.126 Error Occurrence in PWM Mode 1, Recovery in Reset-Synchronized PWM Mode

1 to 14 are the same as in figure 12.125.

- Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR.
- 16. Set reset-synchronized PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 19. Operation is restarted by TSTR.

(13) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Normal Mode

Figure 12.127 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in normal mode after re-setting.




Figure 12.127 Error Occurrence in PWM Mode 2, Recovery in Normal Mode

- 1. After a reset, the module output is low and ports are in the high-impedance state.
- 2. Set PWM mode 2.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 2, the cycle register pins are not initialized. In the example, TIOC *A is the cycle register.)
- 4. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the general I/O port and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 13. Operation is restarted by TSTR.

(14) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 1

Figure 12.128 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 1 after re-setting.




Figure 12.128 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 1

1 to 9 are the same as in figure 12.127.

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.)
- 12. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 13. Operation is restarted by TSTR.

(15) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 2

Figure 12.129 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 2 after re-setting.




Figure 12.129 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 2

1 to 9 are the same as in figure 12.127.

- 10. Not necessary when restarting in PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 12. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 13. Operation is restarted by TSTR.

(16) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Phase Counting Mode

Figure 12.130 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in phase counting mode after re-setting.




Figure 12.130 Error Occurrence in PWM Mode 2, Recovery in Phase Counting Mode

1 to 9 are the same as in figure 12.127.

- 10. Set phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 13. Operation is restarted by TSTR.

(17) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Normal Mode

Figure 12.131 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in normal mode after re-setting.




Figure 12.131 Error Occurrence in Phase Counting Mode, Recovery in Normal Mode

- 1. After a reset, the module output is low and ports are in the high-impedance state.
- 2. Set phase counting mode.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
- 4. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the general I/O port and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set in normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 13. Operation is restarted by TSTR.

(18) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 12.132 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in PWM mode 1 after re-setting.




Figure 12.132 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 1

1 to 9 are the same as in figure 12.131.

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 12. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 13. Operation is restarted by TSTR.

(19) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 2

Figure 12.133 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in PWM mode 2 after re-setting.




Figure 12.133 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 2

1 to 9 are the same as in figure 12.131.

- 10. Set PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 12. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 13. Operation is restarted by TSTR.

(20) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Phase Counting Mode

Figure 12.134 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in phase counting mode after re-setting.




Figure 12.134 Error Occurrence in Phase Counting Mode, Recovery in Phase Counting Mode

1 to 9 are the same as in figure 12.131.

- 10. Not necessary when restarting in phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 13. Operation is restarted by TSTR.

(21) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Normal Mode

Figure 12.135 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in normal mode after re-setting.




Figure 12.135 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode

- 1. After a reset, the module output is low and ports are in the high-impedance state.
- 2. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 3. Set complementary PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 6. The count operation is started by TSTR.
- 7. The complementary PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the general I/O port and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (This module outputs the same value as the complementary PWM output initial value.)
- 11. Set normal mode. (This module outputs a low-level signal.)
- 12. Initialize the pins with TIOR.
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

(22) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 12.136 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in PWM mode 1 after re-setting.




Figure 12.136 Error Occurrence in Complementary PWM Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1. (This module outputs a low-level signal.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

(23) Operation when Error Occurs during Complementary PWM Mode Operation, and **Operation is Restarted in Complementary PWM Mode**

Figure 12.137 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using the cycle and duty settings at the time the counter was stopped).




Figure 12.137 Error Occurrence in Complementary PWM Mode, **Recovery in Complementary PWM Mode**

- 11. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 12. Operation is restarted by TSTR.
- 13. The complementary PWM waveform is output on compare-match occurrence.

(24) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode

Figure 12.138 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using completely new cycle and duty settings).




Figure 12.138 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode

- 11. Set normal mode and make new settings. (This module outputs a low-level signal.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the complementary PWM mode output level and cyclic output enabling/disabling with TOCR.
- 14. Set complementary PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 17. Operation is restarted by TSTR.

(25) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 12.139 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in reset-synchronized PWM mode.




Figure 12.139 Error Occurrence in Complementary PWM Mode, Recovery in Reset-Synchronized PWM Mode

- 11. Set normal mode. (This module outputs a low-level signal.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the reset-synchronized PWM mode output level and cyclic output enabling/disabling with TOCR.
- 14. Set reset-synchronized PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 17. Operation is restarted by TSTR.

(26) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Normal Mode

Figure 12.140 shows an explanatory diagram of the case where an error occurs in resetsynchronized PWM mode and operation is restarted in normal mode after re-setting.




Figure 12.140 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Normal Mode

- 1. After a reset, the module output is low and ports are in the high-impedance state.
- Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR.
- 3. Set reset-synchronized PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 6. The count operation is started by TSTR.
- 7. The reset-synchronized PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the general I/O port and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (This module outputs the same value as the reset-synchronized PWM output initial value.)
- 11. Set normal mode. (The positive phase output from this module is low, and negative phase output is high.)
- 12. Initialize the pins with TIOR.
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

(27) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 12.141 shows an explanatory diagram of the case where an error occurs in reset-synchronized PWM mode and operation is restarted in PWM mode 1 after re-setting.




Figure 12.141 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1. (The positive phase output from this module is low, and negative phase output is high.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 13. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 14. Operation is restarted by TSTR.

(28) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode

Figure 12.142 shows an explanatory diagram of the case where an error occurs in resetsynchronized PWM mode and operation is restarted in complementary PWM mode after resetting.




Figure 12.142 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Complementary PWM Mode

- 11. Disable channel 3 and 4 output with TOER.
- 12. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 13. Set complementary PWM. (The cyclic output pin of this module outputs a low-level signal.)
- 14. Enable channel 3 and 4 output with TOER.
- 15. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 16. Operation is restarted by TSTR.

(29) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 12.143 shows an explanatory diagram of the case where an error occurs in reset-synchronized PWM mode and operation is restarted in reset-synchronized PWM mode after resetting.




Figure 12.143 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Reset-Synchronized PWM Mode

- 11. Set the multi-function timer pulse unit 2 output with the general I/O port.
- 12. Operation is restarted by TSTR.
- 13. The reset-synchronized PWM waveform is output on compare-match occurrence.

Section 13 Compare Match Timer

This LSI has an on-chip compare match timer module consisting of two-channel 16-bit timers. This module has a 16-bit counter, and can generate interrupts at set intervals.

13.1 Features

- Independent selection of four counter input clocks at two channels
 Any of four internal clocks (Pφ/8, Pφ/32, Pφ/128, and Pφ/512) can be selected.
- Selection of DMA transfer request or interrupt request generation on compare match by direct memory access controller setting
- When not in use, this module can be stopped by halting its clock supply to reduce power consumption.

Figure 13.1 shows a block diagram.




Figure 13.1 Block Diagram

13.2 Register Descriptions


Table 13.1 shows the register configuration.

Table 13.1 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common	Compare match timer start register	CMSTR	R/W	H'0000	H'FFFEC000	16
0	Compare match timer control/ status register_0	CMCSR_0	R/W	H'0000	H'FFFEC002	16
	Compare match counter_0	CMCNT_0	R/W	H'0000	H'FFFEC004	8, 16
	Compare match constant register_0	CMCOR_0	R/W	H'FFFF	H'FFFEC006	8, 16
1	Compare match timer control/ status register_1	CMCSR_1	R/W	H'0000	H'FFFEC008	16
	Compare match counter_1	CMCNT_1	R/W	H'0000	H'FFFEC00A	8, 16
	Compare match constant register_1	CMCOR_1	R/W	H'FFFF	H'FFFEC00C	8, 16

13.2.1 Compare Match Timer Start Register (CMSTR)

CMSTR is a 16-bit register that selects whether compare match counter (CMCNT) operates or is stopped.



Bit	Bit Name	Initial Value	R/W	Description
15 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	STR1	0	R/W	Count Start 1
				Specifies whether compare match counter_1 operates or is stopped.
				0: Counting by CMCNT_1 is stopped
				1: Counting by CMCNT_1 is started
0	STR0	0	R/W	Count Start 0
				Specifies whether compare match counter_0 operates or is stopped.
				0: Counting by CMCNT_0 is stopped
				1: Counting by CMCNT_0 is started

13.2.2 Compare Match Timer Control/Status Register (CMCSR)

CMCSR is a 16-bit register that indicates compare match generation, enables or disables interrupts, and selects the counter input clock.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	CMF	CMIE	-	-	-	-	CKS	6[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/(W)*	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	CMF	0	R/(W)*	Compare Match Flag
				Indicates whether or not the values of CMCNT and CMCOR match.
				0: CMCNT and CMCOR values do not match
				[Clearing condition]
				• When 0 is written to CMF after reading CMF = 1
				1: CMCNT and CMCOR values match
6	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables compare match interrupt (CMI) generation when CMCNT and CMCOR values match (CMF = 1).
				0: Compare match interrupt (CMI) disabled
				1: Compare match interrupt (CMI) enabled
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.


Bit	Bit Name	Initial Value	R/W	Description
1, 0	CKS[1:0]	00	R/W	Clock Select
				These bits select the clock to be input to CMCNT from four internal clocks obtained by dividing the peripheral clock (P ϕ). When the STR bit in CMSTR is set to 1, CMCNT starts counting on the clock selected with bits CKS[1:0].
				00: Pφ/8
				01: P
				10: P\psi/128
				11: P þ/512

Note: * Only 0 can be written to clear the flag after 1 is read.

13.2.3 Compare Match Counter (CMCNT)


CMCNT is a 16-bit register used as an up-counter. When the counter input clock is selected with bits CKS[1:0] in CMCSR, and the STR bit in CMSTR is set to 1, CMCNT starts counting using the selected clock. When the value in CMCNT and the value in compare match constant register (CMCOR) match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1.

CMCNT is initialized to H'0000 by clearing any channels of the counter start bit from 1 to 0 in the compare match timer start register (CMSTR).



13.2.4 Compare Match Constant Register (CMCOR)

CMCOR is a 16-bit register that sets the interval up to a compare match with CMCNT.



13.3 Operation

13.3.1 Interval Count Operation

When an internal clock is selected with the CKS[1:0] bits in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts incrementing using the selected clock. When the values in CMCNT and CMCOR match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1. When the CMIE bit in CMCSR is set to 1 at this time, a compare match interrupt (CMI) is requested. CMCNT then starts counting up again from H'0000.

Figure 13.2 shows the operation of the compare match counter.




Figure 13.2 Counter Operation

13.3.2 CMCNT Count Timing

One of four clocks ($P\phi/8$, $P\phi/32$, $P\phi/128$, and $P\phi/512$) obtained by dividing the peripheral clock ($P\phi$) can be selected with the CKS1 and CKS0 bits in CMCSR. Figure 13.3 shows the timing.




Figure 13.3 Count Timing

13.4 Interrupts

13.4.1 Interrupt Sources and DMA Transfer Requests

This module has channels and each of them to which a different vector address is allocated has a compare match interrupt. When both the compare match flag (CMF) and the interrupt enable bit (CMIE) are set to 1, the corresponding interrupt request is output. When the interrupt is used to activate a CPU interrupt, the priority of channels can be changed by the interrupt controller settings. For details, see section 7, Interrupt Controller.

Clear the CMF bit to 0 by the user exception handling routine. If this operation is not carried out, another interrupt will be generated. By setting the interrupt controller, the direct memory access controller can be activated when a compare match interrupt is requested. In this case, an interrupt is not issued to the CPU. If the setting to activate the direct memory access controller has not been made, an interrupt request is sent to the CPU. The CMF bit is automatically cleared to 0 when data is transferred by the direct memory access controller.

13.4.2 Timing of Compare Match Flag Setting

When CMCOR and CMCNT match, a compare match signal is generated at the last state in which the values match (the timing when the CMCNT value is updated to H'0000) and the CMF bit in CMCSR is set to 1. That is, after a match between CMCOR and CMCNT, the compare match signal is not generated until the next CMCNT counter clock input. Figure 13.4 shows the timing of CMF bit setting.




Figure 13.4 Timing of CMF Setting

13.4.3 Timing of Compare Match Flag Clearing

The CMF bit in CMCSR is cleared by first, reading as 1 then writing to 0. However, in the case of the direct memory access controller being activated, the CMF bit is automatically cleared to 0 when data is transferred by the direct memory access controller.

13.5 Usage Notes

13.5.1 Conflict between Write and Compare-Match Processes of CMCNT

When the compare match signal is generated in the T2 cycle while writing to CMCNT, clearing CMCNT has priority over writing to it. In this case, CMCNT is not written to. Figure 13.5 shows the timing to clear the CMCNT counter.




Figure 13.5 Conflict between Write and Compare Match Processes of CMCNT

13.5.2 Conflict between Word-Write and Count-Up Processes of CMCNT

Even when the count-up occurs in the T2 cycle while writing to CMCNT in words, the writing has priority over the count-up. In this case, the count-up is not performed. Figure 13.6 shows the timing to write to CMCNT in words.




Figure 13.6 Conflict between Word-Write and Count-Up Processes of CMCNT

13.5.3 Conflict between Byte-Write and Count-Up Processes of CMCNT

Even when the count-up occurs in the T2 cycle while writing to CMCNT in bytes, the writing has priority over the count-up. In this case, the count-up is not performed. The byte data on the other side, which is not written to, is also not counted and the previous contents are retained.

Figure 13.7 shows the timing when the count-up occurs in the T2 cycle while writing to CMCNTH in bytes.




Figure 13.7 Conflict between Byte-Write and Count-Up Processes of CMCNT

13.5.4 Compare Match between CMCNT and CMCOR

Do not set the same value in CMCNT and CMCOR while CMCNT is not counting.

Section 14 Watchdog Timer

This LSI includes the watchdog timer, which externally outputs an overflow signal (\overline{WDTOVF}) on overflow of the counter when the value of the counter has not been updated because of a system malfunction. This module can simultaneously generate an internal reset signal for the entire LSI.

This module is a single channel timer that counts up the clock oscillation settling period when the system leaves software standby mode. It can also be used as a general watchdog timer or interval timer.

14.1 Features

- Can be used to ensure the clock oscillation settling time
 This module is used in leaving software standby mode.
- Can switch between watchdog timer mode and interval timer mode.
- Outputs WDTOVF signal in watchdog timer mode
 When the counter overflows in watchdog timer mode, the WDTOVF signal is output
 externally. It is possible to select whether to reset the LSI internally when this happens. Either
 the power-on reset or manual reset signal can be selected as the internal reset type.
- Interrupt generation in interval timer mode
 An interval timer interrupt is generated when the counter overflows.
- Choice of eight counter input clocks
 Eight clocks (Pφ × 1 to Pφ × 1/16384) that are obtained by dividing the peripheral clock can be selected.

Figure 14.1 shows a block diagram.




Figure 14.1 Block Diagram

14.2 Input/Output Pin

Table 14.1 shows the pin configuration.

Table 14.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Watchdog timer overflow	WDTOVF	Output	Outputs the counter overflow signal in watchdog timer mode

14.3 Register Descriptions

Table 14.2 shows the register configuration.

Table 14.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Watchdog timer counter	WTCNT	R/W	H'00	H'FFFE0002	16*
Watchdog timer control/status register	WTCSR	R/W	H'18	H'FFFE0000	16*
Watchdog reset control/status register	WRCSR	R/W	H'1F	H'FFFE0004	16*


Note: * For the access size, see section 14.3.4, Notes on Register Access.

14.3.1 Watchdog Timer Counter (WTCNT)

WTCNT is an 8-bit readable/writable register that is incremented by cycles of the selected clock signal. When an overflow occurs, it generates a watchdog timer overflow signal (WDTOVF) in watchdog timer mode and an interrupt in interval timer mode.

Use word access to write to WTCNT, writing H'5A in the upper byte. Use byte access to read from WTCNT.

Note: The method for writing to WTCNT differs from that for other registers to prevent erroneous writes. See section 14.3.4, Notes on Register Access, for details.



14.3.2 Watchdog Timer Control/Status Register (WTCSR)

WTCSR is an 8-bit readable/writable register composed of bits to select the clock used for the count, overflow flags, and timer enable bit.

When used to count the clock oscillation settling time for canceling software standby mode, it retains its value after counter overflow.

Use word access to write to WTCSR, writing H'A5 in the upper byte. Use byte access to read from WTCSR.

Note: The method for writing to WTCSR differs from that for other registers to prevent erroneous writes. See section 14.3.4, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0
	IOVF	WT/ĪT	TME	-	-		CKS[2:0]	ı
Initial value:	0	0	0	1	1	0	0	0
R/W:	R/(W)	R/W	R/W	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
DIL	DIL Name	value	ITI/ VV	Description
7	IOVF	0	R/(W)	Interval Timer Overflow
				Indicates that WTCNT has overflowed in interval timer mode. This flag is not set in watchdog timer mode.
				0: No overflow
				1: WTCNT overflow in interval timer mode
				[Clearing condition]
				When 0 is written to IOVF after reading IOVF

		Initial		
Bit	Bit Name	Value	R/W	Description
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether to use this module as a watchdog timer or an interval timer.
				0: Use as interval timer
				1: Use as watchdog timer
				Note: When the WTCNT overflows in watchdog timer mode, the WDTOVF signal is output externally. If this bit is modified when this module is running, the up-count may not be performed correctly.
5	TME	0	R/W	Timer Enable
				Starts and stops timer operation. Clear this bit to 0 when using this module in software standby mode or when changing the clock frequency.
				0: Timer disabled
				Count-up stops and WTCNT value is retained
				1: Timer enabled
4, 3	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.

Bit	Bit Name	Initial Value	R/W	Descr	iption				
2 to 0	CKS[2:0]	000	R/W	Clock	Select		•		
				count periph shown	from the ei eral clock (inside the	It the clock to be used for the WTCNT ight types obtainable by dividing the $(P\phi)$. The overflow period that is a parenthesis in the table is the value eral clock $(P\phi)$ is 36 MHz.			
				Bits	2 to 0	Clock Ratio	Overflow Cycle		
				000:		1 × Pφ	7.1 μs		
				001:		1/64 × Pφ	455 μs		
				010:		1/128 × Pφ	910 μs		
				011:		1/256 × Pφ	1.8 ms		
				100:		1/512 × Pφ	3.6 ms		
				101:		1/1024 × Pφ	7.2 ms		
				110:		1/4096 × P∳	29 ms		
				111:		1/16384 × P¢	116 ms		
				Note:	is running correctly.	, the up-count ma	d when this module by not be performed bits are modified of running.		

14.3.3 Watchdog Reset Control/Status Register (WRCSR)

WRCSR is an 8-bit readable/writable register that controls output of the internal reset signal generated by watchdog timer counter (WTCNT) overflow.

Note: The method for writing to WRCSR differs from that for other registers to prevent erroneous writes. See section 14.3.4, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0	
	WOVF	RSTE	RSTS	-	-	-	-	-]
Initial value:	0	0	0	1	1	1	1	1	-
R/W:	R/(W)	R/W	R/W	R	R	R	R	R	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	WOVF	0	R/(W)	Watchdog Timer Overflow
				Indicates that the WTCNT has overflowed in watchdog timer mode. This bit is not set in interval timer mode.
				0: No overflow
				1: WTCNT has overflowed in watchdog timer mode
				[Clearing condition]
				 When 0 is written to WOVF after reading WOVF
6	RSTE	0	R/W	Reset Enable
				Selects whether to generate a signal to reset the LSI internally if WTCNT overflows in watchdog timer mode. In interval timer mode, this setting is ignored.
				0: Not reset when WTCNT overflows*
				1: Reset when WTCNT overflows
				Note: * LSI not reset internally, but WTCNT and WTCSR reset within this module.
5	RSTS	0	R/W	Reset Select
				Selects the type of reset when the WTCNT overflows in watchdog timer mode. In interval timer mode, this setting is ignored.
				0: Power-on reset
				1: Manual reset
4 to 0	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.

14.3.4 Notes on Register Access

The watchdog timer counter (WTCNT), watchdog timer control/status register (WTCSR), and watchdog reset control/status register (WRCSR) are more difficult to write to than other registers. The procedures for reading or writing to these registers are given below.

(1) Writing to WTCNT and WTCSR

These registers must be written by a word transfer instruction. They cannot be written by a byte or longword transfer instruction.

When writing to WTCNT, set the upper byte to H'5A and transfer the lower byte as the write data, as shown in figure 14.2. When writing to WTCSR, set the upper byte to H'A5 and transfer the lower byte as the write data. This transfer procedure writes the lower byte data to WTCNT or WTCSR.




Figure 14.2 Writing to WTCNT and WTCSR

(2) Writing to WRCSR

WRCSR must be written by a word access to address H'FFFE0004. It cannot be written by byte transfer or longword transfer instructions.

Procedures for writing 0 to WOVF (bit 7) and for writing to RSTE (bit 6) and RSTS (bit 5) are different, as shown in figure 14.3.

To write 0 to the WOVF bit, the write data must be H'A5 in the upper byte and H'00 in the lower byte. This clears the WOVF bit to 0. The RSTE and RSTS bits are not affected. To write to the RSTE and RSTS bits, the upper byte must be H'5A and the lower byte must be the write data. The values of bits 6 and 5 of the lower byte are transferred to the RSTE and RSTS bits, respectively. The WOVF bit is not affected.




Figure 14.3 Writing to WRCSR

(3) Reading from WTCNT, WTCSR, and WRCSR

WTCNT, WTCSR, and WRCSR are read in a method similar to other registers. WTCSR is allocated to address H'FFFE0000, WTCNT to address H'FFFE0002, and WRCSR to address H'FFFE0004. Byte transfer instructions must be used for reading from these registers.

14.4 Usage

14.4.1 Canceling Software Standby Mode

This module can be used to cancel software standby mode with an interrupt such as an NMI interrupt. The procedure is described below. (This module does not operate when resets are used for canceling, so keep the \overline{RES} or \overline{MRES} pin low until clock oscillation settles.)

- 1. Before making a transition to software standby mode, always clear the TME bit in WTCSR to 0. When the TME bit is 1, an erroneous reset or interval timer interrupt may be generated when the count overflows.
- 2. Set the type of count clock used in the CKS[2:0] bits in WTCSR and the initial value of the counter in WTCNT. These values should ensure that the time till count overflow is longer than the clock oscillation settling time.
- 3. After setting the STBY and DEEP bits of the standby control register 1 (STBCR1: see section 32, Power-Down Modes) to 1 and 0 respectively, the execution of a SLEEP instruction puts the system in software standby mode and clock operation then stops.
- 4. This module starts counting by detecting the edge change of the NMI signal.
- 5. When the module count overflows, the clock pulse generator starts supplying the clock and this LSI resumes operation. The WOVF flag in WRCSR is not set when this happens.

14.4.2 Using Watchdog Timer Mode

- 1. Set the WT/IT bit in WTCSR to 1, the type of count clock in the CKS[2:0] bits in WTCSR, whether this LSI is to be reset internally or not in the RSTE bit in WRCSR, the reset type if it is generated in the RSTS bit in WRCSR, and the initial value of the counter in WTCNT.
- 2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
- 3. While operating in watchdog timer mode, rewrite the counter periodically to H'00 to prevent the counter from overflowing.
- 4. When the counter overflows, this module sets the WOVF flag in WRCSR to 1, and the WDTOVF signal is output externally (figure 14.4). The WDTOVF signal can be used to reset the system. The WDTOVF signal is output for 64 × Pφ clock cycles.
- 5. If the RSTE bit in WRCSR is set to 1, a signal to reset the inside of this LSI can be generated simultaneously with the WDTOVF signal. Either power-on reset or manual reset can be selected for this interrupt by the RSTS bit in WRCSR. The internal reset signal is output for $128 \times P\phi$ clock cycles.
- 6. When an overflow reset of this module is generated simultaneously with a reset input on the RES pin, the RES pin reset takes priority, and the WOVF bit in WRCSR is cleared to 0.




Figure 14.4 Operation in Watchdog Timer Mode

14.4.3 Using Interval Timer Mode

When operating in interval timer mode, interval timer interrupts are generated at every overflow of the counter. This enables interrupts to be generated at set periods.

- 1. Clear the WT/IT bit in WTCSR to 0, set the type of count clock in the CKS[2:0] bits in WTCSR, and set the initial value of the counter in WTCNT.
- 2. Set the TME bit in WTCSR to 1 to start the count in interval timer mode.
- 3. When the counter overflows, this module sets the IOVF bit in WTCSR to 1 and an interval timer interrupt request is sent to the interrupt controller. The counter then resumes counting.




Figure 14.5 Operation in Interval Timer Mode

14.5 **Usage Notes**

Pay attention to the following points when using this module in either the interval timer or watchdog timer mode.

14.5.1 Timer Variation

After timer operation has started, the period from the power-on reset point to the first count up timing of WTCNT varies depending on the time period that is set by the TME bit of WTCSR. The shortest such time period is thus one cycle of the peripheral clock, $P\phi$, while the longest is the result of frequency division according to the value in the CKS[2:0] bits. The timing of subsequent incrementation is in accord with the selected frequency division ratio. Accordingly, this time difference is referred to as timer variation.

This also applies to the timing of the first incrementation after WTCNT has been written to during timer operation.

14.5.2 Prohibition against Setting H'FF to WTCNT

When the value in WTCNT reaches H'FF, this module assumes that an overflow has occurred. Accordingly, when H'FF is set in WTCNT, an interval timer interrupt or reset will occur immediately, regardless of the current clock selection by the CKS[2:0] bits.

14.5.3 **Interval Timer Overflow Flag**

When the value in WTCNT is H'FF, the IOVF flag in WTCSR cannot be cleared.

Only clear the IOVF flag when the value in WTCNT has either become H'00 or been changed to a value other than H'FF.

14.5.4 System Reset by WDTOVF Signal

If the WDTOVF signal is input to the RES pin of this LSI, this LSI cannot be initialized correctly.

Avoid input of the $\overline{\text{WDTOVF}}$ signal to the $\overline{\text{RES}}$ pin of this LSI through glue logic circuits. To reset the entire system with the $\overline{\text{WDTOVF}}$ signal, use the circuit shown in figure 14.6.




Figure 14.6 Example of System Reset Circuit Using WDTOVF Signal

14.5.5 Manual Reset in Watchdog Timer Mode

When a manual reset occurs in watchdog timer mode, the bus cycle is continued. If a manual reset occurs during burst transfer by the direct memory access controller, manual reset exception handling may be pended until the CPU acquires the bus mastership.

14.5.6 Internal Reset in Watchdog Timer Mode

When an internal reset is generated due to an overflow of the watchdog timer counter (WTCNT) in watchdog timer mode, the watchdog reset control/status register (WRCSR) is not initialized, so the WOVF bit retains the value 1. As long as the WOVF bit is 1, an internal reset will not be generated even if the WTCNT overflows again.

Section 15 Realtime Clock

This LSI has a realtime clock and a 4-MHz crystal oscillator.

15.1 Features

- Clock and calendar functions (BCD format): Seconds, minutes, hours, date, day of the week, month, and year.
- 1-Hz to 64-Hz timer (binary format)
 64-Hz counter indicates the state of the divider circuit between 64 Hz and 1 Hz
- Start/stop function
- 30-second adjust function
- Alarm interrupt: Frame comparison of seconds, minutes, hours, date, day of the week, month, and year can be used as conditions for the alarm interrupt
- Periodic interrupts: the interrupt cycle may be 1/64 second, 1/16 second, 1/4 second, 1/2 second, 1 second, or 2 seconds
- Carry interrupt: a carry interrupt indicates when a carry occurs during a counter read
- Automatic leap year adjustment
- Any of the external clock signal dedicated for the clock function or the internal signal can be selected as the operating clock signal for the clock function.
- Recovery from deep standby mode can be performed by an alarm interrupt.

Figure 15.1 shows the block diagram.




Figure 15.1 Block Diagram

15.2 **Input/Output Pin**

Table 15.1 shows the pin configuration.

Table 15.1 Pin Configuration

Pin Name	Symbol	I/O	Description		
Realtime clock resonator	RTC_X1	Input	Connects 4-MHz crystal resonator for		
crystal pin/ external clock	RTC_X2	Output	this module, and enables to input the external clock to the RTC_X1 pin.		
Internal clock resonator	EXTAL	Input	Connects crystal resonator used for		
crystal/	XTAL	Output	internal operation.		
external clock		· ·	For details, see section 5, Clock Pulse Generator.		

15.3 Register Descriptions

Table 15.2 shows the register configuration.

Table 15.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
64-Hz counter	R64CNT	R	H'xx	H'FFFE6000	8
Second counter	RSECCNT	R/W	H'xx	H'FFFE6002	8
Minute counter	RMINCNT	R/W	H'xx	H'FFFE6004	8
Hour counter	RHRCNT	R/W	H'xx	H'FFFE6006	8
Day of week counter	RWKCNT	R/W	H'xx	H'FFFE6008	8
Date counter	RDAYCNT	R/W	H'xx	H'FFFE600A	8
Month counter	RMONCNT	R/W	H'xx	H'FFFE600C	8
Year counter	RYRCNT	R/W	H'xxxx	H'FFFE600E	16
Second alarm register	RSECAR	R/W	H'xx	H'FFFE6010	8
Minute alarm register	RMINAR	R/W	H'xx	H'FFFE6012	8
Hour alarm register	RHRAR	R/W	H'xx	H'FFFE6014	8
Day of week alarm register	RWKAR	R/W	H'xx	H'FFFE6016	8
Date alarm register	RDAYAR	R/W	H'xx	H'FFFE6018	8
Month alarm register	RMONAR	R/W	H'xx	H'FFFE601A	8
Year alarm register	RYRAR	R/W	H'xxxx	H'FFFE6020	16
Control register 1	RCR1	R/W	H'xx	H'FFFE601C	8
Control register 2	RCR2	R/W	H'01	H'FFFE601E	8
Control register 3	RCR3	R/W	H'x0	H'FFFE6024	8
Control register 5	RCR5	R/W	H'0x	H'FFFE6026	8
Frequency register H	RFRH	R/W	H'xxxx	H'FFFE602A	16
Frequency register L	RFRL	R/W	H'xxxx	H'FFFE602C	16

15.3.1 64-Hz Counter (R64CNT)

R64CNT indicates the state of the divider circuit between 64 Hz and 1 Hz.

Reading this register, when carry from 128-Hz divider stage is generated, sets the CF bit in the control register 1 (RCR1) to 1 so that the carrying and reading 64 Hz counter are performed at the same time is indicated. In this case, the R64CNT should be read again after writing 0 to the CF bit in RCR1 since the read value is not valid.

After the RESET bit or ADJ bit in the control register 2 (RCR2) is set to 1, the divider circuit is initialized and R64CNT is initialized.


Blt:	7	6	5	4	3	2	1	0
	-	1Hz	2Hz	4Hz	8Hz	16Hz	32Hz	64Hz
Initial value:	0	Undefined						
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	1 Hz	Undefined	R	Indicate the state of the divider circuit between
5	2 Hz	Undefined	R	⁻ 64 Hz and 1 Hz.
4	4 Hz	Undefined	R	-
3	8 Hz	Undefined	R	-
2	16 Hz	Undefined	R	-
1	32 Hz	Undefined	R	-
0	64 Hz	Undefined	R	-

15.3.2 Second Counter (RSECCNT)

RSECCNT is used for setting/counting in the BCD-coded second section. The count operation is performed by a carry for each second of the 64-Hz counter.

The assignable range is from 00 through 59 (practically in BCD), otherwise operation errors occur. Carry out write processing after stopping the count operation through the setting of the START bit in RCR2.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	10 seconds	Undefined	R/W	Counting Ten's Position of Seconds
				Counts on 0 to 5 for 60-seconds counting.
3 to 0	1 second	Undefined	R/W	Counting One's Position of Seconds
				Counts on 0 to 9 once per second. When a carry is generated, 1 is added to the ten's position.

15.3.3 **Minute Counter (RMINCNT)**

RMINCNT is used for setting/counting in the BCD-coded minute section. The count operation is performed by a carry for each minute of the second counter.

The assignable range is from 00 through 59 (practically in BCD), otherwise operation errors occur. Carry out write processing after stopping the count operation through the setting of the START bit in RCR2.

Blt:	7	6	5	4	3	2	1	0
	-	10) minute	es		1 mi	nute	
Initial value:	0	Undefined						
R/W:	R	R/W						

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	10 minutes	Undefined	R/W	Counting Ten's Position of Minutes
				Counts on 0 to 5 for 60-minutes counting.
3 to 0	1 minute	Undefined	R/W	Counting One's Position of Minutes
				Counts on 0 to 9 once per second. When a carry is generated, 1 is added to the ten's position.

15.3.4 Hour Counter (RHRCNT)

RHRCNT is used for setting/counting in the BCD-coded hour section. The count operation is performed by a carry for each 1 hour of the minute counter.

The assignable range is from 00 through 23 (practically in BCD), otherwise operation errors occur. Carry out write processing after stopping the count operation through the setting of the START bit in RCR2.



		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	10 hours	Undefined	R/W	Counting Ten's Position of Hours
				Counts on 0 to 2 for ten's position of hours.
3 to 0	1 hour	Undefined	R/W	Counting One's Position of Hours
				Counts on 0 to 9 once per hour. When a carry is generated, 1 is added to the ten's position.

Day of Week Counter (RWKCNT) 15.3.5

RWKCNT is used for setting/counting day of week section. The count operation is performed by a carry for each day of the date counter.

The assignable range is from 0 through 6 (practically in BCD), otherwise operation errors occur. Carry out write processing after stopping the count operation through the setting of the START bit in RCR2.

Blt:	7	6	5	4	3	2	1	0
	-	-	-	-	-		Day	
Initial value:	0	0	0	0	0	Undefined	Undefined	Undefined
R/W:	R	R	R	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	Day	Undefined	R/W	Day-of-Week Counting
				Day-of-week is indicated with a binary code.
				000: Sunday
				001: Monday
				010: Tuesday
				011: Wednesday
				100: Thursday
				101: Friday
				110: Saturday
				111: Reserved (setting prohibited)

15.3.6 Date Counter (RDAYCNT)

RDAYCNT is used for setting/counting in the BCD-coded date section. The count operation is performed by a carry for each day of the hour counter.

The assignable range is from 01 through 31 (practically in BCD), otherwise operation errors occur. Carry out write processing after stopping the count operation through the setting of the START bit in RCR2.

The range of date changes with each month and in leap years. Confirm the correct setting. Leap years are recognized by dividing the year counter (RYRCNT) values by 400, 100, and 4 and obtaining a fractional result of 0.

Blt:	7	6	5	4	3	2	1	0
	-	-	10 0	days		1 (lay	
Initial value:	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	10 days	Undefined	R/W	Counting Ten's Position of Dates
3 to 0	1 day	Undefined	R/W	Counting One's Position of Dates
				Counts on 0 to 9 once per date. When a carry is generated, 1 is added to the ten's position.

Month Counter (RMONCNT) 15.3.7

RMONCNT is used for setting/counting in the BCD-coded month section. The count operation is performed by a carry for each month of the date counter.

The assignable range is from 01 through 12 (practically in BCD), otherwise operation errors occur. Carry out write processing after stopping the count operation through the setting of the START bit in RCR2.

Blt:	7	6	5	4	3	2	1	0
	-	-	-	10 months		1 m	onth	
Initial value:	0	0	0	Undefined	Undefined	Undefined	Undefined	Undefined
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	10 months	Undefined	R/W	Counting Ten's Position of Months
3 to 0	1 month	Undefined	R/W	Counting One's Position of Months
				Counts on 0 to 9 once per month. When a carry is generated, 1 is added to the ten's position.

15.3.8 Year Counter (RYRCNT)

RYRCNT is used for setting/counting in the BCD-coded year section. The count operation is performed by a carry for each year of the month counter.

The assignable range is from 0000 through 9999 (practically in BCD), otherwise operation errors occur. Carry out write processing after stopping the count operation through the setting of the START bit in RCR2.

Blt:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1000	years			100 years				10 y	ears		1 year			

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 12	1000 years	Undefined	R/W	Counting Thousand's Position of Years
11 to 8	100 years	Undefined	R/W	Counting Hundred's Position of Years
7 to 4	10 years	Undefined	R/W	Counting Ten's Position of Years
3 to 0	1 year	Undefined	R/W	Counting One's Position of Years

15.3.9 Second Alarm Register (RSECAR)

RSECAR is an alarm register corresponding to the BCD-coded second counter RSECCNT. When the ENB bit is set to 1, a comparison with the RSECCNT value is performed. From among RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR/RCR3, the counter and alarm register comparison is performed only on those with ENB bits set to 1, and if each of those coincides, an alarm flag of RCR1 is set to 1.

The assignable range is from 00 through 59 + ENB bits (practically in BCD), otherwise operation errors occur.

Blt:	7	6	5	4	3	2	1	0	
	ENB	10) secon	ds	1 second				

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	Undefined	R/W	When this bit is set to 1, a comparison with the RSECCNT value is performed.
6 to 4	10 seconds	Undefined	R/W	Ten's position of seconds setting value
3 to 0	1 second	Undefined	R/W	One's position of seconds setting value

15.3.10 Minute Alarm Register (RMINAR)

RMINAR is an alarm register corresponding to the BCD-coded minute counter RMINCNT. When the ENB bit is set to 1, a comparison with the RMINCNT value is performed. From among RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR/RCR3, the counter and alarm register comparison is performed only on those with ENB bits set to 1, and if each of those coincides, an alarm flag of RCR1 is set to 1.

The assignable range is from 00 through 59 + ENB bits (practically in BCD), otherwise operation errors occur.

Blt:	7	6	6 5		3	2	1	0		
	ENB	10	0 minut	es		1 mi	nute			
nitial value.	ALIC: Lindefined Lindefined Lindefined Lindefined Lindefined Lindefined Lindefined									

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	Undefined	R/W	When this bit is set to 1, a comparison with the RMINCNT value is performed.
6 to 4	10 minutes	Undefined	R/W	Ten's position of minutes setting value
3 to 0	1 minute	Undefined	R/W	One's position of minutes setting value

15.3.11 Hour Alarm Register (RHRAR)

RHRAR is an alarm register corresponding to the BCD-coded hour counter RHRCNT. When the ENB bit is set to 1, a comparison with the RHRCNT value is performed. From among RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR/RCR3, the counter and alarm register comparison is performed only on those with ENB bits set to 1, and if each of those coincides, an alarm flag of RCR1 is set to 1.

The assignable range is from 00 through 23 + ENB bits (practically in BCD), otherwise operation errors occur.

BIt:	7	6	5	4	3	2	1	0
	ENB	-	10 h	ours		1 h	our	
Initial value:	Undefined	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
R/W:	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W

Undefined	R/W	When this bit is set to 1, a comparison with the RHRCNT value is performed.
0	R	Reserved
		This bit is always read as 0. The write value should always be 0.
Undefined	R/W	Ten's position of hours setting value
Undefined	R/W	One's position of hours setting value
	0 Undefined	0 R Undefined R/W

15.3.12 Day of Week Alarm Register (RWKAR)

RWKAR is an alarm register corresponding to the BCD-coded day of week counter RWKCNT. When the ENB bit is set to 1, a comparison with the RWKCNT value is performed. From among RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR/RCR3, the counter and alarm register comparison is performed only on those with ENB bits set to 1, and if each of those coincides, an alarm flag of RCR1 is set to 1.

The assignable range is from 0 through 6 + ENB bits (practically in BCD), otherwise operation errors occur.

Blt:	7	6	5	4	3	2	1	0
	ENB	-	-	-	1		Day	
Initial value:	Undefined	0	0	0	0	Undefined	Undefined	Undefined
R/W:	R/W	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	Undefined	R/W	When this bit is set to 1, a comparison with the RWKCNT value is performed.
6 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	Day	Undefined	R/W	Day of Week Setting Value
				000: Sunday
				001: Monday
				010: Tuesday
				011: Wednesday
				100: Thursday
				101: Friday
				110: Saturday
				111: Reserved (setting prohibited)

15.3.13 Date Alarm Register (RDAYAR)

RDAYAR is an alarm register corresponding to the BCD-coded date counter RDAYCNT. When the ENB bit is set to 1, a comparison with the RDAYCNT value is performed. From among RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR/RCR3, the counter and alarm register comparison is performed only on those with ENB bits set to 1, and if each of those coincides, an alarm flag of RCR1 is set to 1.

The assignable range is from 01 through 31 + ENB bits (practically in BCD), otherwise operation errors occur.

BIt:	7	6	5	4	3	2	1	0
	ENB	-	10 0	days		1 (day	
Initial value:	Undefined	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
R/W:	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	Undefined	R/W	When this bit is set to 1, a comparison with the RDAYCNT value is performed.
6	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
5, 4	10 days	Undefined	R/W	Ten's position of dates setting value
3 to 0	1 day	Undefined	R/W	One's position of dates setting value

15.3.14 Month Alarm Register (RMONAR)

RMONAR is an alarm register corresponding to the BCD-coded month counter RMONCNT. When the ENB bit is set to 1, a comparison with the RMONCNT value is performed. From among RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR/RCR3, the counter and alarm register comparison is performed only on those with ENB bits set to 1, and if each of those coincides, an alarm flag of RCR1 is set to 1.

The assignable range is from 01 through 12 + ENB bits (practically in BCD), otherwise operation errors occur.

Blt:	7	6	5	4	3	2	1	0
	ENB	-	-	10 months		1 m	onth	
Initial value:	Undefined	0	0	Undefined	Undefined	Undefined	Undefined	Undefined
R/W:	R/W	R	R	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	ENB	Undefined	R/W	When this bit is set to 1, a comparison with the RMONCNT value is performed.
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	10 months	Undefined	R/W	Ten's position of months setting value
3 to 0	1 month	Undefined	R/W	One's position of months setting value

Year Alarm Register (RYRAR)

RYRAR is an alarm register corresponding to the year counter RYRCNT. The assignable range is from 0000 through 9999 (practically in BCD), otherwise operation errors occur.

Blt:	15	14	13	12	11	11 10 9 8				6	5	4	3	2	1	0
		1000	years			100 years				10 y	ears		1 year			

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	1000 years	Undefined	R/W	Thousand's position of years setting value
11 to 8	100 years	Undefined	R/W	Hundred's position of years setting value
7 to 4	10 years	Undefined	R/W	Ten's position of years setting value
3 to 0	1 year	Undefined	R/W	One's position of years setting value

15.3.16 Control Register 1 (RCR1)

RCR1 is a register that affects carry flags and alarm flags. It also selects whether to generate interrupts for each flag.

The CF flag remains undefined until the divider circuit is reset (the RESET and ADJ bits in RCR2 are set to 1). When using the CF flag, make sure to reset the divider circuit beforehand.

The AF flag remains undefined until the value is set to an alarm register and a counter. When using the AF flag, make sure to set the alarm register and counter beforehand.

Blt:	7	6	5	4	3	2	1	0
	CF	-	-	CIE	AIE	-	-	AF
Initial value:	Undefined	0	0	0	0	0	0	Undefined
R/W·	R/W	R	R	R/W	R/W	R	R	R/W


Bit	Bit Name	Initial Value	R/W	Description
7	CF	Undefined	R/W	Carry Flag
				Status flag that indicates that a carry has occurred. CF is set to 1 when a count-up to 64-Hz occurs at the second counter carry or 64-Hz counter read. A count register value read at this time cannot be guaranteed; another read is required.
				0: No carry of 64-Hz counter by second counter or 64- Hz counter
				[Clearing condition]
				When 0 is written to CF
				Carry of 64-Hz counter by second counter or 64 Hz counter
				[Setting condition]
				When the second counter or 64-Hz counter is read during a carry occurrence by the 64-Hz counter, or 1 is written to CF.
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

4 CIE 0 R/W Carry Interrupt Enable Flag When the carry flag (CF) is set to 1, the CIE bit enable interrupts. 0: A carry interrupt is not generated when the CF flag set to 1 1: A carry interrupt is generated when the CF flag is to 1 3 AIE 0 R/W Alarm Interrupt Enable Flag When the alarm flag (AF) is set to 1, the AIE bit allow interrupts. 0: An alarm interrupt is not generated when the AF flag is set to 1 1: An alarm interrupt is generated when the AF flag is set to 1 2, 1 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 0 AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]			Initial		
When the carry flag (CF) is set to 1, the CIE bit enablinterrupts. 0: A carry interrupt is not generated when the CF flag set to 1 1: A carry interrupt is generated when the CF flag is to 1 3 AIE 0 R/W Alarm Interrupt Enable Flag When the alarm flag (AF) is set to 1, the AIE bit allow interrupts. 0: An alarm interrupt is not generated when the AF flag is set to 1 1: An alarm interrupt is generated when the AF flag is set to 1 2, 1 — All 0 R Reserved These bits are always read as 0. The write value sho always be 0. 0 AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set the an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]	Bit	Bit Name	Value	R/W	Description
interrupts. 0: A carry interrupt is not generated when the CF flag set to 1 1: A carry interrupt is generated when the CF flag is to 1 3 AIE 0 R/W Alarm Interrupt Enable Flag When the alarm flag (AF) is set to 1, the AIE bit allow interrupts. 0: An alarm interrupt is not generated when the AF fl is set to 1 1: An alarm interrupt is generated when the AF flag is set to 1 2, 1 — All 0 R Reserved These bits are always read as 0. The write value sho always be 0. 0 AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set I an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]	4	CIE	0	R/W	Carry Interrupt Enable Flag
set to 1 1: A carry interrupt is generated when the CF flag is to 1 3 AIE 0 R/W Alarm Interrupt Enable Flag When the alarm flag (AF) is set to 1, the AIE bit allow interrupts. 0: An alarm interrupt is not generated when the AF flag is set to 1 1: An alarm interrupt is generated when the AF flag is set to 1 2, 1 — All 0 R Reserved These bits are always read as 0. The write value sho always be 0. 0 AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]					When the carry flag (CF) is set to 1, the CIE bit enables interrupts.
to 1 3 AIE 0 R/W Alarm Interrupt Enable Flag When the alarm flag (AF) is set to 1, the AIE bit allow interrupts. 0: An alarm interrupt is not generated when the AF fl is set to 1 1: An alarm interrupt is generated when the AF flag is set to 1 2, 1 — All 0 R Reserved These bits are always read as 0. The write value sho always be 0. 0 AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]					0: A carry interrupt is not generated when the CF flag is set to 1
When the alarm flag (AF) is set to 1, the AIE bit allow interrupts. 0: An alarm interrupt is not generated when the AF fl is set to 1 1: An alarm interrupt is generated when the AF flag is set to 1 2, 1 — All 0 R Reserved These bits are always read as 0. The write value sho always be 0. 0 AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set I an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]					1: A carry interrupt is generated when the CF flag is set to 1
interrupts. 0: An alarm interrupt is not generated when the AF fl is set to 1 1: An alarm interrupt is generated when the AF flag is set to 1 2, 1 — All 0 R Reserved These bits are always read as 0. The write value sho always be 0. 0 AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]	3	AIE	0	R/W	Alarm Interrupt Enable Flag
is set to 1 1: An alarm interrupt is generated when the AF flag is set to 1 2, 1 — All 0 R Reserved These bits are always read as 0. The write value sho always be 0. 0 AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]					When the alarm flag (AF) is set to 1, the AIE bit allows interrupts.
set to 1 2, 1 — All 0 R Reserved These bits are always read as 0. The write value sho always be 0. 0 AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]					0: An alarm interrupt is not generated when the AF flag is set to 1
These bits are always read as 0. The write value shot always be 0. O AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set I an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. O: Alarm register and counter not match [Clearing condition]					1: An alarm interrupt is generated when the AF flag is set to 1
always be 0. O AF Undefined R/W Alarm Flag The AF flag is set when the alarm time, which is set I an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. O: Alarm register and counter not match [Clearing condition]	2, 1	_	All 0	R	Reserved
The AF flag is set when the alarm time, which is set an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]					These bits are always read as 0. The write value should always be 0.
an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR i set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition]	0	AF	Undefined	R/W	Alarm Flag
[Clearing condition]					RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is
					0: Alarm register and counter not match
					[Clearing condition]
When 0 is written to AF.					When 0 is written to AF.
1: Alarm register and counter match*					1: Alarm register and counter match*
[Setting condition]					[Setting condition]
When alarm register (only a register with ENB bit set 1) and counter match					When alarm register (only a register with ENB bit set to 1) and counter match
Note: * Writing 1 holds previous value.					Note: * Writing 1 holds previous value.

15.3.17 Control Register 2 (RCR2)

RCR2 is a register for periodic interrupt control, 30-second adjustment, divider circuit RESET, and count control.

RCR2 is initialized by a power-on reset or in deep standby mode. Bits other than the RTCEN and START bits are initialized by a manual reset. The RTCEN bit is initialized only by a power-on reset signal from the $\overline{\text{RES}}$ pin.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	PEF	0	R/W	Periodic Interrupt Flag
				Indicates interrupt generation with the period designated by the PES2 to PES0 bits. When set to 1, PEF generates periodic interrupts.
				0: Interrupts not generated with the period designated by the bits PES2 to PES0.
				[Clearing condition]
				When 0 is written to PEF
				1: Interrupts generated with the period designated by the PES2 to PES0 bits.
				[Setting condition]
				When an interrupt is generated with the period designated by the bits PES0 to PES2 or when 1 is written to the PEF flag

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PES[2:0]	000	R/W	Interrupt Enable Flags
	[]			These bits specify the periodic interrupt.
				000: No periodic interrupts generated
				001: Setting prohibited
				010: Periodic interrupt generated every 1/64 second
				011: Periodic interrupt generated every 1/16 second
				100: Periodic interrupt generated every 1/4 second
				101: Periodic interrupt generated every 1/2 second
				110: Periodic interrupt generated every 1 second
				111: Periodic interrupt generated every 2 seconds
3	RTCEN	0	R/W	RTC_X1 Clock Control
				Controls the function of RTC_X1 pin.
				 Halts the on-chip crystal oscillator/disables the external clock input.
				 Runs the on-chip crystal oscillator/enables the external clock input.
2	ADJ	0	R/W	30-Second Adjustment
				When 1 is written to the ADJ bit, times of 29 seconds or less will be rounded to 00 seconds and 30 seconds or more to 1 minute. The divider circuit (prescaler and R64CNT) will be simultaneously reset. This bit always reads 0.
				0: Runs normally.
				1: 30-second adjustment.

Bit	Bit Name	Initial Value	R/W	Description
1	RESET	0	R/W	Reset
				Writing 1 to this bit initializes the divider circuit, the R64CNT register, the alarm register, the RCR3 register, bits CF and AF in RCR1, and bit PEF in RCR2. In this case, the RESET bit is automatically reset to 0 after 1 is written to and the above registers are reset. Thus, there is no need to write 1 to this bit. This bit is always read as 0.
				0: Runs normally.
				1: Divider circuit is reset.
0	START	1	R/W	Start
				Halts and restarts the counter (clock).
				0: Second/minute/hour/day/week/month/year counter halts.
				1: Second/minute/hour/day/week/month/year counter runs normally.

15.3.18 Control Register 3 (RCR3)

When the ENB bit is set to 1, RCR3 performs a comparison with the RYRCNT. From among RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR/RCR3, the counter and alarm register comparison is performed only on those with ENB bits set to 1, and if each of those coincides, an alarm flag of RCR1 is set to 1.

Blt:	7	6	5	4	3	2	1	0	
	ENB	-	-	-	-	-	-	-]
Initial value:	Undefined	0	0	0	0	0	0	0	-
R/W:	R/W	R	R	R	R	R	R	R	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	ENB	Undefined	R/W	When this bit is set to 1, comparison of the year alarm register (RYRAR) and the year counter (RYRCNT) is performed.
6 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

15.3.19 Control Register 5 (RCR5)

When the RCKSEL[1:0] bits are set to 00, the 32.768-kHz RTC_X1 clock pulses are counted; when the RCKSEL[1:0] bits are set to 01, the EXTAL clock pulses are counted; and when the RCKSEL[1:0] bits are set to 10, the RTC_X1 clock pulses are counted to implement the clock function.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	RCKS	EL[1:0]
Initial value:	0	0	0	0	0	0	Undefined	Undefined
R/W:	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	RCKSEL[1:0]	Undefined	R/W	Operation clock select
				Operation clock can be selected from RTC_X1 or EXTAL.
				The setting of these bits should not be switched during operation.
				00: Selects 32.768-kHz RTC_X1.
				01: Selects EXTAL.
				10: Selects RTC_X1.
				11: Setting prohibited.

15.3.20 Frequency Register H/L (RFRH/L)

RFRH/L is a 16-bit readable/writable register.

The "frequency comparison value" is set in RFC[18:0] so that a 128-Hz clock is generated when the realtime clock operates at the EXTAL or RTC_X1 clock frequency.

Change the "frequency comparison value" according to the EXTAL clock frequency. The calculation method is shown below. When the RCKSEL bits in the RCR5 register are 00, it is not necessary to set this register.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	SEL64	-	-	1	1	-	-	-	-	-	-	-	-	F	RFC[18:1	6]
Initial value:	Undefined	0	0	0	0	0	0	0	0	0	0	0	0	Undefined	Undefined	Undefined
R/W:	R/W	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RFC[15:0]															

Bit	Bit Name	Initial Value	R/W	Description
31	SEL64	Undefined	R/W	64-Hz Divider Select
				Indicates the operating clock that the EXTAL or RTC_X1 clock frequency is dividable by 64-Hz and not dividable by 128-Hz.
				0: EXTAL or RTC_X1 clock frequency is dividable by 128-Hz.
				1: EXTAL or RTC_X1 clock frequency is dividable by 64-Hz and not dividable by 128-Hz.
30 to 19	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
18 to 0	RFC[18:0]	Undefined	R/W	Frequency comparison value
				Sets the comparison value to generate operation clock from the EXTAL or RTC_X1 clock frequency.

(1) Method for calculating "frequency comparison value".

- EXTAL or RTC_X1 clock frequency is dividable by 128-Hz RFC[18:0] = (EXTAL or RTC_X1 clock frequency) / 128 Clear the SEL64 bit to 0 in this case.
- EXTAL or RTC_X1 clock frequency is dividable by 64-Hz and not dividable by 128-Hz RFC[18:0] = (EXTAL or RTC_X1 clock frequency) / 64
 Set the SEL64 bit to 1 in this case.

(2) Setting Example

Table 15.3 Setting Example

	Clock Frequency	SEL64 Setting Value	RFC Setting Value
EXTAL	10 MHz	0	H'1312D
	11 MHz	1	H'29F63
	12 MHz	0	H'16E36
RTC_X1	4 MHz	0	H'07A12

15.4 Operation

Usage of this module is shown below.

15.4.1 Initial Settings of Registers after Power-On and Oscillation Settling Time

All the registers should be set after the power is turned on. When the 4-MHz crystal oscillator is used, oscillation settling time is required after the RTCEN bit in the RCR2 register is changed from 0 to 1. Do not set or operate the realtime clock during oscillation settling time. For oscillation settling time, refer to section 35, Electrical Characteristics.

15.4.2 Setting Time

Figure 15.2 shows how to set the time when the clock is stopped.




Figure 15.2 Setting Time

15.4.3 Reading Time

Figure 15.3 shows how to read the time.




Figure 15.3 Reading Time

If a carry occurs while reading the time, the correct time will not be obtained, so it must be read again. Part (a) in figure 15.3 shows the method of reading the time without using interrupts; part (b) in figure 15.3 shows the method using carry interrupts. To keep programming simple, method (a) should normally be used.

15.4.4 Alarm Function

Figure 15.4 shows how to use the alarm function.




Figure 15.4 Using Alarm Function

Alarms can be generated using seconds, minutes, hours, day of the week, date, month, year, or any combination of these. Set the ENB bit in the register on which the alarm is placed to 1, and then set the alarm time in the lower bits. Clear the ENB bit in the register on which the alarm is not placed to 0.

When the clock and alarm times match, 1 is set in the AF bit in RCR1. Alarm detection can be checked by reading this bit, but normally it is done by interrupt. If 1 is set in the AIE bit in RCR1, an interrupt is generated when an alarm occurs.

The alarm flag is set when the clock and alarm times match. However, the alarm flag can be cleared by writing 0.

15.5 Usage Notes

15.5.1 Register Writing during Count

The following registers cannot be written to during a count (while bit 0 = 1 in RCR2).

RSECCNT, RMINCNT, RHRCNT, RDAYCNT, RWKCNT, RMONCNT, RYRCONT

The count must be stopped before writing to any of the above registers.

15.5.2 Use of Realtime Clock Periodic Interrupts

The method of using the periodic interrupt function is shown in figure 15.5.

A periodic interrupt can be generated periodically at the interval set by bits PES2 to PES0 in RCR2. When the time set by bits PES2 to PES0 has elapsed, the PEF is set to 1.

The PEF is cleared to 0 upon periodic interrupt generation or when bits PES2 to PES0 are set. Periodic interrupt generation can be confirmed by reading this bit, but normally the interrupt function is used.




Figure 15.5 Using Periodic Interrupt Function

15.5.3 Transition to Standby Mode after Setting Register

When a transition to standby mode is made after registers in this module are set, sometimes counting is not performed correctly. In case the registers are set, be sure to make a transition to standby mode after performing one dummy read of the register.

15.5.4 Usage Notes when Writing to and Reading the Register

- After writing to a counter register such as the second counter and the RCR2 register, perform two dummy reads before reading data. The register contents from before the write are returned by the two dummy reads, and the third read returns the register contents reflecting the write.
- Registers other than the above can be read immediately after a write and the written value is reflected.

Section 16 Serial Communication Interface with FIFO

This LSI has an five-channel serial communication interface with FIFO that supports both asynchronous and clock synchronous serial communication. It also has 16-stage FIFO registers for both transmission and reception independently for each channel that enable this LSI to perform efficient high-speed continuous communication.

16.1 Features

- Asynchronous serial communication:
 - Serial data communication is performed by start-stop in character units. This module can communicate with a universal asynchronous receiver/transmitter (UART), an asynchronous communication interface adapter (ACIA), or any other communications chip that employs a standard asynchronous serial system. There are eight selectable serial data communication formats.
 - Data length: 7 or 8 bitsStop bit length: 1 or 2 bitsParity: Even, odd, or none
 - Receive error detection: Parity, framing, and overrun errors
 - Break detection: Break is detected when a framing error is followed by at least one frame at the space 0 level (low level). It is also detected by reading the RxD level directly from the serial port register when a framing error occurs.
- Clock synchronous serial communication:
 - Serial data communication is synchronized with a clock signal. This module can communicate with other chips having a clock synchronous communication function. There is one serial data communication format.
 - Data length: 8 bits
 - Receive error detection: Overrun errors
- Full duplex communication: The transmitting and receiving sections are independent, so this
 module can transmit and receive simultaneously. Both sections use 16-stage FIFO buffering,
 so high-speed continuous data transfer is possible in both the transmit and receive directions.
- On-chip baud rate generator with selectable bit rates
- Internal or external transmit/receive clock source: From either baud rate generator (internal) or SCK pin (external)

- Four types of interrupts: Transmit-FIFO-data-empty interrupt, break interrupt, receive-FIFO-data-full interrupt, and receive-error interrupts are requested independently.
- When this module is not in use, it can be stopped by halting the clock supplied to it, saving power.
- In asynchronous mode, on-chip modem control functions (RTS and CTS) (only channels 0 to 2).
- The quantity of data in the transmit and receive FIFO data registers and the number of receive errors of the receive data in the receive FIFO data register can be ascertained.
- A time-out error (DR) can be detected when receiving in asynchronous mode.
- In asynchronous mode, the base clock frequency can be either 16 or 8 times the bit rate.
- When an internal clock is selected as a clock source and the SCK pin is used as an input pin in
 asynchronous mode, either normal mode or double-speed mode can be selected for the baud
 rate generator.

Figure 16.1 shows a block diagram. However, certain channels do not have the $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ pins.




Figure 16.1 Block Diagram

16.2 Input/Output Pins

Table 16.1 shows the pin configuration.

Table 16.1 Pin Configuration

Channel	Pin Name	Symbol	I/O	Function
0 to 4	Serial clock pins	SCK0 to SCK4	I/O	Clock I/O
	Receive data pins	RxD0 to RxD4	Input	Receive data input
	Transmit data pins	TxD0 to TxD4	Output	Transmit data output
0 to 2	Request to send pin	RTS0 to RTS2	I/O	Request to send
	Clear to send pin	CTS0 to CTS2	I/O	Clear to send

16.3 Register Descriptions

This module has the following registers.

Table 16.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	Serial mode register_0	SCSMR_0	R/W	H'0000	H'FFFE8000	16
	Bit rate register_0	SCBRR_0	R/W	H'FF	H'FFFE8004	8
	Serial control register_0	SCSCR_0	R/W	H'0000	H'FFFE8008	16
	Transmit FIFO data register_0	SCFTDR_0	W	Undefined	H'FFFE800C	8
	Serial status register_0	SCFSR_0	R/(W)*1	H'0060	H'FFFE8010	16
	Receive FIFO data register_0	SCFRDR_0	R	Undefined	H'FFFE8014	8
	FIFO control register_0	SCFCR_0	R/W	H'0000	H'FFFE8018	16
	FIFO data count register_0	SCFDR_0	R	H'0000	H'FFFE801C	16
	Serial port register_0	SCSPTR_0	R/W	H'0050	H'FFFE8020	16
	Line status register_0	SCLSR_0	R/(W)*2	H'0000	H'FFFE8024	16
	Serial extension mode register_0	SCEMR_0	R/W	H'0000	H'FFFE8028	16
1	Serial mode register_1	SCSMR_1	R/W	H'0000	H'FFFE8800	16
	Bit rate register_1	SCBRR_1	R/W	H'FF	H'FFFE8804	8
	Serial control register_1	SCSCR_1	R/W	H'0000	H'FFFE8808	16
	Transmit FIFO data register_1	SCFTDR_1	W	Undefined	H'FFFE880C	8
	Serial status register_1	SCFSR_1	R/(W)*1	H'0060	H'FFFE8810	16
	Receive FIFO data register_1	SCFRDR_1	R	Undefined	H'FFFE8814	8
	FIFO control register_1	SCFCR_1	R/W	H'0000	H'FFFE8818	16
	FIFO data count register_1	SCFDR_1	R	H'0000	H'FFFE881C	16
	Serial port register_1	SCSPTR_1	R/W	H'0050	H'FFFE8820	16
	Line status register_1	SCLSR_1	R/(W)*2	H'0000	H'FFFE8824	16
	Serial extension mode register_1	SCEMR_1	R/W	H'0000	H'FFFE8828	16

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
2	Serial mode register_2	SCSMR_2	R/W	H'0000	H'FFFE9000	16
	Bit rate register_2	SCBRR_2	R/W	H'FF	H'FFFE9004	8
	Serial control register_2	SCSCR_2	R/W	H'0000	H'FFFE9008	16
	Transmit FIFO data register_2	SCFTDR_2	W	Undefined	H'FFFE900C	8
	Serial status register_2	SCFSR_2	R/(W)*1	H'0060	H'FFFE9010	16
	Receive FIFO data register_2	SCFRDR_2	R	Undefined	H'FFFE9014	8
	FIFO control register_2	SCFCR_2	R/W	H'0000	H'FFFE9018	16
	FIFO data count register_2	SCFDR_2	R	H'0000	H'FFFE901C	16
	Serial port register_2	SCSPTR_2	R/W	H'0050	H'FFFE9020	16
	Line status register_2	SCLSR_2	R/(W)*2	H'0000	H'FFFE9024	16
	Serial extension mode register_2	SCEMR_2	R/W	H'0000	H'FFFE9028	16
3	Serial mode register_3	SCSMR_3	R/W	H'0000	H'FFFE9800	16
	Bit rate register_3	SCBRR_3	R/W	H'FF	H'FFFE9804	8
	Serial control register_3	SCSCR_3	R/W	H'0000	H'FFFE9808	16
	Transmit FIFO data register_3	SCFTDR_3	W	Undefined	H'FFFE980C	8
	Serial status register_3	SCFSR_3	R/(W)*1	H'0060	H'FFFE9810	16
	Receive FIFO data register_3	SCFRDR_3	R	Undefined	H'FFFE9814	8
	FIFO control register_3	SCFCR_3	R/W	H'0000	H'FFFE9818	16
	FIFO data count register_3	SCFDR_3	R	H'0000	H'FFFE981C	16
	Serial port register_3	SCSPTR_3	R/W	H'0050	H'FFFE9820	16
	Line status register_3	SCLSR_3	R/(W)*2	H'0000	H'FFFE9824	16
	Serial extension mode register_3	SCEMR_3	R/W	H'0000	H'FFFE9828	16

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
4	Serial mode register_4	SCSMR_4	R/W	H'0000	H'FFFEA000	16
	Bit rate register_4	SCBRR_4	R/W	H'FF	H'FFFEA004	8
	Serial control register_4	SCSCR_4	R/W	H'0000	H'FFFEA008	16
	Transmit FIFO data register_4	SCFTDR_4	W	Undefined	H'FFFEA00C	8
	Serial status register_4	SCFSR_4	R/(W)*1	H'0060	H'FFFEA010	16
	Receive FIFO data register_4	SCFRDR_4	R	Undefined	H'FFFEA014	8
	FIFO control register_4	SCFCR_4	R/W	H'0000	H'FFFEA018	16
	FIFO data count register_4	SCFDR_4	R	H'0000	H'FFFEA01C	16
	Serial port register_4	SCSPTR_4	R/W	H'0050	H'FFFEA020	16
	Line status register_4	SCLSR_4	R/(W)*2	H'0000	H'FFFEA024	16
	Serial extension mode register_4	SCEMR_4	R/W	H'0000	H'FFFEA028	16

Notes: 1. Only 0 can be written to clear the flag. Bits 15 to 8, 3, and 2 are read-only bits that cannot be modified.

2. Only 0 can be written to clear the flag. Bits 15 to 1 are read-only bits that cannot be modified.

16.3.1 Receive Shift Register (SCRSR)

SCRSR receives serial data. Data input at the RxD pin is loaded into SCRSR in the order received, LSB (bit 0) first, converting the data to parallel form. When one byte has been received, it is automatically transferred to the receive FIFO data register (SCFRDR).

The CPU cannot read or write to SCRSR directly.



16.3.2 Receive FIFO Data Register (SCFRDR)

SCFRDR is a 16-stage FIFO register that stores serial receive data. The reception of one byte of serial data is complete when the received data is moved from the receive shift register (SCRSR) to SCFRDR for storage. Continuous reception is possible until 16 bytes are stored. The CPU can read but not write to SCFRDR. If data is read when there is no receive data in the SCFRDR, the value is undefined.

When SCFRDR is full of receive data, subsequent serial data is lost.



16.3.3 Transmit Shift Register (SCTSR)

SCTSR transmits serial data. Transmit data is loaded from the transmit FIFO data register (SCFTDR) into SCTSR, then the data is transmitted serially from the TxD pin, LSB (bit 0) first. After one data byte has been transmitted, the next transmit data is automatically loaded from SCFTDR into SCTSR and transmission is started again.


The CPU cannot read from or write to SCTSR directly.



16.3.4 Transmit FIFO Data Register (SCFTDR)

SCFTDR is a 16-stage FIFO register that stores data for serial transmission. When the transmit shift register (SCTSR) empty is detected, transmit data written in the SCFTDR is moved to SCTSR and serial transmission is started. Continuous serial transmission is performed until there is no transmit data left in SCFTDR. The CPU can write to SCFTDR at all times.

When SCFTDR is full of transmit data (16 bytes), no more data can be written. If writing of new data is attempted, the data is ignored.



16.3.5 Serial Mode Register (SCSMR)

SCSMR specifies the serial communication format and selects the clock source for the baud rate generator.

The CPU can always read from and write to SCSMR.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	C/Ā	CHR	PE	O/E	STOP	-	CKS	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description					
15 to 8	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					
7	C/A	0	R/W	Communication Mode					
				Selects operating mode from asynchronous and clock synchronous modes.					
				0: Asynchronous mode					
				1: Clock synchronous mode					
6	CHR	0	R/W	Character Length					
				Selects 7-bit or 8-bit data length in asynchronous mode. In the clock synchronous mode, the data length is always 8 bits, regardless of the CHR setting.					
				0: 8-bit data					
				1: 7-bit data*					
				Note: * When 7-bit data is selected, the MSB (bit 7) of the transmit FIFO data register is not transmitted.					

Bit	Bit Name	Initial Value	R/W	Description						
5	PE	0	R/W	Parity Enal	ble					
				to check the mode. In c	nether to add a parity bit to transmit data and the parity of receive data, in asynchronous lock synchronous mode, a parity bit is neither checked, regardless of the PE setting.					
				0: Parity bi	t not added or checked					
				1: Parity bi	t added and checked*					
				Note: *	When PE is set to 1, an even or odd parity bit is added to transmit data, depending on the parity mode (O/\overline{E}) setting. Receive data parity is checked according to the even/odd (O/\overline{E}) mode setting.					
4	O/E	0	R/W	Parity Mod	le					
				and checked asynchronous (PE) is set The O/E se	en or odd parity when parity bits are added ed. The O/E setting is used only in ous mode and only when the parity enable bit to 1 to enable parity addition and checking. etting is ignored in clock synchronous mode, chronous mode when parity addition and is disabled.					
				0: Even pa	rity*¹					
				1: Odd par	ity* ²					
				Notes: 1.	If even parity is selected, the parity bit is added to transmit data to make an even number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an even number of 1s in the received character and parity bit combined.					
				2.	If odd parity is selected, the parity bit is added to transmit data to make an odd number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an odd number of 1s in the received character and parity bit combined.					

Bit	Bit Name	Initial Value	R/W	Description
3	STOP	0	R/W	Stop Bit Length
				Selects one or two bits as the stop bit length in asynchronous mode. This setting is used only in asynchronous mode. It is ignored in clock synchronous mode because no stop bits are added.
				When receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit, but if the second stop bit is 0, it is treated as the start bit of the next incoming character.
				 One stop bit When transmitting, a single 1-bit is added at the end of each transmitted character.
				1: Two stop bits When transmitting, two 1 bits are added at the end of each transmitted character.
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	CKS[1:0]	00	R/W	Clock Select
				Select the internal clock source of the on-chip baud rate generator. For further information on the clock source, bit rate register settings, and baud rate, see section 16.3.8, Bit Rate Register (SCBRR).
				00: Рф
				01: P ₀ /4
				10: P ₀ /16
				11: P ₀ /64
				Note: Pφ: Peripheral clock

16.3.6 Serial Control Register (SCSCR)

SCSCR enables/disables the transmitter/receiver operation and interrupt requests, and selects the transmit/receive clock source. The CPU can always read and write to SCSCR.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	TIE	RIE	TE	RE	REIE	-	CKE	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	TIE	0	R/W	Transmit Interrupt Enable
				Enables or disables the transmit-FIFO-data-empty interrupt (TXI) requested when the serial transmit data is transferred from the transmit FIFO data register (SCFTDR) to the transmit shift register (SCTSR), when the quantity of data in the transmit FIFO register becomes less than the specified number of transmission triggers, and when the TDFE flag in the serial status register (SCFSR) is set to1.
				Transmit-FIFO-data-empty interrupt request (TXI) is disabled
				1: Transmit-FIFO-data-empty interrupt request (TXI) is enabled*
				Note: * The TXI interrupt request can be cleared by writing a greater quantity of transmit data than the specified transmission trigger number to SCFTDR and by clearing TDFE to 0 after reading 1 from TDFE, or can be cleared by clearing TIE to 0.

able he receive FIFO data full (RXI)
he receive FIFO data full (RXI)
when the RDF flag or DR flag in (SCFSR) is set to1, receive-error ested when the ER flag in SCFSR (BRI) interrupts requested when SR or the ORER flag in line status et to1.
full interrupt (RXI), receive-error d break interrupt (BRI) requests
full interrupt (RXI), receive-error d break interrupt (BRI) requests
rupt requests can be cleared by the DR or RDF flag after it has to 1, then clearing the flag to 0, or the RIE to 0. ERI or BRI interrupt can be cleared by reading the ER, DRER flag after it has been set to earing the flag to 0, or by clearing REIE to 0.
he serial transmitter.
ed
d*
nsmission starts after writing of data into SCFTDR. Select the ormat in SCSMR and SCFCR and transmit FIFO before setting TE
e (Se ust those he end of

Bit	Bit Name	Initial Value	R/W	Description						
4	RE	0	R/W	Receive Enable						
				Enables or disables the serial receiver.						
				0: Receiver disabled*1						
				1: Receiver enabled* ²						
				Notes:1. Clearing RE to 0 does not affect the receive flags (DR, ER, BRK, RDF, FER, PER, and ORER). These flags retain their previous values.						
				 Serial reception starts when a start bit is detected in asynchronous mode, or synchronous clock is detected in clock synchronous mode. Select the receive format in SCSMR and SCFCR and reset the receive FIFO before setting RE to 1. 						
3	REIE	0	R/W	Receive Error Interrupt Enable						
				Enables or disables the receive-error (ERI) interrupts and break (BRI) interrupts. The setting of REIE bit is valid only when RIE bit is set to 0.						
				Receive-error interrupt (ERI) and break interrupt (BRI) requests are disabled						
				 Receive-error interrupt (ERI) and break interrupt (BRI) requests are enabled* 						
				Note: * ERI or BRI interrupt requests can be cleared by reading the ER, BRK or ORER flag after it has been set to 1, then clearing the flag to 0, or by clearing RIE and REIE to 0. Even if RIE is set to 0, when REIE is set to 1, ERI or BRI interrupt requests are enabled.						

Bit	Bit Name	Initial Value	R/W	Description
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	CKE[1:0]	00	R/W	Clock Enable
				Select the clock source and enable or disable clock output from the SCK pin. Depending on CKE[1:0], the SCK pin can be used for serial clock output or serial clock input. If serial clock output is set in clock synchronous mode, set the C/A bit in SCSMR to 1, and then set CKE[1:0].
				Asynchronous mode
				On: Internal clock, SCK pin used for input pin (input signal is ignored)
				01: Internal clock, SCK pin used for clock output (The output clock frequency is either 16 or 8 times the bit rate.)
				 External clock, SCK pin used for clock input (The input clock frequency is either 16 or 8 times the bit rate.)
				11: Setting prohibited
				Clock synchronous mode
				00: Internal clock, SCK pin used for serial clock output
				01: Internal clock, SCK pin used for serial clock output
				10: External clock, SCK pin used for serial clock input
				11: Setting prohibited

16.3.7 Serial Status Register (SCFSR)

SCFSR is a 16-bit register. The upper 8 bits indicate the number of receive errors in the receive FIFO data register, and the lower 8 bits indicate the status flag indicating operating state.

The CPU can always read and write to SCFSR, but cannot write 1 to the status flags (ER, TEND, TDFE, BRK, RDF, and DR). These flags can be cleared to 0 only if they have first been read (after being set to 1). The PER flag (bits 15 to 12 and bit 2) and the FER flag (bits 11 to 8 and bit 3) are read-only bits that cannot be written.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PER	[3:0]			FER	[3:0]		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
Initial value:	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/(W)*	R/(W)*

Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	PER[3:0]	0000	R	Number of Parity Errors
				Indicate the quantity of data including a parity error in the receive data stored in the receive FIFO data register (SCFRDR). The value indicated by bits 15 to 12 after the ER bit in SCFSR is set, represents the number of parity errors in SCFRDR. When parity errors have occurred in all 16-byte receive data in SCFRDR, PER[3:0] shows 0000.
11 to 8	FER[3:0]	0000	R	Number of Framing Errors
				Indicate the quantity of data including a framing error in the receive data stored in SCFRDR. The value indicated by bits 11 to 8 after the ER bit in SCFSR is set, represents the number of framing errors in SCFRDR. When framing errors have occurred in all 16-byte receive data in SCFRDR, FER[3:0] shows 0000.

Bit	Bit Name	Initial Value	R/W	Description
7	ER	0	R/(W)*	Receive Error
				Indicates the occurrence of a framing error, or of a parity error when receiving data that includes parity.*1
				0: Receiving is in progress or has ended normally
				[Clearing conditions]
				ER is cleared to 0 a power-on reset
				 ER is cleared to 0 when the chip is when 0 is written after 1 is read from ER
				1: A framing error or parity error has occurred.
				[Setting conditions]
				 ER is set to 1 when the stop bit is 0 after checking whether or not the last stop bit of the received data is 1 at the end of one data receive operation*²
				ER is set to 1 when the total number of 1s in the
				receive data plus parity bit does not match the even/odd parity specified by the O/\overline{E} bit in SCSMR
				Notes: 1. Clearing the RE bit to 0 in SCSCR does not affect the ER bit, which retains its previous value. Even if a receive error occurs, the receive data is transferred to SCFRDR and the receive operation is continued. Whether or not the data read from SCFRDR includes a receive error can be detected by the FER and PER bits in SCFSR.
				In two stop bits mode, only the first stop bit is checked; the second stop bit is not checked.

Bit	Bit Name	Initial Value	R/W	Description
6	TEND	1	R/(W)*	Transmit End
				Indicates that when the last bit of a serial character was transmitted, SCFTDR did not contain valid data, so transmission has ended.
				0: Transmission is in progress
				[Clearing condition]
				 TEND is cleared to 0 when 0 is written after 1 is read from TEND after transmit data is written in SCFTDR*¹
				1: End of transmission
				[Setting conditions]
				TEND is set to 1 when the chip is a power-on reset
				 TEND is set to 1 when TE is cleared to 0 in the serial control register (SCSCR)
				TEND is set to 1 when SCFTDR does not contain receive data when the last bit of a one-byte serial character is transmitted
				Note: 1. Do not use this bit as a transmit end flag when the direct memory access controller writes data to SCFTDR due to a TXI interrupt request.

Bit	Bit Name	Initial Value	R/W	Description		
5	TDFE	1	R/(W)*	Transmit FIFO Data Empty		
				Indicates that data has been transferred from the transmit FIFO data register (SCFTDR) to the transmi shift register (SCTSR), the quantity of data in SCFTDR has become less than the transmission trigger number specified by the TTRG[1:0] bits in the FIFO control register (SCFCR), and writing of transm data to SCFTDR is enabled.		
				The quantity of transmit data written to SCFTDR is greater than the specified transmission trigger number		
				[Clearing conditions]		
				 TDFE is cleared to 0 when data exceeding the specified transmission trigger number is written to SCFTDR after 1 is read from TDFE and then 0 is written 		
				 TDFE is cleared to 0 when direct memory access controller is activated by transmit FIFO data empty interrupt (TXI) and write data exceeding the specified transmission trigger number to SCFTDR 		
				1: The quantity of transmit data in SCFTDR is less than or equal to the specified transmission trigger number* ¹		
				[Setting conditions]		
				TDFE is set to 1 by a power-on reset		
				 TDFE is set to 1 when the quantity of transmit data in SCFTDR becomes less than or equal to the specified transmission trigger number as a result of transmission 		
				Note: 1. Since SCFTDR is a 16-byte FIFO register, the maximum quantity of data that can be written when TDFE is 1 is "16 minus the specified transmission trigger number". If an attempt is made to write additional data, the data is ignored. The quantity of data in SCFTDR is indicated by the upper 8 bits of SCFDR.		

Bit	Bit Name	Initial Value	R/W	Description
4	BRK	0	R/(W)*	Break Detection
				Indicates that a break signal has been detected in receive data.
				0: No break signal received
				[Clearing conditions]
				BRK is cleared to 0 when the chip is a power-on reset
				BRK is cleared to 0 when software reads BRK after it has been set to 1, then writes 0 to BRK Prock signal received:
				1: Break signal received* ¹
				[Setting condition]
				 BRK is set to 1 when data including a framing error is received, and a framing error occurs with space 0 in the subsequent receive data
				Note: 1. When a break is detected, transfer of the receive data (H'00) to SCFRDR stops after detection. When the break ends and the receive signal becomes mark 1, the transfer of receive data resumes.
3	FER	0	R	Framing Error Indication
				Indicates a framing error in the data read from the next receive FIFO data register (SCFRDR) in asynchronous mode.
				0: No receive framing error occurred in the next data read from SCFRDR
				[Clearing conditions]
				 FER is cleared to 0 when the chip undergoes a power-on reset
				FER is cleared to 0 when no framing error is present in the next data read from SCFRDR
				 A receive framing error occurred in the next data read from SCFRDR.
				[Setting condition]
				FER is set to 1 when a framing error is present in the next data read from SCFRDR

Bit	Bit Name	Initial Value	R/W	Description
2	PER	0	R	Parity Error Indication
				Indicates a parity error in the data read from the next receive FIFO data register (SCFRDR) in asynchronous mode.
				0: No receive parity error occurred in the next data read from SCFRDR
				[Clearing conditions]
				 PER is cleared to 0 when the chip undergoes a power-on reset
				PER is cleared to 0 when no parity error is present in the next data read from SCFRDR
				A receive parity error occurred in the next data read from SCFRDR
				[Setting condition]
				PER is set to 1 when a parity error is present in the next data read from SCFRDR

Bit	Bit Name	Initial Value	R/W	Description
1	RDF	0	R/(W)*	Receive FIFO Data Full
				Indicates that receive data has been transferred to the receive FIFO data register (SCFRDR), and the quantity of data in SCFRDR has become more than the receive trigger number specified by the RTRG[1:0] bits in the FIFO control register (SCFCR).
				0: The quantity of transmit data written to SCFRDR is less than the specified receive trigger number
				[Clearing conditions]
				RDF is cleared to 0 by a power-on reset
				 RDF is cleared to 0 when the SCFRDR is read until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number after 1 is read from RDF and then 0 is written
				RDF is cleared to 0 when the direct memory access controller is activated by receive FIFO data full interrupt (RXI) and read SCFRDR until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number
				The quantity of receive data in SCFRDR is more than the specified receive trigger number
				[Setting condition]
				RDF is set to 1 when a quantity of receive data
				more than the specified receive trigger number is stored in SCFRDR*1
				Note: 1. As SCFTDR is a 16-byte FIFO register, the maximum quantity of data that can be read when RDF is 1 becomes the specified receive trigger number. If an attempt is made to read after all the data in SCFRDR has been read, the data is undefined. The quantity of receive data in SCFRDR is indicated by the lower 8 bits of SCFDR.


Bit	Bit Name	Initial Value	R/W	Description
				·
0	DR	0	R/(W)*	Receive Data Ready
				Indicates that the quantity of data in the receive FIFO data register (SCFRDR) is less than the specified receive trigger number, and that the next data has not yet been received after the elapse of 15 ETU from the last stop bit in asynchronous mode. In clock synchronous mode, this bit is not set to 1.
				0: Receiving is in progress, or no receive data remains in SCFRDR after receiving ended normally
				[Clearing conditions]
				DR is cleared to 0 when the chip undergoes a
				power-on reset
				 DR is cleared to 0 when all receive data are read after 1 is read from DR and then 0 is written.
				 DR is cleared to 0 when all receive data are read after the direct memory access controller is activated by receive FIFO data full interrupt (RXI).
				1: Next receive data has not been received
				[Setting condition]
				 DR is set to 1 when SCFRDR contains less data than the specified receive trigger number, and the next data has not yet been received after the elapse of 15 ETU from the last stop bit.*1
				Note: 1. This is equivalent to 1.5 frames with the 8-bit, 1-stop-bit format. (ETU: elementary time unit)

Note: * Only 0 can be written to clear the flag after 1 is read.

16.3.8 Bit Rate Register (SCBRR)

SCBRR is an 8-bit register that is used with the CKS1 and CKS0 bits in the serial mode register (SCSMR) and the BGDM and ABCS bits in the serial extension mode register (SCEMR) to determine the serial transmit/receive bit rate.

The CPU can always read and write to SCBRR. SCBRR is initialized to H'FF by a power-on reset. Each channel has independent baud rate generator control, so different values can be set in five channels.



The SCBRR setting is calculated as follows:

• Asynchronous mode:

When baud rate generator operates in normal mode (when the BGDM bit of SCEMR is 0):

$$N = \frac{P \phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1 \text{ (Operation on a base clock with a frequency of 16 times the bit rate)}$$

$$N = \frac{P\varphi}{32 \times 2^{2n-1} \times B} \times 10^6 - 1 \text{ (Operation on a base clock with a frequency of 8 times the bit rate)}$$

When baud rate generator operates in double speed mode (when the BGDM bit of SCEMR is 1):

$$N = \frac{P\phi}{32 \times 2^{2n-1} \times B} \times 10^6 - 1 \text{ (Operation on a base clock with a frequency of 16 times the bit rate)}$$

$$N = \frac{P\varphi}{16 \times 2^{2n-1} \times B} \times 10^6 - 1 \text{ (Operation on a base clock with a frequency of 8 times the bit rate)}$$

Clock synchronous mode:

$$N = \frac{P\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bits/s)

N: SCBRR setting for band rate generator $(0 \le N \le 255)$

(The setting must satisfy the electrical characteristics.)

Pφ: Operating frequency for peripheral modules (MHz)

n: Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources and values of n, see table 16.3.)

Table 16.3 SCSMR Settings

SCSMR Settings

n	Clock Source	CKS[1]	CKS[0]
0	Рф	0	0
1	Ρφ/4	0	1
2	Ρφ/16	1	0
3	Ρφ/64	1	1

The bit rate error in asynchronous mode is given by the following formula:

When baud rate generator operates in normal mode (the BGDM bit of SCEMR is 0):

$$\text{Error (\%)} = \left\{ \frac{P\varphi \times 10^6}{(N+1) \times B \times 64 \times \ 2^{2n-1}} - 1 \right\} \times 100 \quad \text{(Operation on a base clock with a frequency of 16 times the bit rate)}$$

$$\text{Error (\%)} = \left\{ \frac{P\varphi \times 10^6}{(\text{N}+1) \times \text{B} \times 32 \times \ 2^{2\text{n-1}}} - 1 \right\} \times 100 \quad \text{(Operation on a base clock with a frequency of 8 times the bit rate)}$$

When baud rate generator operates in double speed mode (the BGDM bit of SCEMR is 1):

$$\text{Error (\%)} = \left\{ \frac{P \varphi \times 10^6}{(N+1) \times B \times 32 \times \ 2^{2n-1}} - 1 \right\} \times 100 \quad \text{(Operation on a base clock with a frequency of 16 times the bit rate)}$$

Error (%) =
$$\begin{cases} \frac{P\phi \times 10^6}{(N+1) \times B \times 16 \times \ 2^{2n-1}} - 1 \\ \times 100 & \text{(Operation on a base clock with a frequency of 8 times the bit rate)} \end{cases}$$

Table 16.4 lists the sample SCBRR settings in asynchronous mode in which a base clock frequency is 16 times the bit rate (the ABCS bit in SCEMR is 0) and the baud rate generator operates in normal mode (the BGDM bit in SCEMR is 1), and table 16.5 lists the sample SCBRR settings in clock synchronous mode.

Table 16.4 Bit Rates and SCBRR Settings (Asynchronous Mode, BGDM = 0, ABCS = 0)

Pø (MHz) 30 36 Ν Error (%) Ν Bit Rate (bits/s) Error (%) n n 110 3 132 0.13 3 159 -0.12 150 3 97 3 -0.35116 0.16 2 2 300 194 0.16 233 0.16 2 2 600 97 -0.35116 0.16 1200 1 194 0.16 1 233 0.16 2400 1 97 1 0.16 -0.35116 0 0 4800 194 0.16 233 0.16 9600 0 97 -0.350 116 0.16 19200 48 0 0 -0.3558 -0.6931250 29 0.00 0 0.00 0 35 0 1.73 0 38400 23 28 1.02

Note: The error rate should be $\leq 1 \%$.

Table 16.5 Bit Rates and SCBRR Settings (Clock Synchronous Mode)

Pφ (MHz)

	'	30		36	
Bit Rate (bits/s)	n	N	n	N	
500	3	233	_	_	
1000	3	116	3	140	
2500	2	187	2	224	
5000	2	93	2	112	
10000	1	187	1	224	
25000	1	74	1	89	
50000	0	149	0	179	
100000	0	74	0	89	
250000	0	29	0	35	
500000	0	14	0	17	
1000000	_	_	0	8	
2000000	_	_	_	_	

[Legend]

-: Setting possible, but error occurs

Table 16.6 indicates the maximum bit rates in asynchronous mode when the baud rate generator is used. Table 16.7 lists the maximum bit rates in asynchronous mode when the external clock input is used. Table 16.8 lists the maximum bit rates in clock synchronous mode when the external clock input is used (when $t_{Seve} = 12t_{neve}^*$).

Note: * Make sure that the electrical characteristics of this LSI and that of a connected LSI are satisfied.

Table 16.6 Maximum Bit Rates for Various Frequencies with Baud Rate Generator (Asynchronous Mode)

		S	ettings				
Pφ (MHz)	BGDM	ABCS	n	N	Maximum Bit Rate (bits/s)		
30	0	0	0	0	937500		
		1	0	0	1875000		
	1	0	0	0	1875000		
		1	0	0	3750000		
36	0	0	0	0	1125000		
		1	0	0	2250000		
	1	0	0	0	2250000		
		1	0	0	4500000		

Table 16.7 Maximum Bit Rates with External Clock Input (Asynchronous Mode)

	External Input Clock	Settings	
Pφ (MHz)	(MHz)	ABCS	Maximum Bit Rate (bits/s)
30	7.5000	0	468750
		1	937500
36	9.0000	0	562500
		1	1125000

Table 16.8 Maximum Bit Rates with External Clock Input (Clock Synchronous Mode, $t_{\text{scyc}} = 12 \; t_{\text{pcyc}}$)

Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
30	2.5000	250000.0
36	3.0000	300000.0

16.3.9 FIFO Control Register (SCFCR)

SCFCR resets the quantity of data in the transmit and receive FIFO data registers, sets the trigger data quantity, and contains an enable bit for loop-back testing. SCFCR can always be read and written to by the CPU.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	F	RSTRG[2:	0]	RTR	G[1:0]	TTR	G[1:0]	MCE	TFRST	RFRST	LOOP
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 8	RSTRG[2:0]	000	R/W	RTS Output Active Trigger
				When the quantity of receive data in receive FIFO data register (SCFRDR) becomes more than the number shown below, RTS signal is set to high.
				000: 15
				001: 1
				010: 4
				011: 6
				100: 8
				101: 10
				110: 12
				111: 14

Bit	Bit Name	Initial Value	R/W	Description
7, 6	RTRG[1:0]	00	R/W	Receive FIFO Data Trigger
				Set the quantity of receive data which sets the receive data full (RDF) flag in the serial status register (SCFSR). The RDF flag is set to 1 when the quantity of receive data stored in the receive FIFO data register (SCFRDR) is increased more than the set trigger number shown below.
				Asynchronous mode
				00: 1 00: 1
				01: 4 01: 2
				10: 8 10: 8
				11: 14
				Note: In clock synchronous mode, to transfer the receive data using the direct memory access controller, set the receive trigger number to 1. If set to other than 1, CPU must read the receive data left in SCFRDR.
5, 4	TTRG[1:0]	00	R/W	Transmit FIFO Data Trigger
				Set the quantity of remaining transmit data which sets the transmit FIFO data register empty (TDFE) flag in the serial status register (SCFSR). The TDFE flag is set to 1 when the quantity of transmit data in the transmit FIFO data register (SCFTDR) becomes less than the set trigger number shown below. 00: 8 (8)* 01: 4 (12)* 10: 2 (14)*
				11: 0 (16)*
				Note: * Values in parentheses mean the number of empty bytes in SCFTDR when the TDFE flag is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
3	MCE	0	R/W	Modem Control Enable
				Enables modem control signals $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$.
				For channels 3, 4 in clock synchronous mode, MCE bit should always be 0.
				0: Modem signal disabled*
				1: Modem signal enabled
				Note: * $\overline{\text{CTS}}$ is fixed at active 0 regardless of the input value, and $\overline{\text{RTS}}$ is also fixed at 0.
2	TFRST	0	R/W	Transmit FIFO Data Register Reset
				Disables the transmit data in the transmit FIFO data register and resets the data to the empty state.
				0: Reset operation disabled*
				1: Reset operation enabled
				Note: * Reset operation is executed by a power-on reset.
1	RFRST	0	R/W	Receive FIFO Data Register Reset
				Disables the receive data in the receive FIFO data register and resets the data to the empty state.
				0: Reset operation disabled*
				1: Reset operation enabled
				Note: * Reset operation is executed by a power-on reset.
0	LOOP	0	R/W	Loop-Back Test
				Internally connects the transmit output pin (TxD) and receive input pin (RxD) and internally connects the RTS pin and CTS pin and enables loop-back testing.
				0: Loop back test disabled
				1: Loop back test enabled

16.3.10 FIFO Data Count Set Register (SCFDR)

SCFDR is a 16-bit register which indicates the quantity of data stored in the transmit FIFO data register (SCFTDR) and the receive FIFO data register (SCFRDR).

It indicates the quantity of transmit data in SCFTDR with the upper 8 bits, and the quantity of receive data in SCFRDR with the lower 8 bits. SCFDR can always be read by the CPU.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-			T[4:0]			-	-	-			R[4:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12 to 8	T[4:0]	00000	R	T4 to T0 bits indicate the quantity of non-transmitted data stored in SCFTDR. H'00 means no transmit data, and H'10 means that SCFTDR is full of transmit data.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4 to 0	R[4:0]	00000	R	R4 to R0 bits indicate the quantity of receive data stored in SCFRDR. H'00 means no receive data, and H'10 means that SCFRDR full of receive data.

Serial Port Register (SCSPTR) 16.3.11

SCSPTR controls input/output and data of pins multiplexed to the functions of this module. Bits 7 and 6 can control input/output data of RTS pin. Bits 5 and 4 can control input/output data of CTS pin. Bits 3 and 2 can control input/output data of SCK pin. Bits 1 and 0 can input data from RxD pin and output data to TxD pin, so they control break of serial transmitting/receiving.

The CPU can always read and write to SCSPTR.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
Initial value:	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W						

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	RTSIO	0	R/W	RTS Port Input/Output
				Indicates input or output of the serial port $\overline{\text{RTS}}$ pin. When the $\overline{\text{RTS}}$ pin is actually used as a port outputting the RTSDT bit value, the MCE bit in SCFCR should be cleared to 0.
				0: RTSDT bit value not output to $\overline{\text{RTS}}$ pin
				1: RTSDT bit value output to RTS pin
6	RTSDT	1	R/W	RTS Port Data
				Indicates the input/output data of the serial port $\overline{\text{RTS}}$ pin. Input/output is specified by the RTSIO bit. For output, the RTSDT bit value is output to the $\overline{\text{RTS}}$ pin. The $\overline{\text{RTS}}$ pin status is read from the RTSDT bit regardless of the RTSIO bit setting. However, $\overline{\text{RTS}}$ input/output must be set in the general purpose I/O ports.
				0: Input/output data is low level
				1: Input/output data is high level

Bit	Bit Name	Initial Value	R/W	Description
5	CTSIO	0	R/W	CTS Port Input/Output
	0.0.0			Indicates input or output of the serial port $\overline{\text{CTS}}$ pin. When the $\overline{\text{CTS}}$ pin is actually used as a port outputting the CTSDT bit value, the MCE bit in SCFCR should be cleared to 0.
				0: CTSDT bit value not output to CTS pin
				1: CTSDT bit value output to CTS pin
4	CTSDT	1	R/W	CTS Port Data
				Indicates the input/output data of the serial port $\overline{\text{CTS}}$ pin. Input/output is specified by the CTSIO bit. For output, the CTSDT bit value is output to the $\overline{\text{CTS}}$ pin. The $\overline{\text{CTS}}$ pin status is read from the CTSDT bit regardless of the CTSIO bit setting. However, $\overline{\text{CTS}}$ input/output must be set in the general purpose I/O ports.
				0: Input/output data is low level
				1: Input/output data is high level
3	SCKIO	0	R/W	SCK Port Input/Output
				Indicates input or output of the serial port SCK pin. When the SCK pin is actually used as a port outputting the SCKDT bit value, the CKE[1:0] bits in SCSCR should be cleared to 0.
				0: SCKDT bit value not output to SCK pin
				1: SCKDT bit value output to SCK pin
2	SCKDT	0	R/W	SCK Port Data
				Indicates the input/output data of the serial port SCK pin. Input/output is specified by the SCKIO bit. For output, the SCKDT bit value is output to the SCK pin. The SCK pin status is read from the SCKDT bit regardless of the SCKIO bit setting. However, SCK input/output must be set in the general purpose I/O ports.
				0: Input/output data is low level
				1: Input/output data is high level

Bit	Bit Name	Initial Value	R/W	Description			
1	SPB2IO	0	R/W	Serial Port Break Input/Output			
				Indicates input or output of the serial port TxD pin. When the TxD pin is actually used as a port outputting the SPB2DT bit value, the TE bit in SCSCR should be cleared to 0.			
				0: SPB2DT bit value not output to TxD pin			
				1: SPB2DT bit value output to TxD pin			
0	SPB2DT	0	R/W	Serial Port Break Data			
				Indicates the input data of the RxD pin and the output data of the TxD pin used as serial ports. Input/output is specified by the SPB2IO bit. When the TxD pin is set to output, the SPB2DT bit value is output to the TxD pin. The RxD pin status is read from the SPB2DT bit regardless of the SPB2IO bit setting. However, RxD input and TxD output must be set in the general purpose I/O ports.			
				0: Input/output data is low level			
				1: Input/output data is high level			

16.3.12 Line Status Register (SCLSR)

The CPU can always read or write to SCLSR, but cannot write 1 to the ORER flag. This flag can be cleared to 0 only if it has first been read (after being set to 1).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	ORER
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/(W)*

Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description				
	Dit Name		-	Description				
15 to 1	_	All 0	R	Reserved				
				These bits are always read as 0. The write value should always be 0.				
0	ORER	0	R/(W)*	Overrun Error				
				Indicates the occurrence of an overrun error.				
				0: Receiving is in progress or has ended normally*1				
				[Clearing conditions]				
				ORER is cleared to 0 when the chip is a power-or reset				
				 ORER is cleared to 0 when 0 is written after 1 is read from ORER. 				
				1: An overrun error has occurred*2				
				[Setting condition]				
				 ORER is set to 1 when the next serial receiving finished while the receive FIFO is full of 16-byte receive data. 				
				Notes: 1	 Clearing the RE bit to 0 in SCSCR does not affect the ORER bit, which retains its previous value. 			
				2	. The receive FIFO data register (SCFRDR) retains the data before an overrun error has occurred, and the next received data is discarded. When the ORER bit is set to 1, the next serial			

reception cannot be continued.

16.3.13 Serial Extension Mode Register (SCEMR)

The CPU can always read from or write to SCEMR. Setting the BGDM bit in this register to 1 allows the baud rate generator in this module operates in double-speed mode when asynchronous mode is selected (by setting the C/\overline{A} bit in SCSMR to 0) and an internal clock is selected as a clock source and the SCK pin is set as an input pin (by setting the CKE[1:0] bits in SCSCR to 00).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	BGDM	-	-	-	-	-	-	ABCS
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R	R	R	R	R	R	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	BGDM	0	R/W	Baud Rate Generator Double-Speed Mode
				When the BGDM bit is set to 1, the baud rate generator in this module operates in double-speed mode. This bit is valid only when asynchronous mode is selected by setting the C/A bit in SCSMR to 0 and an internal clock is selected as a clock source and the SCK pin is set as an input pin by setting the CKE[1:0] bits in SCSCR to 00. In other settings, this bit is invalid (the baud rate generator operates in normal mode regardless of the BGDM setting).
				0: Normal mode
				1: Double-speed mode
6 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	ABCS	0	R/W	Base Clock Select in Asynchronous Mode
				This bit selects the base clock frequency within a bit period in asynchronous mode. This bit is valid only in asynchronous mode (when the C/\overline{A} bit in SCSMR is 0).
				0: Base clock frequency is 16 times the bit rate
				1: Base clock frequency is 8 times the bit rate
-				

16.4 Operation

16.4.1 Overview

For serial communication, this module has an asynchronous mode in which characters are synchronized individually, and a clock synchronous mode in which communication is synchronized with clock pulses.

This module has a 16-stage FIFO buffer for both transmission and reception, reducing the overhead of the CPU, and enabling continuous high-speed communication. Furthermore, channels 0 to 2 have $\overline{\text{RTS}}$ and $\overline{\text{CTS}}$ signals to be used as modem control signals.

The transmission format is selected in the serial mode register (SCSMR), as shown in table 16.9. The clock source is selected by the combination of the CKE1 and CKE0 bits in the serial control register (SCSCR), as shown in table 16.10.

(1) Asynchronous Mode

- Data length is selectable: 7 or 8 bits
- Parity bit is selectable. So is the stop bit length (1 or 2 bits). The combination of the preceding selections constitutes the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, receive FIFO data full, overrun errors, receive data ready, and breaks.
- The number of stored data bytes is indicated for both the transmit and receive FIFO registers.
- An internal or external clock can be selected as the clock source.
 - When an internal clock is selected, this module operates using the clock of on-chip baud rate generator.
 - When an external clock is selected, the external clock input must have a frequency 16 or 8 times the bit rate. (The on-chip baud rate generator is not used.)

(2) Clock Synchronous Mode

- The transmission/reception format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors (ORER).
- An internal or external clock can be selected as the clock source.
 - When an internal clock is selected, this module operates using the clock of the on-chip baud rate generator, and outputs this clock to external devices as the synchronous clock.
 - When an external clock is selected, this module operates on the input external synchronous clock not using the on-chip baud rate generator.

Table 16.9 SCSMR Settings and Communication Formats

5	SCSMR Settings				C	ommunication Format			
Bit 7 C/A	Bit 6 CHR	Bit 5 PE	Bit 3 STOP	Mode	Data Length	Parity Bit	Stop Bit Length		
0	0	0	0	Asynchronous	8 bits	Not set	1 bit		
			1	_			2 bits		
		1	0	_		Set	1 bit		
			1	_			2 bits		
	1	0	0	_	7 bits	Not set	1 bit		
			1	_			2 bits		
		1	0	_		Set	1 bit		
			1	_			2 bits		
1	х	х	х	Clock synchronous	8 bits	Not set	None		

[Legend]

x: Don't care

Table 16.10 SCSMR and SCSCR Settings and Clock Source Selection

SCSMR	SCSCR			Transmit/Receive Clock				
Bit 7 C/Ā	Bit 1, 0 CKE[1:0]	 Mode	Clock Source	SCK Pin Function				
0	00	Asynchronous	Internal	This module does not use the SCK pin.				
	01	_		Outputs a clock with a frequency 16/8 times the bit rate				
	10	_	External	Inputs a clock with frequency 16/8 times the bit rate				
	11		Setting pr	rohibited				
1	0x	Clock	Internal	Outputs the serial clock				
	10	synchronous	External	Inputs the serial clock				
	11	11		Setting prohibited				

[Legend]

x: Don't care

Note: When using the baud rate generator in double-speed mode (BGMD = 1), select asynchronous mode by setting the C/\overline{A} bit to 0, and select an internal clock as a clock source and the SCK pin is not used (the CKE[1:0] bits set to 00).

16.4.2 **Operation in Asynchronous Mode**

In asynchronous mode, each transmitted or received character begins with a start bit and ends with a stop bit. Serial communication is synchronized one character at a time.

The transmitting and receiving sections in this module are independent, so full duplex communication is possible. The transmitter and receiver are 16-stage FIFO buffered, so data can be written and read while transmitting and receiving are in progress, enabling continuous transmitting and receiving.

Figure 16.2 shows the general format of asynchronous serial communication.

In asynchronous serial communication, the communication line is normally held in the mark (high) state. This module monitors the line and starts serial communication when the line goes to the space (low) state, indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit (high or low), and stop bit (high), in that order.

When receiving in asynchronous mode, this module synchronizes at the falling edge of the start bit. This module samples each data bit on the eighth or fourth pulse of a clock with a frequency 16 or 8 times the bit rate. Receive data is latched at the center of each bit.




Figure 16.2 Example of Data Format in Asynchronous Communication (8-Bit Data with Parity and Two Stop Bits)

(1) Transmit/Receive Formats

Table 16.11 lists the eight communication formats that can be selected in asynchronous mode. The format is selected by settings in the serial mode register (SCSMR).

Table 16.11 Serial Communication Formats (Asynchronous Mode)

SCSMR Bits					Seri	al Trans	smit/Re	eceive	Forma	t and	Frame	Length	1	
CHR	PE	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	START			8	-bit dat	а				STOP]	
0	0	1	START			8	-bit dat	а				STOP	STOP	
0	1	0	START			8	-bit dat	а				Р	STOP	
0	1	1	START			8	-bit dat	а				Р	STOP	STOP
1	0	0	START			7	'-bit dat	а			STOP			
1	0	1	START			7	'-bit dat	а			STOP	STOP		
1	1	0	START			7	'-bit dat	а			Р	STOP		
1	1	1	START			7	'-bit dat	а			Р	STOP	STOP	

[Legend]

START: Start bit STOP: Stop bit P: Parity bit

(2) Clock

An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the transmit/receive clock. The clock source is selected by the C/\overline{A} bit in the serial mode register (SCSMR) and the CKE1 and CKE0 bits in the serial control register (SCSCR). For clock source selection, refer to table 16.10, SCSMR and SCSCR Settings and Clock Source Selection.

When an external clock is input at the SCK pin, it must have a frequency equal to 16 or 8 times the desired bit rate.

When this module operates on an internal clock, it can output a clock signal on the SCK pin. The frequency of this output clock is 16 or 8 times the desired bit rate.

(3) Transmitting and Receiving Data

• Initialization (Asynchronous Mode)

Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize this module as follows.

When changing the operation mode or the communication format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing TE to 0 initializes the transmit shift register (SCTSR). Clearing TE and RE to 0, however, does not initialize the serial status register (SCFSR), transmit FIFO data register (SCFTDR), or receive FIFO data register (SCFRDR), which retain their previous contents. Clear TE to 0 after all transmit data has been transmitted and the TEND flag in the SCFSR is set. The TE bit can be cleared to 0 during transmission, but the transmit data goes to the Mark state after the bit is cleared to 0. Set the TFRST bit in SCFCR to 1 and reset SCFTDR before TE is set again to start transmission.

When an external clock is used, the clock should not be stopped during initialization or subsequent operation. The operation becomes unreliable if the clock is stopped.

SH726A Group, SH726B Group

Figure 16.3 shows a sample flowchart for initialization.




Figure 16.3 Sample Flowchart for Initialization

Transmitting Serial Data (Asynchronous Mode)
Figure 16.4 shows a sample flowchart for serial transmission.
Use the following procedure for serial data transmission after enabling transmission.




Figure 16.4 Sample Flowchart for Transmitting Serial Data

In serial transmission, this module operates as described below.

- 1. When data is written into the transmit FIFO data register (SCFTDR), the data is transferred from SCFTDR to the transmit shift register (SCTSR). Confirm that the TDFE flag in the serial status register (SCFSR) is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is (16 transmit trigger setting).
- 2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive transmit operations are performed until there is no transmit data left in SCFTDR. When the number of transmit data bytes in SCFTDR falls below the transmit trigger number set in the FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in the serial control register (SCSR) is set to 1 at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.

The serial transmit data is sent from the TxD pin in the following order.

- A. Start bit: One-bit 0 is output.
- B. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- C. Parity bit: One parity bit (even or odd parity) is output. (A format in which a parity bit is not output can also be selected.)
- D. Stop bit(s): One or two 1 bits (stop bits) are output.
- E. Mark state: 1 is output continuously until the start bit that starts the next transmission is sent.
- 3. The SCFTDR transmit data is checked at the timing for sending the stop bit. If data is present, the data is transferred from SCFTDR to SCTSR, the stop bit is sent, and then serial transmission of the next frame is started.

Figure 16.5 shows an example of the operation for transmission.




Figure 16.5 Example of Transmit Operation (8-Bit Data, Parity, 1 Stop Bit)

4. When modem control is enabled in channels 0 to 2, transmission can be stopped and restarted in accordance with the $\overline{\text{CTS}}$ input value. When $\overline{\text{CTS}}$ is set to 1, if transmission is in progress, the line goes to the mark state after transmission of one frame. When $\overline{\text{CTS}}$ is set to 0, the next transmit data is output starting from the start bit.

Figure 16.6 shows an example of the operation when modem control is used.




Figure 16.6 Example of Operation Using Modem Control (CTS)

Receiving Serial Data (Asynchronous Mode)

Figures 16.7 and 16.8 show sample flowcharts for serial reception.

Use the following procedure for serial data reception after enabling reception.





Figure 16.7 Sample Flowchart for Receiving Serial Data



- Whether a framing error or parity error has occurred in the receive data that is to be read from the receive FIFO data register (SCFRDR) can be ascertained from the FER and PER bits in the serial status register (SCFSR).
- When a break signal is received, receive data is not transferred to SCFRDR while the BRK flag is set. However, note that the last data in SCFRDR is H'00, and the break data in which a framing error occurred is stored.

Figure 16.8 Sample Flowchart for Receiving Serial Data (cont)

In serial reception, this module operates as described below.

- 1. The transmission line is monitored, and if a 0 start bit is detected, internal synchronization is performed and reception is started.
- 2. The received data is stored in SCRSR in LSB-to-MSB order.
- 3. The parity bit and stop bit are received.

After receiving these bits, this module carries out the following checks.

- A. Stop bit check: Checks whether the stop bit is 1. If there are two stop bits, only the first is checked.
- B. Checks whether receive data can be transferred from the receive shift register (SCRSR) to SCFRDR.
- C. Overrun check: Checks that the ORER flag is 0, indicating that the overrun error has not occurred.
- D. Break check: Checks that the BRK flag is 0, indicating that the break state is not set. If all the above checks are passed, the receive data is stored in SCFRDR.

Note: When a parity error or a framing error occurs, reception is not suspended.

4. If the RIE bit in SCSCR is set to 1 when the RDF or DR flag changes to 1, a receive-FIFO-data-full interrupt (RXI) request is generated. If the RIE bit or the REIE bit in SCSCR is set to 1 when the ER flag changes to 1, a receive-error interrupt (ERI) request is generated. If the RIE bit or the REIE bit in SCSCR is set to 1 when the BRK or ORER flag changes to 1, a break reception interrupt (BRI) request is generated.

Figure 16.9 shows an example of the operation for reception.




Figure 16.9 Example of Receive Operation (8-Bit Data, Parity, 1 Stop Bit)

5. When modem control is enabled in channels 0 to 2, the RTS signal is output when SCFRDR is empty. When \overline{RTS} is 0, reception is possible. When \overline{RTS} is 1, this indicates that SCFRDR exceeds the number set for the RTS output active trigger.

Figure 16.10 shows an example of the operation when modem control is used.




Figure 16.10 Example of Operation Using Modem Control (RTS)

16.4.3 Operation in Clock Synchronous Mode

In clock synchronous mode, data is transmitted and received in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The transmitter and receiver in this module are independent, so full-duplex communication is possible while sharing the same clock. The transmitter and receiver are also 16-stage FIFO buffered, so continuous transmitting or receiving is possible by reading or writing data while transmitting or receiving is in progress.

Figure 16.11 shows the general format in clock synchronous serial communication.




Figure 16.11 Data Format in Clock Synchronous Communication

In clock synchronous serial communication, each data bit is output on the communication line from one falling edge of the serial clock to the next. Data is guaranteed valid at the rising edge of the serial clock.

In each character, the serial data bits are transmitted in order from the LSB (first) to the MSB (last). After output of the MSB, the communication line remains in the state of the MSB.

In clock synchronous mode, data is received in synchronization with the rising edge of the serial clock.

(1) Transmit/Receive Formats

The data length is fixed at eight bits. No parity bit can be added.

(2) Clock

An internal clock generated by the on-chip baud rate generator by the setting of the C/\overline{A} bit in SCSMR and CKE[1:0] in SCSCR, or an external clock input from the SCK pin can be selected as the transmit/receive clock.

When this module operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock pulses are output per transmitted or received character. When transmission or reception is not performed, the clock signal remains in the high state. When only receiving, the clock signal outputs while the RE bit of SCSCR is 1 and the number of data in receive FIFO is more than the receive FIFO data trigger number.

(3) Transmitting and Receiving Data

• Initialization (Clock Synchronous Mode)

Before transmitting, receiving, or changing the mode or communication format, the software must clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize this module. Clearing TE to 0 initializes the transmit shift register (SCTSR). Clearing RE to 0, however, does not initialize the RDF, PER, FER, and ORER flags and receive data register (SCRDR), which retain their previous contents.

Figure 16.12 shows a sample flowchart for initialization.




Figure 16.12 Sample Flowchart for Initialization

Transmitting Serial Data (Clock Synchronous Mode)
Figure 16.13 shows a sample flowchart for transmitting serial data.
Use the following procedure for serial data transmission after enabling transmit operation.




Figure 16.13 Sample Flowchart for Transmitting Serial Data

In serial transmission, this module operates as described below.

- 1. When data is written into the transmit FIFO data register (SCFTDR), the data is transferred from SCFTDR to the transmit shift register (SCTSR). Confirm that the TDFE flag in the serial status register (SCFSR) is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is (16 transmit trigger setting).
- 2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive transmit operations are performed until there is no transmit data left in SCFTDR. When the number of transmit data bytes in SCFTDR falls below the transmit trigger number set in the FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in the serial control register (SCSR) is set to 1 at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.
 - If clock output mode is selected, eight synchronous clock pulses are output. If an external clock source is selected, data is output in synchronization with the input clock. Data is output from the TxD pin in order from the LSB (bit 0) to the MSB (bit 7).
- 3. The SCFTDR transmit data is checked at the timing for sending the MSB (bit 7). If data is present, the data is transferred from SCFTDR to SCTSR, and then serial transmission of the next frame is started. If there is no data, the TxD pin holds the state after the TEND flag in SCFSR is set to 1 and the MSB (bit 7) is sent.
- 4. After the end of serial transmission, the SCK pin is held in the high state.

Figure 16.14 shows an example of transmit operation.




Figure 16.14 Example of Transmit Operation

Receiving Serial Data (Clock Synchronous Mode)
Figures 16.15 and 16.16 show sample flowcharts for receiving serial data. Use the following procedure for serial data reception after enabling receive operation. When switching from asynchronous mode to clock synchronous mode without initialization, make sure that ORER, PER, and FER are cleared to 0.




Figure 16.15 Sample Flowchart for Receiving Serial Data (1)




Figure 16.16 Sample Flowchart for Receiving Serial Data (2)

In serial reception, this module operates as described below.

- 1. Reception is started in synchronization with serial clock input or output.
- Receive data is shifted into SCRSR in order from the LSB to the MSB. After the data
 reception, whether the receive data can be loaded from SCRSR into SCFRDR or not is
 checked. If this check is passed, the RDF flag is set to 1 and the received data is stored in
 SCFRDR. If the check is not passed (overrun error is detected), further reception is prevented.
- 3. After setting RDF to 1, if the receive FIFO data full interrupt enable bit (RIE) is set to 1 in SCSCR, a receive-data-full interrupt (RXI) request is generated. If the ORER bit is set to 1 and the receive-data-full interrupt enable bit (RIE) or the receive error interrupt enable bit (REIE) in SCSCR is also set to 1, a break interrupt (BRI) request is generated.

Page 745 of 1910

Figure 16.17 shows an example of receive operation.




Figure 16.17 Example of Receive Operation

Transmitting and Receiving Serial Data Simultaneously (Clock Synchronous Mode)
 Figure 16.18 shows a sample flowchart for transmitting and receiving serial data simultaneously.

Use the following procedure for the simultaneous transmission/reception of serial data, after enabling transmit/receive operation.




Figure 16.18 Sample Flowchart for Transmitting/Receiving Serial Data

16.5 Interrupts

This module has four interrupt sources: transmit-FIFO-data-empty (TXI), receive-error (ERI), receive FIFO data full (RXI), and break (BRI).

Table 16.12 shows the interrupt sources and their order of priority. The interrupt sources are enabled or disabled by means of the TIE, RIE, and REIE bits in SCSCR. A separate interrupt request is sent to the interrupt controller for each of these interrupt sources.

When a TXI request is enabled by the TIE bit and the TDFE flag in the serial status register (SCFSR) is set to 1, a TXI interrupt request is generated. The direct memory access controller can be activated and data transfer performed by this TXI interrupt request. At this time, an interrupt request is not sent to the CPU.

When an RXI request is enabled by the RIE bit and the RDF flag or the DR flag in SCFSR is set to 1, an RXI interrupt request is generated. The direct memory access controller can be activated and data transfer performed by this RXI interrupt request. At this time, an interrupt request is not sent to the CPU. The RXI interrupt request caused by the DR flag is generated only in asynchronous mode.

When the RIE bit is set to 0 and the REIE bit is set to 1, this module requests only an ERI or a BRI interrupt without requesting an RXI interrupt.

The TXI indicates that transmit data can be written, and the RXI indicates that there is receive data in SCFRDR.

Table 16.12 Interrupt Sources

Interrupt Source	Description	Direct Memory Access Controller Activation	Priority on Reset Release
BRI	Interrupt initiated by break (BRK) or overrun error (ORER)	Not possible	High
ERI	Interrupt initiated by receive error (ER)	Not possible	_
RXI	Interrupt initiated by receive FIFO data full (RDF) or data ready (DR)	Possible	-
TXI	Interrupt initiated by transmit FIFO data empty (TDFE)	Possible	Low

16.6 Usage Notes

Note the following when using this module.

16.6.1 SCFTDR Writing and TDFE Flag

The TDFE flag in the serial status register (SCFSR) is set when the number of transmit data bytes written in the transmit FIFO data register (SCFTDR) has fallen below the transmit trigger number set by bits TTRG[1:0] in the FIFO control register (SCFCR). After the TDFE flag is set, transmit data up to the number of empty bytes in SCFTDR can be written, allowing efficient continuous transmission.

However, if the number of data bytes written in SCFTDR is equal to or less than the transmit trigger number, the TDFE flag will be set to 1 again after being read as 1 and cleared to 0. TDFE flag clearing should therefore be carried out when SCFTDR contains more than the transmit trigger number of transmit data bytes.

The number of transmit data bytes in SCFTDR can be found from the upper 8 bits of the FIFO data count register (SCFDR).

16.6.2 SCFRDR Reading and RDF Flag

The RDF flag in the serial status register (SCFSR) is set when the number of receive data bytes in the receive FIFO data register (SCFRDR) has become equal to or greater than the receive trigger number set by bits RTRG[1:0] in the FIFO control register (SCFCR). After RDF flag is set, receive data equivalent to the trigger number can be read from SCFRDR, allowing efficient continuous reception.

However, if the number of data bytes in SCFRDR exceeds the trigger number, the RDF flag will be set to 1 again if it is cleared to 0. The RDF flag should therefore be cleared to 0 after being read as 1 after reading the number of the received data in the receive FIFO data register (SCFRDR) which is less than the trigger number.

The number of receive data bytes in SCFRDR can be found from the lower 8 bits of the FIFO data count register (SCFDR).

16.6.3 Restriction on Direct Memory Controller Usage

When the direct memory access controller writes data to SCFTDR due to a TXI interrupt request, the state of the TEND flag becomes undefined. Therefore, the TEND flag should not be used as the transfer end flag in such a case.

16.6.4 Break Detection and Processing

Break signals can be detected by reading the RxD pin directly when a framing error (FER) is detected. In the break state the input from the RxD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set.

Note that, although transfer of receive data to SCFRDR is halted in the break state, the receive operation is continued.

16.6.5 Sending a Break Signal

The I/O condition and level of the TxD pin are determined by the SPB2IO and SPB2DT bits in the serial port register (SCSPTR). This feature can be used to send a break signal.

Until TE bit is set to 1 (enabling transmission) after initializing, the TxD pin does not work. During the period, mark status is performed by the SPB2DT bit. Therefore, the SPB2IO and SPB2DT bits should be set to 1 (high level output).

To send a break signal during serial transmission, clear the SPB2DT bit to 0 (designating low level), then clear the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, and 0 is output from the TxD pin.

16.6.6 Receive Data Sampling Timing and Receive Margin (Asynchronous Mode)

This module operates on a base clock with a frequency 16 or 8 times the bit rate. In reception, the falling edge of the start bit is sampled at the base clock to perform synchronization internally. Receive data is latched at the rising edge of the eighth or fourth base clock pulse. When this module operates on a base clock with a frequency 16 times the bit rate, the receive data is sampled at the timing shown in figure 16.19.




Figure 16.19 Receive Data Sampling Timing in Asynchronous Mode (Operation on a Base Clock with a Frequency 16 Times the Bit Rate)

The receive margin in asynchronous mode can therefore be expressed as shown in equation 1.

Equation 1:

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100 \%$$

Where: M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16 or 8)

D: Clock duty (D = 0 to 1.0) L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency

From equation 1, if F = 0, D = 0.5 and N = 16, the receive margin is 46.875%, as given by equation 2.

Equation 2:

When D = 0.5 and F = 0:

$$M = (0.5 - 1/(2 \times 16)) \times 100\%$$
$$= 46.875\%$$

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.

16.6.7 Selection of Base Clock in Asynchronous Mode

In this LSI, when asynchronous mode is selected, the base clock frequency within a bit period can be set to the frequency 16 or 8 times the bit rate by setting the ABCS bit in SCEMR.

Note that, however, if the base clock frequency 8 times the bit rate is used, receive margin is decreased as calculated using equation 1 in section 16.6.6, Receive Data Sampling Timing and Receive Margin (Asynchronous Mode).

If the desired bit rate can be set simply by setting SCBRR and the CKS1 and CKS0 bits in SCSMR, it is recommended to use the base clock frequency within a bit period 16 times the bit rate (by setting the ABCS bit in SCEMR to 0). If an internal clock is selected as a clock source and the SCK pin is not used, the bit rate can be increased without decreasing receive margin by selecting double-speed mode for the baud rate generator (setting the BGDM bit in SCEMR to 1).

Section 17 Renesas Serial Peripheral Interface

This LSI circuit includes three independent Renesas serial peripheral interfaces (except for the SH726A, which only supports two).

This module is capable of full-duplex serial communication.

17.1 Features

This module has the following features.

SPI transfer functions

Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allow for serial communications through SPI operation (four-wire method).

Capable of serial communications in master/slave mode

Supports mode fault error detection (only in SPI slave mode)

Supports overrun error detection (only in SPI slave mode)

Switching of the polarity of the serial transfer clock

Switching of the clock phase of serial transfer

Data format

MSB-first/LSB-first selectable

Transfer bit-length is selectable as 8, 16, or 32 bits.

Bit rate

RSPCK can be divided by a maximum of 4096 in master mode

RSPCK can be generated by dividing $B\phi$ by the on-chip band rate generator.

An externally input clock can be used as a serial clock.

• Buffer configuration

8 bytes for transmission and 32 bytes for reception.

SSL control function

One SSL signal for each channel

In master mode, outputs SSL signal.

In slave mode, inputs SSL signal.

Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay)

Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)

Controllable delay from RSPCK stoppage to SSL output negation (SSL negation delay)

Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)

Controllable wait for next-access SSL output assertion (next-access delay)

Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)

Function for changing SSL polarity

Control in master transfer

A transfer of up to four commands can be executed sequentially in looped execution.

For each command, the following can be set:

SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, LSB/MSB first, burst, RSPCK delay, SSL negation delay, and next-access delay.

A transfer can be initiated by writing to the transmit buffer.

A transfer can be initiated by clearing the SPTEF bit.

MOSI signal value specifiable in SSL negation

• Interrupt sources

Maskable interrupt sources:

Receive interrupt (receive buffer full)

Transmit interrupt (transmit buffer empty)

Error interrupt (mode fault, overrun)

Others

Provides loop back mode

Provides a function for disabling (initializing) this module




Figure 17.1 Block Diagram (for One Channel)

17.2 Input/Output Pins

Table 17.1 shows the pin configuration. This module automatically switches the input/output direction of the SSL pin. SSL is set as an output in master mode and as an input in slave mode. Pins RSPCK, MOSI, and MISO are automatically set as inputs or outputs according to the setting of master or slave and the level input on SSL (see section 17.4.2, Pin Control).

Table 17.1 Pin Configuration

Channel	Pin Name	Pin Name	I/O	Function
0	Clock pin	RSPCK0	I/O	Clock input/output
	Master transmit data pin	MOSI0	I/O	Master transmit data
	Slave transmit data pin	MISO0	I/O	Slave transmit data
	Slave select 0 pin	SSL00	I/O	Slave selection
1	Clock pin	RSPCK1	I/O	Clock input/output
	Master transmit data pin	MOSI1	I/O	Master transmit data
	Slave transmit data pin	MISO1	I/O	Slave transmit data
	Slave select 0 pin	SSL10	I/O	Slave selection
2	Clock pin	RSPCK2	I/O	Clock input/output
	Master transmit data pin	MOSI2	I/O	Master transmit data
	Slave transmit data pin	MISO2	I/O	Slave transmit data
	Slave select 0 pin	SSL20	I/O	Slave selection

Note: In the description of the pins, the channel is omitted and pin names are described as RSPICK, MOSI, MISO, and SSL.

17.3 Register Descriptions

Table 17.2 shows the register configuration. These registers enable this module to perform the following controls: specifying master/slave modes, specifying a transfer format, and controlling the transmitter and receiver.

Table 17.2 Register Configuration

Channel	Register Name	Abbreviation* ¹	R/W	Initial Value	Address	Access Size
0	Control register_0	SPCR_0	R/W	H'00	H'FFFF8000	8, 16
	Slave select polarity register_0	SSLP_0	R/W	H'00	H'FFFF8001	8, 16
	Pin control register_0	SPPCR_0	R/W	H'00	H'FFFF8002	8, 16
	Status register_0	SPSR_0	R/(W)*2	H'60	H'FFFF8003	8, 16
	Data register_0	SPDR_0	R/W	Undefined	H'FFFF8004	8, 16, 32
	Sequence control register_0	SPSCR_0	R/W	H'00	H'FFFF8008	8, 16
	Sequence status register_0	SPSSR_0	R	H'00	H'FFFF8009	8, 16
	Bit rate register_0	SPBR_0	R/W	H'FF	H'FFFF800A	8, 16
	Data control register_0	SPDCR_0	R/W	H'20	H'FFFF800B	8, 16
	Clock delay register_0	SPCKD_0	R/W	H'00	H'FFFF800C	8, 16
	Slave select negation delay register_0	SSLND_0	R/W	H'00	H'FFFF800D	8, 16
	Next-access delay register_0	SPND_0	R/W	H'00	H'FFFF800E	8
	Command register_00	SPCMD_00	R/W	H'070D	H'FFFF8010	16
	Command register_01	SPCMD_01	R/W	H'070D	H'FFFF8012	16
	Command register_02	SPCMD_02	R/W	H'070D	H'FFFF8014	16
	Command register_03	SPCMD_03	R/W	H'070D	H'FFFF8016	16
	Buffer control register_0	SPBFCR_0	R/W	H'00	H'FFFF8020	8, 16
	Buffer data count setting register_0	SPBFDR_0	R	H'0000	H'FFFF8022	16

Channel	Register Name	Abbreviation* ¹	R/W	Initial Value	Address	Access Size
1	Control register_1	SPCR_1	R/W	H'00	H'FFFF8800	8, 16
	Slave select polarity register_1	SSLP_1	R/W	H'00	H'FFFF8801	8, 16
	Pin control register_1	SPPCR_1	R/W	H'00	H'FFFF8802	8, 16
	Status register_1	SPSR_1	R/(W)*2	H'60	H'FFFF8803	8, 16
	Data register_1	SPDR_1	R/W	Undefined	H'FFFF8804	8, 16, 32
	Sequence control register_1	SPSCR_1	R/W	H'00	H'FFFF8808	8, 16
	Sequence status register_1	SPSSR_1	R	H'00	H'FFFF8809	8, 16
	Bit rate register_1	SPBR_1	R/W	H'FF	H'FFFF880A	8, 16
	Data control register_1	SPDCR_1	R/W	H'20	H'FFFF880B	8, 16
	Clock delay register_1	SPCKD_1	R/W	H'00	H'FFFF880C	8, 16
	Slave select negation delay register_1	SSLND_1	R/W	H'00	H'FFFF880D	8, 16
	Next-access delay register_1	SPND_1	R/W	H'00	H'FFFF880E	8
	Command register_10	SPCMD_10	R/W	H'070D	H'FFFF8810	16
	Command register_11	SPCMD_11	R/W	H'070D	H'FFFF8812	16
	Command register_12	SPCMD_12	R/W	H'070D	H'FFFF8814	16
	Command register_13	SPCMD_13	R/W	H'070D	H'FFFF8816	16
	Buffer control register_1	SPBFCR_1	R/W	H'00	H'FFFF8820	8, 16
	Buffer data count setting register_1	SPBFDR_1	R	H'0000	H'FFFF8822	16


Channel	Register Name	Abbreviation*1	R/W	Initial Value	Address	Access Size
2	Control register_2	SPCR_2	R/W	H'00	H'FFFFB000	8, 16
	Slave select polarity register_2	SSLP_2	R/W	H'00	H'FFFFB001	8, 16
	Pin control register_2	SPPCR_2	R/W	H'00	H'FFFFB002	8, 16
	Status register_2	SPSR_2	R/(W)*2	H'60	H'FFFFB003	8, 16
	Data register_2	SPDR_2	R/W	Undefined	H'FFFFB004	8, 16, 32
	Sequence control register_2	SPSCR_2	R/W	H'00	H'FFFFB008	8, 16
	Sequence status register_2	SPSSR_2	R	H'00	H'FFFFB009	8, 16
	Bit rate register_2	SPBR_2	R/W	H'FF	H'FFFFB00A	8, 16
	Data control register_2	SPDCR_2	R/W	H'20	H'FFFFB00B	8, 16
	Clock delay register_2	SPCKD_2	R/W	H'00	H'FFFFB00C	8, 16
	Slave select negation delay register_2	SSLND_2	R/W	H'00	H'FFFFB00D	8, 16
	Next-access delay register_2	SPND_2	R/W	H'00	H'FFFFB00E	8
	Command register_20	SPCMD_20	R/W	H'070D	H'FFFFB010	16
	Command register_21	SPCMD_21	R/W	H'070D	H'FFFFB012	16
	Command register_22	SPCMD_22	R/W	H'070D	H'FFFFB014	16
	Command register_23	SPCMD_23	R/W	H'070D	H'FFFFB016	16
	Buffer control register_2	SPBFCR_2	R/W	H'00	H'FFFFB020	8, 16
	Buffer data count setting register_2	SPBFDR_2	R	H'0000	H'FFFFB022	16

Notes: 1. In the description of the register names, the channel is omitted.

2. Only 0 can be written to clear the flag.

17.3.1 Control Register (SPCR)

SPCR sets the operating mode. If the MSTR and MODFEN bits are changed while the function of this module is enabled by setting the SPE bit to 1, subsequent operations cannot be guaranteed.




Bit	Bit Name	Initial Value	R/W	Description
7	SPRIE	0	R/W	Receive Interrupt Enable
				Enables or disables generation of receive interrupt requests (SPRI) when the number of receive data units in the receive buffer (SPRX) is equal to or greater than the specified receive buffer data triggering number and the SPRF flag in SPSR is set to 1.
				Disables the generation of receive interrupt requests.
				 Enables the generation of receive interrupt requests.
6	SPE	0	R/W	Function Enable
				Setting this bit to 1 enables the module function. When the MODF bit in the status register (SPSR) is 1, the SPE bit cannot be set to 1 (see section 17.4.6, Error Detection). Setting the SPE bit to 0 disables the module function, and initializes a part of the module function (see section 17.4.7, Initialization).
				0: Disables the module function
				1: Enables the module function

Bit	Bit Name	Initial Value	R/W	Description
5	SPTIE	0	R/W	Transmit Interrupt Enable
				Enables or disables generation of transmit interrupt requests (SPTI) when the number of transmit data units in the transmit buffer (SPTX) is equal to or less than the specified transmit buffer data triggering number and the SPTEF flag in SPSR is set to 1.
				Disables the generation of transmit interrupt requests.
				 Enables the generation of transmit interrupt requests.
4	SPEIE	0	R/W	Error Interrupt Enable
				Enables or disables the generation of error interrupt requests when this module detects a mode fault error and sets the MODF bit in the status register (SPSR) to 1, or when this module detects an overrun error and sets the OVRF bit in SPSR to 1 (see section 17.4.6, Error Detection).
				 Disables the generation of error interrupt requests.
				1: Enables the generation of error interrupt requests.
				Note: This bit is valid only in SPI slave mode.
3	MSTR	0	R/W	Master/Slave Mode Select
				Selects master/slave mode. According to MSTR bit settings, this module determines the direction of pins RSPCK, MOSI, MISO, and SSL pins.
				0: Slave mode
				1: Master mode
2	MODFEN	0	R/W	Mode Fault Error Detection Enable
				Enables or disables the detection of a mode fault error (see section 17.4.6, Error Detection).
				0: Disables the detection of a mode fault error
				1: Enables the detection of a mode fault error
				Note: This bit is valid only in SPI slave mode. When master mode is specified with the MSTR bit, this bit should always be cleared to 0.
1, 0	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.

Page 762 of 1910

17.3.2 Slave Select Polarity Register (SSLP)

SSLP sets the polarity of the SSL signal. If the contents of SSL0P are changed while the function of this module is enabled by setting the SPE bit in the control register (SPCR) to 1, subsequent operations cannot be guaranteed.



Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
0	SSL0P	0	R/W	SSL Signal Polarity Setting
				Sets the polarity of the SSL signal. The value of SSL0P indicates the active polarity of the SSL signal.
				0: SSL signal 0-active
				1: SSL signal 1-active

17.3.3 Pin Control Register (SPPCR)

SPPCR sets the modes of the pins. If the contents of this register are changed while the function of this module is enabled by setting the SPE bit in the control register (SPCR) to 1, subsequent operations cannot be guaranteed.


Bit:	7	6	5	4	3	2	1	0
		_	MOIFE	MOIFV	_	_	_	SPLP
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
5	MOIFE	0	R/W	MOSI Idle Value Fixing Enable
				Fixes the MOSI output value when this module in master mode is in an SSL negation period (including the SSL retention period during a burst transfer). When MOIFE is 0, this module outputs the last data from the previous serial transfer during the SSL negation period. When MOIFE is 1, this module outputs the fixed value set in the MOIFV bit to the MOSI bit.
				0: MOSI output value equals final data from previous transfer
				MOSI output value equals the value set in the MOIFV bit
4	MOIFV	0	R/W	MOSI Idle Fixed Value
				If the MOIFE bit is 1 in master mode, this module, according to MOIFV bit settings, determines the MOSI signal value during the SSL negation period (including the SSL retention period during a burst transfer).
				0: MOSI Idle fixed value equals 0
				1: MOSI Idle fixed value equals 1
3 to 1	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.

		Initial		
Bit	Bit Name	Value	R/W	Description
0	SPLP	0	R/W	Loopback
				When the SPLP bit is set to 1, this module shuts off the path between the MISO pin and the shift register, and between the MOSI pin and the shift register, and connects (reverses) the input path and the output path for the shift register.
				0: Normal mode
				1: Loopback mode

17.3.4 Status Register (SPSR)

SPSR indicates the operating status.



Note: * Only 0 can be written to clear the flag after reading 1.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	SPRF	0	R	Receive Buffer Full Flag
				Indicates that the number of receive data units in the receive buffer (SPRX) is equal to or greater than the receive buffer data triggering number specified in the buffer control register (SPBFCR).
				 The number of receive data units in the receive buffer is less than the receive buffer data triggering number.
				1: The number of receive data units in the receive buffer is equal to or greater than the receive buffer data triggering number.
				[Clearing conditions]
				 The receive buffer data is read until the number of data units in the receive buffer becomes less than the specified receive buffer data triggering number.
				Receive buffer data reset is enabled.
				Power-on reset
				[Setting condition]
				 The number of data units in the receive buffer is equal to or greater than the specified receive buffer data triggering number.

Bit	Bit Name	Initial Value	R/W	Description
6	TEND	1	R	Transmit End
				This bit is set to 1 when transmission is completed, and this bit is 0 when transmission is not completed.
				[Clearing condition]
				 When transmit data are moved from the transmit register to the shift register.
				[Setting condition]
				 When the number of data units in the transmit buffer (SPTX) is zero when a serial transfer is completed.
5	SPTEF	1	R	Transmit Buffer Empty Flag
				Indicates that the number of transmit data units in the transmit buffer (SPTX) is equal to or less than the transmit buffer data triggering number specified in the buffer control register (SPBFCR).
				0: The number of transmit data units in the transmit buffer is equal to or greater than the specified transmit buffer data triggering number.
				 The number of transmit data units in the transmit buffer is less than the specified transmit buffer data triggering number.
				[Clearing condition]
				 When data is written to the transmit buffer until the number of transmit data units in the transmit buffer exceeds the specified transmit buffer data triggering number.
				[Setting conditions]
				 When the number of transmit data units in the transmit buffer is less than the specified transmit buffer data triggering number.
				 When transmit buffer data reset is enabled.
				Power-on reset
4, 3	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.

Bit	Bit Name	Initial Value	R/W	Description
2	MODF	0	R/(W)*	Mode Fault Error Flag
				Indicates the occurrence of a mode fault error. If the MODFEN bit is set to 1 when this module is in slave mode and the SSL pin is negated before the RSPCK cycle necessary for data transfer ends, this module detects a mode fault error. The active level of the SSL signal is determined by the SSLOP bit in the slave select polarity register (SSLP).
				[Clearing conditions]
				 SPSR is read when the MODF bit is 1, and then 0 is written to the MODF bit.
				Power-on reset
				0: No mode fault error occurred
				1: A mode fault error occurred
				Note: This bit is valid only in SPI slave mode.
1	_	0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
0	OVRF	0	R/(W)*	Overrun Error Flag
				Indicates the occurrence of an overrun error. If a serial transfer ends when there is not enough space for receiving the specified length of data in the receive buffer (SPRX), this module detects an overrun error, and sets the OVRF bit to 1.
				[Clearing conditions]
				• SPSR is read when the OVRF bit is 1, and then 0 is written to the OVRF bit.
				Power-on reset
				0: No overrun error occurred
				1: An overrun error occurred
				Note: This bit is valid only in SPI slave mode.

Note: * Only 0 can be written to clear the flag after reading 1.

17.3.5 Data Register (SPDR)

SPDR is a buffer that holds data for transmission and reception.

The transmit buffer (SPTX) and receive buffer (SPRX) are independent and are mapped to SPDR.

SPDR should be read or written to in byte, word, or longword units according to the access width specification bit (SPLW) in the data control register (SPDCR).

The bit length to be used is determined by the data length specification bits (SPB3 to SPB0) in the command register (SPCMD).

When data is written to SPDR, the data will be written to the transmit buffer from SPDR if the transmit buffer has a space equal to or more than the SPDR access width. If there is not enough space, data will not be written to the transmit buffer. Even if an attempt is made to write data to the buffer, the data is ignored.

When data is read from SPDR, receive data in the receive buffer will be read. If SPDR is read when there is no receive data in the receive buffer, the read value is undefined.

When SPDR is written to with the longword-, word-, or byte-access width, the transmit data should be written to the following bits. If data is written to the other bits, the data is not guaranteed.

• Longword: Bits 31 to 0

Word: Bits 31 to 16Byte: Bits 31 to 24

When SPDR is read with the longword-, word-, or byte-access width, the receive data should be read from the following bits. If data is read from the other bits, the data is not guaranteed.

• Longword: Bits 31 to 0

• Word: Bits 31 to 16

Byte: Bits 31 to 24

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	SPD31	SPD30	SPD29	SPD28	SPD27	SPD26	SPD25	SPD24	SPD23	SPD22	SPD21	SPD20	SPD19	SPD18	SPD17	SPD16
Initial value:	Undefined															
R/W:	R/W															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPD15	SPD14	SPD13	SPD12	SPD11	SPD10	SPD9	SPD8	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0

Initial value: Undefined U

17.3.6 Sequence Control Register (SPSCR)

SPSCR sets the sequence controlled method when this module operates in master mode. If the contents of SPSCR are changed while the MSTR and SPE bits in the control register (SPCR) are 1 with the function of this module enabled in master mode, the subsequent operation cannot be guaranteed.


Bit:	7	6	5	4	3	2	1	0
[_	_	_	_	_	_	SPS LN1	SPS LN0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.

Bit	Bit Name	Initial Value	R/W	Descr	iption		
1	SPSLN1	0	R/W	Seque	nce Length Spe	ecification	
0	SPSLN0	0	R/W	These bits specify a sequence length when this module in master mode performs sequential operations. This module in master mode changes command registers 0 to 3 (SPCMD0 to SPCMD3) to be referenced and the order in which they are referenced according to the sequence length that is set in the SPSLN1 and SPSLN0 bits.			
				and SI SPCM	PSLN0, sequen D3 referenced	ng the setting of bits SPSLN1 ace length, and SPCMD0 to by this module is shown below. 1D0 is always referenced.	
					Sequence Length	Referenced SPCMD #	
				00:	1	$0 \rightarrow 0 \rightarrow \dots$	
				01:	2	$0 \to 1 \to 0 \to \dots$	
				10:	3	$0 \rightarrow 1 \rightarrow 2 \rightarrow 0 \rightarrow$	
				11:	4	$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 0 \rightarrow$	

17.3.7 Sequence Status Register (SPSSR)

SPSSR indicates the sequence control status when this module operates in master mode.



Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
1	SPCP1	0	R	Command Pointer
0	SPCP0	0	R	During sequence control, these bits indicate one of the command registers 0 to 3 (SPCMD0 to SPCMD3) that is currently pointed to by the pointer. The relationship between the setting of SPCP1 and SPCP0 and SPCMD0 to SPCMD3 is shown below.
				For the sequence control, see section 17.4.8 (1) (c), Sequence Control.
				00: SPCMD0
				01: SPCMD1
				10: SPCMD2
				11: SPCMD3

17.3.8 Bit Rate Register (SPBR)

SPBR sets the bit rate in master mode. If the contents of SPBR are changed while the MSTR and SPE bits in the control register (SPCR) are 1 with the function of this module enabled in master mode, the subsequent operation cannot be guaranteed.

When this module is used in slave mode, the bit rate depends on the bit rate of the input clock regardless of the settings of SPBR and BRDV.

The bit rate is determined by combinations of SPBR settings and the bit settings in the BRDV1 and BRDV0 bits in the command registers (SPCMD0 to SPCMD3). The equation for calculating the bit rate is given below. In the equation, n denotes an SPBR setting (0, 1, 2, ..., 255), and N denotes bit settings in the bits BRDV1 and BRDV0 (0, 1, 2, 3).

Bit rate =
$$\frac{f(B\phi)}{2 \times (n+1) \times 2^{N}}$$

Table 17.3 shows examples of the relationship between the SPBR register and BRDV1 and BRDV0 bit settings.

750 kbps 17.58 kbps

3

3

5

255

Table 17.3 Relationship between SPBR and BRDV1 and BRDV0 Settings

96

4096

Bit Rate Division Ratio SPBR (n) BRDV[1:0] (N) $B\phi = 60 MHz$ $B\phi = 72 MHz$ 0 0 2 30.0 Mbps 36.0 Mbps 1 0 4 15.0 Mbps 18.0 Mbps 2 0 6 10.0 Mbps 12.0 Mbps 3 0 8 7.50 Mbps 9.00 Mbps 4 0 10 6.00 Mbps 7.20 Mbps 5 5.00 Mbps 0 12 6.00 Mbps 5 1 24 2.50 Mbps 3.00 Mbps 5 2 48 1.25 Mbps 1.50 Mbps

625 kbps

14.65 kbps

17.3.9 Data Control Register (SPDCR)

SPDCR selects the width to access SPDR from longword-, word-, and byte-width, and enables or disables dummy data transmission for the master mode operation.

If the contents of SPDCR are changed while bit TEND in the status register (SPSR) indicates that transmission is not completed, the subsequent operation cannot be guaranteed.

Bit:	7	6	5	4	3	2	1	0
	TXDMY	SPLW1	SPLW0	_	_	_	_	
Initial value:	0	0	1	0	0	0	0	0
R/W:	R/W	R/W	R/W	R	R	R	R	R


Bit	Bit Name	Initial Value	R/W	Description
7	TXDMY	0	R/W	Dummy Data Transmission Enable
				Enables or disables dummy data transmission.
				When communication is performed with this bit set to 1, dummy data is transmitted from the MOSI pin and a serial communication can be performed even if there is no transmit data in the transmit buffer.
				Specifically, if there is no transmit data in the transmit buffer and this bit is set to 1, dummy data is transferred to the shift register. Data previously transmitted from the pin is used as dummy data. If this bit is set to 1 after the initialization and a transfer is performed, the transmitted dummy data is undefined.
				0: Disables dummy data transmission.
				1: Enables dummy data transmission.
				Note: This bit is valid only in the master mode.

Bit	Bit Name	Initial Value	R/W	Description
6	SPLW1	0	R/W	Access Width Specification
5	SPLW0	1	R/W	Specifies the width for accessing the data register (SPDR). If the length of data transferred to SPDR does not agree with these bit settings, operation is not guaranteed.
				00: Setting prohibited
				01: SPDR is accessed in bytes.
				10: SPDR is accessed in words.
				11: SPDR is accessed in longwords.
4 to 0	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.

17.3.10 Clock Delay Register (SPCKD)

SPCKD sets a period from the beginning of SSL signal assertion to RSPCK oscillation (RSPCK delay) when the SCKDEN bit in the command register (SPCMD) is 1. If the contents of SPCKD are changed while the MSTR and SPE bits in the control register (SPCR) are 1 with the function of this module enabled in master mode, the subsequent operation cannot be guaranteed.

When using this module in slave mode, set B'000 to SCKDL2 to SCKDL0.



Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
2	SCKDL2	0	R/W	RSPCK Delay Setting
1	SCKDL1	0	R/W	These bits set an RSPCK delay value when the
0	SCKDL0	0	R/W	SCKDEN bit in SPCMD is 1.
				The relationship between the setting of SCKDL2 to SCKDL0 and the RSPCK delay value is shown below.
				000: 1 RSPCK
				001: 2 RSPCK
				010: 3 RSPCK
				011: 4 RSPCK
				100: 5 RSPCK
				101: 6 RSPCK
				110: 7 RSPCK
				111: 8 RSPCK

17.3.11 Slave Select Negation Delay Register (SSLND)

SSLND sets a period (SSL negation delay) from the transmission of a final RSPCK edge to the negation of the SSL signal during a serial transfer by this module in master mode. If the contents of SSLND are changed while the MSTR and SPE bits in the control register (SPCR) are 1 with the function of this module enabled in master mode, the subsequent operation cannot be guaranteed.

When using this module in slave mode, set B'000 to SLNDL2 to SLNDL0.


Bit:	7	6	5	4	3	2	1	0
	_	_	_	_	_	SLN DL2	SLN DL1	SLN DL0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
2	SLNDL2	0	R/W	SSL Negation Delay Setting
1	SLNDL1	0	R/W	These bits set an SSL negation delay when the
0	SLNDL0	0	R/W	SLNDEN bit in SPCMD is 1.
				The relationship between the setting of SLNDL2 to SLNDL0 and the SSL negation delay value is shown below.
				000: 1 RSPCK
				001: 2 RSPCK
				010: 3 RSPCK
				011: 4 RSPCK
				100: 5 RSPCK
				101: 6 RSPCK
				110: 7 RSPCK
				111: 8 RSPCK

17.3.12 Next-Access Delay Register (SPND)

SPND sets a non-active period (next-access delay) after termination of a serial transfer when the SPNDEN bit in the command register (SPCMD) is 1. If the contents of SPND are changed while the MSTR and SPE bits in the control register (SPCR) are 1 with the function of this module enabled in master mode, the subsequent operation cannot be guaranteed.

When using this module in slave mode, set B'000 to SPNDL2 to SPNDL0.



Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
2	SPNDL2	0	R/W	Next-Access Delay Setting
1	SPNDL1	0	R/W	These bits set a next-access delay when the
0	SPNDL0	0	R/W	SPNDEN bit in SPCMD is 1.
				The relationship between the setting of SPNDL2 to SPNDL0 and the next-access delay value is shown below.
				000: 1 RSPCK + 2 Bφ
				001: 2 RSPCK + 2 Bφ
				010: 3 RSPCK + 2 Βφ
				011: 4 RSPCK + 2 Βφ
				100: 5 RSPCK + 2 Βφ
				101: 6 RSPCK + 2 Βφ
				110: 7 RSPCK + 2 Βφ
				111: 8 RSPCK + 2 Βφ

17.3.13 Command Register (SPCMD)

Each channel has four command registers (SPCMD0 to SPCMD3). SPCMD0 to SPCMD3 are used to set a transfer format for master mode operation. Some of the bits in SPCMD0 are used to set a transfer mode for slave mode operation. In master mode, this module sequentially references SPCMD0 to SPCMD3 according to the settings in bits SPSLN1 and SPSLN0 in the sequence control register (SPSCR), and executes the serial transfer that is set in the referenced SPCMD.

While bit TEND in the status register (SPSR) indicates that transmission is not completed, correct operation of this module cannot be guaranteed if SPCMD is changed that is referred by this module. SPCMD referenced by this module in master mode can be checked by means of bits SPCP1 and SPCP0 in the sequence status register (SPSSR). When the function of this module in slave mode is enabled, operation cannot be guaranteed if the value set in SPCMD0 is changed.

Bit:	15	14	13	12	11	10	9	8
	SCK DEN	SLN DEN	SPN DEN	LSBF	SPB3	SPB2	SPB1	SPB0
Initial value:	0	0	0	0	0	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1	0
	SSLKP	_	_	_	BRDV1	BRDV0	CPOL	СРНА
Initial value:	0	0	0	0	1	1	0	1
R/W:	R/W	R	R	R	R/W	R/W	R/W	R/W

D:	Dit Name	Initial Value	DAV	Description
Bit	Bit Name	value	R/W	Description
15	SCKDEN	0	R/W	RSPCK Delay Setting Enable
				Sets the period from the point this module in master mode activates the SSL signal until the RSPCK starts oscillation (RSPCK delay). If the SCKDEN bit is 0, this module sets the RSPCK delay to 1 RSPCK. If the SCKDEN bit is 1, this module starts the oscillation of RSPCK at an RSPCK delay in compliance with the clock delay register (SPCKD) settings.
				To use this module in slave mode, the SCKDEN bit should be set to 0.
				0: An RSPCK delay of 1 RSPCK
				1: An RSPCK delay equal to SPCKD settings.

Bit	Bit Name	Initial Value	R/W	Description
14	SLNDEN	0	R/W	SSL Negation Delay Setting Enable
				Sets the period from the point this module in master mode stops RSPCK oscillation until this module sets the SSL signal inactive (SSL negation delay). If the SLNDEN bit is 0, this module sets the SSL negation delay to 1 RSPCK. If the SLNDEN bit is 1, this module negates the SSL signal at an SSL negation delay in compliance with the slave select negation delay register (SSLND) settings.
				To use this module in slave mode, the SLNDEN bit should be set to 0.
				0: An SSL negation delay of 1 RSPCK
				1: An SSL negation delay equal to SSLND settings.
13	SPNDEN	0	R/W	Next-Access Delay Enable
				Sets the period from the point this module in master mode terminates a serial transfer and sets the SSL signal inactive until this module enables the SSL signal assertion for the next access (next-access delay). If the SPNDEN bit is 0, this module sets the next-access delay to 1 RSPCK + 2B\(\phi\). If the SPNDEN bit is 1, this module inserts a next-access delay in compliance with the next-access delay register (SPND) settings.
				To use this module in slave mode, the SPNDEN bit should be set to 0.
				0: A next-access delay of 1 RSPCK + 2 B ϕ
				1: A next-access delay equal to SPND settings.


Bit	Bit Name	Initial Value	R/W	Description	
			-	<u>'</u>	
12	LSBF	0	R/W	LSB First	
				Sets the data format in master mode or slave mode to MSB first or LSB first.	
				0: MSB first	
				1: LSB first	
11	SPB3	0	R/W	Data Length Setting	
10	SPB2	1	R/W	These bits set a transfer data length in master mode	
9	SPB1	1	R/W	or slave mode.	
8	SPB0	1	R/W	0100 to 0111: 8 bits	
				1111: 16 bits	
				0010, 0011: 32 bits	
				Others: Setting prohibited	
7	SSLKP	0	R/W	SSL Signal Level Keeping	
				When this module in master mode performs a serial transfer, this bit specifies whether the SSL signal level for the current command is to be kept or negated between the SSL negation timing associated with the current command and the SSL assertion timing associated with the next command.	
				To use this module in slave mode, the SSLKP bit should be set to 0.	
				Negates the SSL signal upon completion of transfer.	
				Keeps the SSL signal level from the end of the transfer until the beginning of the next access.	

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
3	BRDV1	1	R/W	Bit Rate Division Setting
2	BRDV0	1	R/W	These bits are used to determine the bit rate. A bit rate is determined by combinations of bits BRDV1 and BRDV 0 and the settings in the bit rate register (SPBR) (see section 17.3.8, Bit Rate Register (SPBR)). The settings in SPBR determine the base bit rate. The settings in bits BRDV1 and BRDV0 are used to select a bit rate which is obtained by dividing the base bit rate by 1, 2, 4, or 8. In the bits SPCMD0 to SPCMD3, different BRDV1 and BRDV0 settings can be specified. This permits the execution of serial transfers at a different bit rate for each command.
				00: Select the base bit rate
				01: Select the base bit rate divided by 2
				10: Select the base bit rate divided by 4
				11: Select the base bit rate divided by 8

Bit	Bit Name	Initial Value	R/W	Description
1	CPOL	0	R/W	RSPCK Polarity Setting
				Sets an RSPCK polarity in master or slave mode. When data communication is performed between the Renesas serial peripheral interface module and the other modules, the same RSPCK polarity should be set for both modules.
				0: RSPCK = 0 when idle
				1: RSPCK = 1 when idle
0	CPHA	1	R/W	RSPCK Phase Setting
				Sets an RSPCK phase in master or slave mode. When data communication is performed between the Renesas serial peripheral interface module and the other modules, the same RSPCK phase should be set for both modules.
				0: Data sampling on odd edge, data variation on even edge
				Data variation on odd edge, data sampling on even edge

17.3.14 Buffer Control Register (SPBFCR)

SPBFCR resets the number of data units in the transmit buffer (SPTX) or receive buffer (SPRX) and sets the number of triggering data units.



Bit	Bit Name	Initial Value	R/W	Description
7	TXRST	0	R/W	Transmit Buffer Data Reset
				Resets the transmit buffer to an empty state. Transmit data in the transmit buffer becomes invalid when this bit is set to 1.
				0: Disables the reset operation*.
				1: Enables the reset operation
				Note: The reset operation is performed after a power-on reset.
6	RXRST	0	R/W	Receive Buffer Data Reset
				Resets the receive buffer to an empty state. Receive data in the receive buffer becomes invalid when this bit is set to 1.
				0: Disables the reset operation*.
				1: Enables the reset operation
				Note: The reset operation is performed after a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
5, 4	TXTRG[1:0]	00	R/W	Transmit Buffer Data Triggering Number
				Specifies the timing at which the transmit buffer empty state is determined, that is when the SPTEF flag in the status register is set. When the number of bytes of data in the transmit buffer (SPTX) is equal to or less than the specified triggering number, the SPTEF flag is set to 1.
				00: 7 bytes (1)*
				01: 6 bytes (2)*
				10: 4 bytes (4)*
				11: 0 bytes (8)*
				Note: The value in the parenthesis shows the number of available bytes in the transmit buffer (SPTX).
3	_	0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
2 to 0	RXTRG[2:0]	000	R/W	Receive Buffer Data Triggering Number
				Specifies the timing at which the receive buffer full state is determined, that is when the SPRF flag in the status register is set. When the number of bytes of data in the receive buffer (SPRX) is equal to or greater than the specified triggering number, the SPRF flag is set to 1.
				000: 1 byte (31)*
				001: 2 bytes (30)*
				010: 4 bytes (28)*
				011: 8 bytes (24)*
				100: 16 bytes (16)*
				101: 24 bytes (8)*
				110: 32 bytes (0)*
				111: 5 bytes (27)*
				Note: * The value in the parenthesis shows the number of available bytes in the receive buffer (SPRX).

17.3.15 Buffer Data Count Setting Register (SPBFDR)

SPBFDR indicates the number of data units stored in the transmit buffer (SPTX) and receive buffer (SPRX). The upper eight bits indicate the number of transmit data units in SPTX and the lower eight bits indicate the number of receive data units in SPRX.

Bit:	15	14	13	12	11	10	9	8
	_	_	_	_		T[3:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1	0
	_				R[5	5:0]		
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
11 to 8	T[3:0]	0000	R	Indicates the number of bytes of data to be transmitted in SPTX.
				B'0000 indicates that SPTX is empty.
				B'1000 indicates that SPTX is full.
7, 6	_	All 0	R	Reserved
				The write value should always be 0. Otherwise, operation cannot be guaranteed.
5 to 0	R[5:0]	000000	R	Shows the number of bytes of received data in SPTX.
				B'000000 indicates that SPRX is empty.
				B'100000 indicates that SPRX is full.

17.4 Operation

In this section, the serial transfer period means a period from the beginning of driving valid data to the fetching of the final valid data.

17.4.1 Overview of Operations

This module is capable of serial transfers in slave mode and master mode. A particular mode of this module can be selected by using the MSTR bit in the control register (SPCR). Table 17.4 gives the relationship between the modes and SPCR settings, and a description of each mode.

Table 17.4 Relationship between Modes and SPCR and Description of Each Mode

Mode	Slave (SPI Operation)	Master (SPI Operation)
MSTR bit setting	0	1
MODFEN bit setting	0 or 1	0
RSPCK signal	Input	Output
MOSI signal	Input	Output
MISO signal	Output/Hi-Z	Input
SSL signal	Input	Output
SSL polarity modification function	Supported	Supported
Transfer rate	Up to Bφ/8	Up to Bφ/2
Clock source	RSPCK input	On-chip baud rate generator
Clock polarity	Two	Two
Clock phase	Two	Two
First transfer bit	MSB/LSB	MSB/LSB
Transfer data length	8, 16, or 32 bits	8, 16, or 32 bits
Burst transfer	Possible (CPHA = 1)	Possible (CPHA = 0,1)
RSPCK delay control	Not supported	Supported
SSL negation delay control	Not supported	Supported
Next-access delay control	Not supported	Supported
Transfer activation method	SSL input active or RSPCK oscillation	Transmit buffer is written when SPE = 1
Sequence control	Not supported	Supported

Mode	Slave (SPI Operation)	Master (SPI Operation)
Transmit buffer empty detection	Supported	Supported
Receive buffer full detection	Supported	Supported
Overrun error detection	Supported	Not Supported
Mode fault error detection	Supported (MODFEN = 1)	Not supported

17.4.2 Pin Control

According to the MSTR bit in the control register (SPCR), this module can automatically switch pin directions and output modes. Table 17.5 shows the relationship between pin states and bit settings.

Table 17.5 Relationship between Pin States and Bit Settings

Mode	Pin	Pin State*1
Master mode	RSPCK	CMOS output
(SPI operation) (MSTR = 1)	SSL	CMOS output
	MOSI	CMOS output
	MISO	Input
Slave mode	RSPCK	Input
(SPI operation) (MSTR = 0)	SSL	Input
(1110 111 – 0)	MOSI	Input
	MISO*	CMOS output/Hi-Z

Note: When SSL is at the non-active level or the SPE bit in SPCR is clear to 0, the pin state is Hi-Z.

This module in master mode (SPI operation) determines MOSI signal values during the SSL negation period (including the SSL retention period during a burst transfer) according to MOIFE and MOIFV bit settings in SPPCR, as shown in table 17.6.

Table 17.6 MOSI Signal Value Determination during SSL Negation Period

MOIFE	MOIFV	MOSI Signal Value during SSL Negation Period	
0	0, 1	Final data from previous transfer	
1	0	Always 0	
1	1	Always 1	

17.4.3 System Configuration Example

(1) Master/Slave (with This LSI Acting as Master)

Figure 17.2 shows a master/slave system configuration example when this LSI is used as a master. In master/slave configuration, the SSL output of this LSI (master) is not used. The SSL input of the slave is fixed to the low level, and the slave is always maintained in a selected state. In the transfer format corresponding to the case where the CPHA bit in the control register (SPCR) is 0, there are slave devices for which the SSL signal cannot be fixed to the active level. In situations where the SSL signal cannot be fixed, the SSL output of this LSI should be connected to the SSL input of the slave device.

This LSI (master) always drives the RSPCK and MOSI. The slave always drives the MISO.




Figure 17.2 Master/Slave Configuration Example (This LSI = Master)

(2) Master/Slave (with This LSI Acting as Slave)

Figure 17.3 shows a master/slave system configuration example when this LSI is used as a slave. When this LSI is to operate as a slave, the SSL pin is used as SSL input. The master always drives the RSPCK and MOSI. This LSI (slave) always drives the MISO. When SSL is at the non-active level, the pin state is Hi-Z.

In the slave configuration in which the CPHA bit in the command register (SPCMD) is set to 1, the SSL input of this LSI (slave) is fixed to the 0 level, this LSI (slave) is always maintained in a selected state, and in this manner it is possible to execute serial transfer (figure 17.4).




Figure 17.3 Master/Slave Configuration Example (This LSI = Slave)




Figure 17.4 Master/Slave Configuration Example (This LSI = Slave, CPHA = 1)

(3) Master/Multi-Slave (with This LSI Acting as Slave)

Figure 17.5 shows a master/multi-slave system configuration example when this LSI is used as a slave. In the example of figure 17.5, the system is comprised of an master and two LSIs (slave X and slave Y).

The RSPCK and MOSI outputs of the master are connected to the RSPCK and MOSI inputs of the LSIs (slave X and slave Y). The MISO outputs of the LSIs (slave X and slave Y) are all connected to the MISO input of the master. SSLX and SSLY outputs of the master are connected to the SSL inputs of the LSIs (slave X and slave Y), respectively.

The master always drives RSPCK, MOSI, SSLX, and SSLY. Of the LSIs (slave X and slave Y), the slave that receives low level input into the SSL0 input drives MISO.




Figure 17.5 Master/Multi-Slave Configuration Example (This LSI = Slave)

17.4.4 Transfer Format

$(1) \quad \mathbf{CPHA} = \mathbf{0}$

Figure 17.6 shows a sample transfer format for the serial transfer of 8-bit data when the CPHA bit in the command register (SPCMD) is 0. In figure 17.6, RSPCK (CPOL = 0) indicates the RSPCK signal waveform when the CPOL bit in SPCMD is 0; RSPCK (CPOL = 1) indicates the RSPCK signal waveform when the CPOL bit is 1. The sampling timing represents the timing at which this module fetches serial transfer data into the shift register. The input/output directions of the signals depend on the settings of this module. For details, see section 17.4.2, Pin Control.

When the CPHA bit is 0, the driving of valid data to the MOSI and MISO signals commences at an SSL signal assertion timing. The first RSPCK signal change timing that occurs after the SSL signal assertion becomes the first transfer data fetching timing. After this timing, data is sampled at every 1 RSPCK cycle. The change timing for MOSI and MISO signals is always 1/2 RSPCK cycle after the transfer data fetch timing. The settings in the CPOL bit do not affect the RSPCK signal operation timing; they only affect the signal polarity.

t1 denotes a period from an SSL signal assertion to RSPCK oscillation (RSPCK delay). t2 denotes a period from the cessation of RSPCK oscillation to an SSL signal negation (SSL negation delay). t3 denotes a period in which SSL signal assertion is suppressed for the next transfer after the end of serial transfer (next-access delay). t1, t2, and t3 are controlled by a master device running on the system. For a description of t1, t2, and t3 when this module is in master mode, see section 17.4.3 (1), Master/Slave (with This LSI Acting as Master).




Figure 17.6 Transfer Format (CPHA = 0)

$(2) \quad CPHA = 1$

Figure 17.7 shows a sample transfer format for the serial transfer of 8-bit data when the CPHA bit in the command register (SPCMD) is 1. In figure 17.7, RSPCK (CPOL = 0) indicates the RSPCK signal waveform when the CPOL bit in SPCMD is 0; RSPCK (CPOL = 1) indicates the RSPCK signal waveform when the CPOL bit is 1. The sampling timing represents the timing at which this module fetches serial transfer data into the shift register. The input/output directions of the signals depend on the modes (master or slave). For details, see section 17.4.2, Pin Control.

When the CPHA bit is 1, the driving of invalid data to the MOSI and MISO signals commences at an SSL signal assertion timing. The driving of valid data to the MOSI and MISO signals commences at the first RSPCK signal change timing that occurs after the SSL signal assertion. After this timing, data is updated at every 1 RSPCK cycle. The transfer data fetch timing is always 1/2 RSPCK cycle after the data update timing. The settings in the CPOL bit do not affect the RSPCK signal operation timing; they only affect the signal polarity.

t1, t2, and t3 are the same as those in the case of CPHA = 0. For a description of t1, t2, and t3 when this module is in master mode, see section 17.4.3 (1), Master/Slave (with This LSI Acting as Master).




Figure 17.7 Transfer Format (CPHA = 1)

17.4.5 Data Format

The data format depends on the settings in the command register (SPCMD). Irrespective of MSB/LSB first, this module treats the range from the LSB of the data register (SPDR) to the assigned data length as transfer data.

(1) MSB First Transfer (32-Bit Data)

Figure 17.8 shows the operation of the transmit buffer (SPTX) and the shift register when this module performs a 32-bit data length MSB-first data transfer.

The CPU or direct memory access controller writes T31 to T00 to the transmit buffer of SPDR. If the shift register is empty, this module copies the data in the transmit buffer to the shift register, and fully populates the shift register. When serial transfer starts, this module outputs data from the MSB (bit 31) of the shift register, and shifts in the data from the LSB (bit 0) of the shift register. When the RSPCK cycle required for the serial transfer of 32 bits has passed, data R31 to R00 is stored in the shift register. In this state, this module copies the data from the shift register to the receive buffer, and empties the shift register. If the receive buffer does not have a space for the receive data length after the receive data has been copied from the shift register to the receive buffer, another serial transfer will not be started. In order to start another serial transfer, data for the receive data length should be read from the receive buffer to secure the necessary space in the receive buffer.

If another serial transfer is started before the CPU or direct memory access controller writes to the transmit buffer, received data R31 to R00 is shifted out from the shift register.




Figure 17.8 MSB First Transfer (32-Bit Data)

(2) MSB First Transfer (16-Bit Data)

Figure 17.9 shows the operation of the transmit buffer (SPTX) and the shift register when this module performs a 16-bit data length MSB-first data transfer.

The CPU or direct memory access controller writes T15 to T00 to the transmit buffer. If the shift register is empty, this module copies the data in the transmit buffer to the shift register, and fully populates the shift register. When serial transfer starts, this module outputs data from bit 15 of the shift register, and shifts in the data from the LSB (bit 0) of the shift register. When the RSPCK cycle required for the serial transfer of 16 bits has passed, received data R15 to R00 is stored in bits 15 to 0 of the shift register. After completion of the serial transfer, data that existed before the transfer is retained in bits 31 to 16 in the shift register. In this state, this module copies the data from the shift register to the receive buffer, and empties the shift register. If the receive buffer does not have a space for the receive data length after receive data has been copied from the shift register to the receive buffer, another serial transfer will not be started. In order to start another serial transfer, data for the receive data length should be read from the receive buffer to secure the necessary space in the receive buffer.

If another serial transfer is started before the CPU or direct memory access controller writes to the transmit buffer, received data R15 to R00 is shifted out from the shift register.




Figure 17.9 MSB First Transfer (16-Bit Data)

(3) MSB First Transfer (8-Bit Data)

Figure 17.10 shows the operation of the transmit buffer (SPDR) and the shift register when this module performs an 8-bit data length MSB-first data transfer.

The CPU or direct memory access controller writes T07 to T00 to the transmit buffer. If the shift register is empty, this module copies the data in the transmit buffer to the shift register, and fully populates the shift register. When serial transfer starts, this module outputs data from bit 7 of the shift register, and shifts in the data from the LSB (bit 0) of the shift register. When the RSPCK cycle required for the serial transfer of 8 bits has passed, received data R07 to R00 is stored in bits 7 to 0 of the shift register. After completion of the serial transfer, data that existed before the transfer is retained in bits 31 to 8 in the shift register. In this state, this module copies the data from the shift register to the receive buffer, and empties the shift register. If the receive buffer does not have a space for the receive data length after receive data has been copied from the shift register to the receive buffer, another serial transfer will not be started. In order to start another serial transfer, data for the receive data length should be read from the receive buffer to secure the necessary area in the receive buffer.

If another serial transfer is started before the CPU or direct memory access controller writes to the transmit buffer, received data R07 to R00 is shifted out from the shift register.




Figure 17.10 MSB First Transfer (8-Bit Data)

(4) LSB First Transfer (32-Bit Data)

Figure 17.11 shows the operation of the transmit buffer (SPTX) and the shift register when this module performs a 32-bit data length LSB-first data transfer.

The CPU or direct memory access controller writes T31 to T00 to the transmit buffer. If the shift register is empty, this module reverses the order of the bits of the data in the transmit buffer, copies it to the shift register, and fully populates the shift register. When serial transfer starts, this module outputs data from the MSB (bit 31) of the shift register, and shifts in the data from the LSB (bit 0) of the shift register. When the RSPCK cycle required for the serial transfer of 32 bits has passed, data R00 to R31 is stored in the shift register. In this state, this module copies the data, in which the order of the bits is reversed, from the shift register to the receive buffer, and empties the shift register.

If the receive buffer does not have a space for the receive data length after receive data has been copied from the shift register to the receive buffer, another serial transfer will not be started. In order to start another serial transfer, data for the receive data length should be read from the receive buffer to secure the necessary space in the receive buffer.

If another serial transfer is started before the CPU or direct memory access controller writes to the transmit buffer of the SPDR, received data R00 to R31 is shifted out from the shift register.




Figure 17.11 LSB First Transfer (32-Bit Data)

(5) LSB First Transfer (16-Bit Data)

Figure 17.12 shows the operation of the transmit buffer (SPTX) and the shift register when this module performs a 16-bit data length LSB-first data transfer.

The CPU or direct memory access controller writes T15 to T00 to the transmit buffer. If the shift register is empty, this module reverses the order of the bits of the data in the transmit buffer, copies it to the shift register, and fully populates the shift register. When serial transfer starts, this module outputs data from the MSB (bit 31) of the shift register, and shifts in the data from bit 16 of the shift register. When the RSPCK cycle required for the serial transfer of 16 bits has passed, received data R00 to R15 is stored in bits 31 to 16 of the shift register. After completion of the serial transfer, data that existed before the transfer is retained in bits 15 to 0 of the shift register. In this state, this module copies the data, in which the order of the bits is reversed, from the shift register to the receive buffer of SPDR, and empties the shift register.

If the receive buffer does not have a space for the receive data length after receive data has been copied from the shift register to the receive buffer, another serial transfer will not be started. In order to start another serial transfer, data for the receive data length should be read from the receive buffer to secure the necessary space in the receive buffer.

If another serial transfer is started before the CPU or direct memory access controller writes to the transmit buffer of SPDR, received data R00 to R15 is shifted out from the shift register.




Figure 17.12 LSB First Transfer (16-Bit Data)

(6) LSB First Transfer (8-Bit Data)

Figure 17.13 shows the operation of the transmit buffer (SPTX) and the shift register when this module performs an 8-bit data length LSB-first data transfer.

The CPU or direct memory access controller writes T07 to T00 to the transmit buffer. If the shift register is empty, this module reverses the order of the bits of the data in the transmit buffer, copies it to the shift register, and fully populates the shift register. When serial transfer starts, this module outputs data from the MSB (bit 31) of the shift register, and shifts in the data from bit 24 of the shift register. When the RSPCK cycle required for the serial transfer of 8 bits has passed, received data R00 to R07 is stored in bits 31 to 24 of the shift register. After completion of the serial transfer, data that existed before the transfer is retained in bits 23 to 0 of the shift register. In this state, this module copies the data, in which the order of the bits is reversed, from the shift register to the receive buffer of SPDR, and empties the shift register.

If the receive buffer does not have a space for the receive data length after the receive data has been copied from the shift register to the receive buffer, another serial transfer will not be started. In order to start another serial transfer, data for the receive data length should be read from the receive buffer to secure the necessary space in the receive buffer.

If another serial transfer is started before the CPU or direct memory access controller writes to the transmit buffer of SPDR, received data R00 to R07 is shifted out from the shift register.




Figure 17.13 LSB First Transfer (8-Bit Data)

17.4.6 Error Detection

In the normal serial transfer, the data written from the data register (SPDR) to the transmit buffer is serially transmitted, and the serially received data can be read from the receive buffer of SPDR. If access is made to SPDR, depending on the status of the transmit buffer/receive buffer or the status at the beginning or end of serial transfer, in some cases non-normal transfers can be executed.

If a non-normal transfer operation occurs, this module detects the event as an overrun error or a mode fault error. Table 17.7 shows the relationship between non-normal transfer operations and the error detection function.

Table 17.7 Relationship between Non-Normal Transfer Operations and Error Detection Function

	Occurrence Condition	Operation	Error Detection
A	SPDR is written when the transmit buffer is full.	Missing write data.	None
В	Serial transfer is started in slave mode when transmit data is still not loaded on the shift register.	Data received in previous serial transfer is serially transmitted.	None
С	SPDR is read when the receive buffer is empty.	The output data is undefined.	None
D	Serial transfer terminates when the receive buffer is full.	Missing serial receive data.	Overrun error (only in slave mode)
E	The SSL input signal is negated during serial transfer in slave mode.	Serial transfer suspended.	Mode fault error
		Missing send/receive data.	
		Operation disabled.	

On operation A shown in table 17.7, this module does not detect an error. Whether SPDR can be written to or not can be checked using the T[3:0] bits in the buffer data count setting register (SPBFDR).

Likewise, this module does not detect an error on operation B. In a serial transfer that was started before the shift register was updated, this module sends the data that was received in the previous serial transfer, and does not treat the operation indicated in B as an error. Note that the received data from the previous serial transfer is retained in the receive buffer of SPDR, thus it can be correctly read.

Similarly, this module does not detect an error on operation C. To prevent extraneous data from being read, the number of receive data units stored in the receive buffer should be read from the R[5:0] bits in the buffer data count setting register (SPBFDR).

An overrun error shown in D is described in section 17.4.6 (1), Overrun Error. A mode fault error shown in E is described in section 17.4.6 (2), Mode Fault Error.

(1) Overrun Error

If serial transfer ends when the receive buffer of the data register (SPDR) is full, this module detects an overrun error, and sets the OVRF bit in SPSR to 1. When the OVRF bit is 1, this module does not copy data from the shift register to the receive buffer so that the data prior to the occurrence of the error is retained in the receive buffer. To reset the OVRF bit in SPSR to 0, either perform a power-on reset, or write a 0 to the OVRF bit after SPSR has been read with the OVRF bit set to 1.

Figure 17.14 shows an example of operation of the SPRF and OVRF bits in SPSR. The SPSR and SPDR accesses shown in figure 17.14 indicates the condition of accesses to SPSR and SPDR, respectively, where I denotes an idle cycle, W a write cycle, and R a read cycle. In the example of figure 17.14, this module performs an 8-bit serial transfer in which the CPHA bit in the command register (SPCMD) is 1, and CPOL is 0. The numbers given under the RSPCK waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 17.14 SPRF and OVRF Bit Operation Example

The operation of the flags at the timing shown in steps (1) to (4) in the figure is described below.

- 1. If a serial transfer terminates when the receive buffer does not have a space for the receive data length, this module detects an overrun error, and sets the OVRF bit to 1. This module does not copy the data in the shift register to the receive buffer.
- 2. The OVFR bit is not cleared even when SPDR is read and thus the number of data bytes in the receive buffer becomes less than the number of the receive buffer data triggering number specified by the RXTRG bits.
- 3. If the serial transfer terminates in an overrun error state, this module determines that the shift register is empty; in this manner, data transfer is enabled from the transmit buffer to the shift register.
- 4. If 0 is written to the OVRF bit after SPSR is read with OVRF = 1, this module clears the OVRF bit

The occurrence of an overrun can be checked either by reading SPSR or by using an error interrupt and reading SPSR. When using an error interrupt, set the SPEIE bit in the control register (SPCR) to 1. When executing a serial transfer without using an error interrupt, measures should be taken to ensure the early detection of overrun errors, such as reading SPSR immediately after SPDR is read

The OVRF bit is cleared to 0 under the following conditions:

- After SPSR is read in a condition in which the OVRF bit is set to 1, 0 is written to the OVRF hit.
- Power-on reset

When the receive buffer has area enough to store receive data with an overrun error, this Note: module receives receive data.

(2) Mode Fault Error

When the MSTR bit is 0, this module operates in slave mode. This module detects a mode fault error if the SSL input signal is negated during the serial transfer period (from the time the driving of valid data is started to the time the final valid data is fetched) when the MODFEN bit is 1 in slave mode.

Upon detecting a mode fault error, this module stops driving of the output signals and clears the SPE bit in SPCR to 0. When the SPE bit is cleared to 0, the function of this module is disabled and this module stops driving external signals. For details of disabling the function of this module by clearing the SPE bit to 0, see section 17.4.7, Initialization.

The occurrence of a mode fault error can be checked either by reading SPSR or by using an error interrupt and reading SPSR. When using an error interrupt, set the SPEIE bit in the control register (SPCR) to 1. To detect a mode fault error without using an error interrupt, it is necessary to poll SPSR.

When the MODF bit is 1, writing 1 to the SPE bit is ignored. To enable the function of this module after the detection of a mode fault error, the MODF bit must be set to 0. The MODF bit is cleared to 0 under the following conditions:

- After SPSR is read in a condition where the MODF bit has turned 1, 0 is written to the MODF bit.
- Power-on reset

17.4.7 Initialization

If 0 is written to the SPE bit in the control register (SPCR) or this module clears the SPE bit to 0 because of the detection of a mode fault error, this module disables the module function, and initializes a part of the module function. When a power-on reset is generated, this module initializes all of the module function. An explanation follows of initialization by the clearing of the SPE bit.

(1) Initialization by Clearing SPE Bit

When the SPE bit in SPCR is cleared, this module performs the following initialization:

- Suspending any serial transfer that is being executed
- Stopping the driving of output signals (Hi-Z) in slave mode
- Initializing the internal state
- Initializing the TEND bit in SPSR

Initialization by the clearing of the SPE bit does not initialize the control bits of this module. For this reason, this module can be started in the same transfer mode as prior to the initialization if the SPE bit is re-set to 1.

17.4.8 SPI Operation

(1) Multi-Master Mode Operation

This section explains the operation in multi-master mode.

(a) Starting Serial Transfer

A serial transfer is started when transmit data is copied from the transmit buffer to the shift register, the shift register becomes full, and the receive buffer has a space for the receive data length. If transmit data has already been written to the shift register, data is not copied from the transmit buffer to the shift register.

For details of the transfer format, see section 17.4.4, Transfer Format.

(b) Terminating Serial Transfer

Irrespective of the CPHA bit in the command register (SPCMD), this module terminates the serial transfer after transmitting an RSPCK edge corresponding to the final sampling timing. After the serial transfer is completed, receive data is copied from the shift register to the receive buffer. If the receive buffer does not have a space for the receive data length after receive data is copied from the shift register to the receive buffer, another serial transfer will not be performed. In order to perform another serial transfer, data for the receive data length should be read from the receive buffer to secure the space for the receive data.

It should be noted that the final sampling timing varies depending on the bit length of transfer data. In master mode, the data length depends on the settings in bits SPB3 to SPB0 in SPCMD. For details on the transfer format, see section 17.4.4, Transfer Format.

(c) Sequence Control

The transfer format that is employed in master mode is determined by the sequence control register (SPSCR), command registers 0 to 3 (SPCMD0 to SPCMD3), the bit rate register (SPBR), the clock delay register (SPCKD), the slave select negation delay register (SSLND), and the next-access delay register (SPND).

SPSCR is a register used to determine the sequence configuration for serial transfers that are executed by this module in master mode. The following items are set in command registers SPCMD0 to SPCMD3: SSL output signal value, MSB/LSB first, data length, some of the bit rate settings, RSPCK polarity/phase, whether SPCKD is to be referenced, whether SSLND is to be referenced, and whether SPND is to be referenced. SPBR holds some of the bit rate settings; SPCKD, a clock delay value; SSLND, an SSL negation delay; and SPND, a next-access delay value.

According to the sequence length that is assigned to SPSCR, this module makes up a sequence comprised of a part or all of SPCMD0 to SPCMD3. This module contains a pointer to the SPCMD that makes up the sequence. The value of this pointer can be checked by reading bits SPCP1 and SPCP0 in the sequence status register (SPSSR). When the SPE bit in the control register (SPCR) is set to 1 and the function of this module is enabled, this module loads the pointer to the commands in SPCMD0, and incorporates the SPCMD0 settings into the transfer format at the beginning of serial transfer. This module increments the pointer each time the next-access delay period for a data transfer ends. Upon completion of the serial transfer that corresponds to the final command comprising the sequence, this module sets the pointer in SPCMD0, and in this manner the sequence is executed repeatedly.




Figure 17.15 Determination Procedure of Serial Transfer Mode in Master Mode

(d) Burst Transfer

If the SSLKP bit in the command register (SPCMD) that this module references during the current serial transfer is 1, this module keeps the SSL signal level during the serial transfer until the beginning of the SSL signal assertion for the next serial transfer. If the SSL signal level for the next serial transfer is the same as the SSL signal level for the current serial transfer, this module can execute continuous serial transfers while keeping the SSL signal assertion status (burst transfer).

Figure 17.16 shows an example of an SSL signal operation for the case where a burst transfer is implemented using SPCMD0 and SPCMD1 settings. The text below explains operations (1) to (7) as depicted in figure 17.16. It should be noted that the polarity of the SSL output signal depends on the settings in the slave select polarity register (SSLP).

- 1. Based on SPCMD0, this module asserts the SSL signal and inserts RSPCK delays.
- 2. Serial transfers are executed according to SPCMD0.
- 3. SSL negation delays are inserted.
- 4. Because the SSLKP bit in SPCMD0 is 1, this module keeps the SSL signal value on SPCMD0. This period is sustained, at the shortest, for a period equal to the next-access delay of SPCMD0. If the shift register is empty after the passage of a minimum period, this period is sustained until such time as the transmit data is stored in the shift register for another transfer.
- 5. Based on SPCMD1, this module asserts the SSL signal and inserts RSPCK delays.
- 6. Serial transfers are executed according to SPCMD1.
- 7. Because the SSLKP bit in SPCMD1 is 0, this module negates the SSL signal. In addition, a next-access delay is inserted according to SPCMD1.




Figure 17.16 Example of Burst Transfer Operation using SSLKP Bit

If the SSL signal settings in the SPCMD in which 1 is assigned to the SSLKP bit are different from the SSL signal output settings in the SPCMD to be used in the next transfer, this module switches the SSL signal status to SSL signal assertion ((5) in figure 17.16) corresponding to the command for the next transfer. Notice that if such an SSL signal switching occurs, the slaves that drive the MISO signal compete, and the possibility arises of the collision of signal levels.

This module in master mode references within the module the SSL signal operation for the case where the SSLKP bit is not used. Even when the CPHA bit in SPCMD is 0, this module can accurately start serial transfers by asserting the SSL signal for the next transfer. For this reason, burst transfers in master mode can be executed irrespective of CPHA bit settings (see section 17.4.8 (2), Slave Mode Operation).

(e) RSPCK Delay (t1)

The RSPCK delay value in master mode depends on SCKDEN bit settings in the command register (SPCMD) and on clock delay register (SPCKD) settings. This module determines the SPCMD to be referenced during serial transfer by pointer control, and determines an RSPCK delay value during serial transfer by using the SCKDEN bit in the selected SPCMD and SPCKD, as shown in table 17.8. For a definition of RSPCK delay, see section 17.4.4, Transfer Format.

Table 17.8 Relationship among SCKDEN and SPCKD Settings and RSPCK Delay Values

SCKDEN	SPCKD	RSPCK Delay Value
0	000 to 111	1 RSPCK
1	000	1 RSPCK
	001	2 RSPCK
	010	3 RSPCK
	011	4 RSPCK
	100	5 RSPCK
	101	6 RSPCK
	110	7 RSPCK
	111	8 RSPCK

(f) SSL Negation Delay (t2)

The SSL negation delay value in master mode depends on SLNDEN bit settings in the command register (SPCMD) and on SSL negation delay register (SSLND) settings. This module determines the SPCMD to be referenced during serial transfer by pointer control, and determines an SSL negation delay value during serial transfer by using the SLNDEN bit in the selected SPCMD and SSLND, as shown in table 17.9. For a definition of SSL negation delay, see section 17.4.4, Transfer Format.

Table 17.9 Relationship among SLNDEN and SSLND Settings and SSL Negation Delay Values

SLNDEN	SSLND	SSL Negation Delay Value
0	000 to 111	1 RSPCK
1	000	1 RSPCK
	001	2 RSPCK
	010	3 RSPCK
	011	4 RSPCK
	100	5 RSPCK
	101	6 RSPCK
	110	7 RSPCK
	111	8 RSPCK

(g) Next-Access Delay (t3)

The next-access delay value in master mode depends on SPNDEN bit settings in the command register (SPCMD) and on next-access delay register (SPND) settings. This module determines the SPCMD to be referenced during serial transfer by pointer control, and determines a next-access delay value during serial transfer by using the SPNDEN bit in the selected SPCMD and SPND, as shown in table 17.10. For a definition of next-access delay, see section 17.4.4, Transfer Format.

Table 17.10 Relationship among SPNDEN and SPND Settings and Next-Access Delay Values

SPNDEN	SPND	Next-Access Delay Value
0	000 to 111	1 RSPCK + 2 Βφ
1	000	1 RSPCK + 2 Βφ
	001	2 RSPCK + 2 Bφ
	010	3 RSPCK + 2 Βφ
	011	4 RSPCK + 2 Bφ
	100	5 RSPCK + 2 Βφ
	101	6 RSPCK + 2 Bφ
	110	7 RSPCK + 2 Bφ
	111	8 RSPCK + 2 Βφ

(h) Initialization Flowchart

Figure 17.17 is a flowchart illustrating an example of initialization in SPI operation when this module is used in master mode. For a description of how to set up the interrupt controller, direct memory access controller, and input/output ports, see the descriptions given in the individual blocks.




Figure 17.17 Example of Initialization Flowchart in Master Mode

Transfer Operation Flowchart (i)

Figure 17.18 is a flowchart illustrating a transfer in SPI operation when this module is used in master mode.




Figure 17.18 Transfer Operation Flowchart in Master Mode

(2) Slave Mode Operation

(a) Starting Serial Transfer

If this module detects an SSL input signal assertion when the CPHA bit in the command register 0 (SPCMD0) is 0, this module is required to start driving valid data to the MISO output signal. For this reason, when the CPHA bit is 0, the asserting of the SSL input signal triggers the start of a serial transfer.

If this module detects the first RSPCK edge in an SSL signal asserted condition when the CPHA bit is 1, this module is required to start driving valid data to the MISO output signal. For this reason, when the CPHA bit is 1, the first RSPCK edge in an SSL signal asserted condition triggers the start of a serial transfer.

When detecting the start of a serial transfer in a condition in which the shift register is empty, this module changes the status of the shift register to "full", so that data cannot be copied from the transmit buffer to the shift register when serial transfer is in progress. If the shift register was full before the serial transfer started, this module leaves the status of the shift register intact, in the full state.

Irrespective of CPHA bit settings, this module starts driving MISO output signals at the SSL signal assertion timing. Whether the data output from this module is valid or invalid differs depending on CPHA bit settings.

For details on the transfer format, see section 17.4.4, Transfer Format. The polarity of the SSL input signal depends on the setting of the SSL0P bit in the slave select polarity register (SSLP).

(b) Terminating Serial Transfer

Irrespective of the CPHA bit in the command register 0 (SPCMD0), this module terminates the serial transfer after detecting an RSPCK edge corresponding to the final sampling timing. When the receive buffer has an enough space for receive data, this module copies received data from the shift register to the receive buffer of the data register (SPDR) upon termination of the serial transfer. Irrespective of the value of the SPRF bit, this module changes the status of the shift register to "empty" upon termination of the serial transfer. If this module detects an SSL input signal negation from the beginning of serial transfer to the end of serial transfer, a mode fault error occurs (see section 17.4.6, Error Detection).

The final sampling timing changes depending on the bit length of the transfer data. In slave mode, the data length depends on the settings in bits SPB3 to SPB0 bits in SPCMD0. The polarity of the SSL input signal depends on the setting in the SSLOP bit in the slave select polarity register (SSLP). For details on the transfer format, see section 17.4.4, Transfer Format.

(c) **Notes on Slave Operations**

If the CPHA bit in the command register 0(SPCMD0) is 0, this module starts serial transfers when it detects the assertion edge for an SSL input signal. In the type of configuration shown in figure 17.4 as an example, if this module is used in single-slave mode, the SSL signal is always fixed at active state. Therefore, when the CPHA bit is set to 0, this module cannot correctly start a serial transfer. To correctly execute send/receive operation in a configuration in which the SSL input signal is fixed at active state, the CPHA bit should be set to 1. When it is necessary to set the CPHA bit to 0, the SSL input signal should not be fixed.

Burst Transfer (d)

If the CPHA bit in the command register 0 (SPCMD0) is 1, continuous serial transfer (burst transfer) can be executed while retaining the assertion state for the SSL input signal. If the CPHA bit is 1, the period from the first RSPCK edge to the sampling timing for the reception of the final bit in an SSL signal active state corresponds to a serial transfer period. Even when the SSL input signal remains at the active level, this module can accommodate burst transfers because it can detect the start of access.

If the CPHA bit is 0, for the reason given in section 17.4.8 (2) (c), Notes on Slave Operations, second and subsequent serial transfers during the burst transfer cannot be executed correctly.

(e) Initialization Flowchart

Figure 17.19 is a flowchart illustrating an example of initialization in SPI operation when this module is used in slave mode. For a description of how to set up the interrupt controller, direct memory access controller, and input/output ports, see the descriptions given in the individual blocks.




Figure 17.19 Example of Initialization Flowchart in Slave Mode

(f) Transfer Operation Flowchart (CPHA = 0)

Figure 17.20 is a flowchart illustrating a transfer in SPI operation when this module is used in slave mode with the CPHA bit in the command register 0 (SPCMD0) set to 0.




Figure 17.20 Transfer Operation Flowchart in Slave Mode (CPHA = 0)

(g) Transfer Operation Flowchart (CPHA = 1)

Figure 17.21 is a flowchart illustrating a transfer in SPI operation when this module is used in slave mode with the CPHA bit in the command register 0 (SPCMD0) and the MODFEN bit in the control register (SPCR) set to 1, respectively. The subsequent operation is not guaranteed when the serial transfer is started with the MODFEN bit set to 0 and the SSL input level is negated with the number of RSPCK cycles shorter than the data length.




Figure 17.21 Transfer Operation Flowchart in Slave Mode (CPHA = 1)

17.4.9 Error Handling

Figures 17.22 and 17.23 show the error handling. The following error handling is used to return from the error state after an error in master or slave mode.




Figure 17.22 Error Handling (Overrun Error)




Figure 17.23 Error Handling (Mode Fault Error)

17.4.10 Loopback Mode

When 1 is written to the SPLP bit in the pin control register (SPPCR), this module shuts off the path between the MISO pin and the shift register, and between the MOSI pin and the shift register, and connects the input path and the output path (reversed) of the shift register. This is called loopback mode. When a serial transfer is executed in loopback mode, the transmit data becomes the received data. Figure 17.24 shows the configuration of the shift register input/output paths for the case where this module in master mode is set in loopback mode.




Figure 17.24 Configuration of Shift Register Input/Output Paths in Loopback Mode (Master Mode)

17.4.11 Interrupt Sources

This module has interrupt sources of receive buffer full, transmit buffer empty, mode fault, and overrun. In addition, the direct memory access controller can be activated by the receive buffer full or transmit buffer empty interrupt for data transfer.

Table 17.11 shows the interrupt sources.

When any of the interrupt conditions in table 17.11 is met, an interrupt is generated. The interrupt sources should be cleared with data transfer by the CPU or direct memory access controller.

Table 17.11 Interrupt Sources

Name	Interrupt Source	Abbreviation	Interrupt Condition	Activation of Direct Memory Access Controller
SPRI	Receive buffer full	RXI	(SPRIE = 1) • (SPRF = 1)	Possible
SPTI	Transmit buffer empty	TXI	(SPTIE = 1) • (SPTEF = 1)	Possible
SPEI	Mode fault	MOI	(SPEIE = 1) • (MODF = 1)	_
	Overrun	OVI	(SPEIE = 1) • (OVRF = 1)	_

Section 18 SPI Multi I/O Bus Controller

The SPI multi I/O bus controller outputs control signals to the serial flash memory connected to the SPI multi I/O bus space, thus enabling direct connection of the serial flash memory.

18.1 **Features**

This module allows the connected serial flash memory to be accessed by directly reading the SPI multi I/O bus space, or using SPI mode to transmit and receive data.

Serial Flash Memory Interface

Up to two serial flash memories can be connected.

A data bus size of 1 bit, 2 bits, or 4 bits can be selected for one serial flash memory device.

External Address Space Read Mode

A maximum of 8-Gbyte address space is supported (when two serial flash memories are connected)

The SPBSSL pin can be automatically controlled through access address monitoring Efficient data reception due to built-in read cache (64-bit line × 16 entries)

SPI Operating Mode

Desired read/write access to serial flash memory possible

Bit rate

SPBCLK is generated by frequency division of B ϕ by internal band rate generator SPBCLK frequency division ratio can be set from 1 to 4080

SPBSSL Pin Control

Delay from SPBSSL signal assertion to SPBCLK operation (clock delay) can be set

Range: 1 to 8 SPBCLK cycles (set in SPBCLK-cycle units)

Delay from SPBCLK stop to SPBSSL output negation (SPBSSL negation delay) can be set

Range: 1.5 to 8.5 SPBCLK cycles (set in SPBCLK-cycle units)

SPBSSL output assertion wait before next access (next access delay) can be set

Range: 1 to 8 SPBCLK cycles (set in SPBCLK-cycle units)

SPBSSL polarity can be changed

18.2 Block Diagram

Figure 18.1 shows a block diagram of this module.




Figure 18.1 Block Diagram

18.3 Input/Output Pins

Table 18.1 shows the pin configuration.

Table 18.1 Pin Configuration

Channel	Pin Name	Symbol	I/O	Function
Common	Clock pin	SPBCLK	Output	Clock output
	Slave select pin	SPBSSL	Output	Slave selection
0	Data 0 pin	SPBMO_0/ SPBIO0_0	I/O	Master transmit data/data 0
	Data 1 pin	SPBMI_0/ SPBIO1_0	I/O	Master input data/data 1
	Data 2 pin	SPBIO2_0	I/O	Data 2
	Data 3 pin	SPBIO3_0	I/O	Data 3
1	Data 0 pin	SPBMO_1/ SPBIO0_1	I/O	Master transmit data/data 0
	Data 1 pin	SPBMI_1/ SPBIO1_1	I/O	Master input data/data 1
	Data 2 pin	SPBIO2_1	I/O	Data 2
	Data 3 pin	SPBIO3_1	I/O	Data 3

18.4 Register Descriptions

Table 18.2 shows the register configuration.

Table 18.2 Register Configuration

Register Name	Abbreviation	Initial Value	R/W	Address	Access Size
Common control register	CMNCR	H'00AA4000	R/W	H'FFFC1C00	32
SSL delay register	SSLDR	H'00000000	R/W	H'FFFC1C04	32
Bit rate register	SPBCR	H'00000003	R/W	H'FFFC1C08	32
Data read control register	DRCR	H'00000000	R/W	H'FFFC1C0C	32
Data read command setting register	DRCMR	H'00000000	R/W	H'FFFC1C10	32
Data read extended address setting register	DREAR	H'00000000	R/W	H'FFFC1C14	32
Data read option setting register	DROPR	H'00000000	R/W	H'FFFC1C18	32
Data read enable setting register	DRENR	H'00004700	R/W	H'FFFC1C1C	32
SPI mode control register	SMCR	H'00000000	R/W	H'FFFC1C20	32
SPI mode command setting register	SMCMR	H'00000000	R/W	H'FFFC1C24	32
SPI mode address setting register	SMADR	H'00000000	R/W	H'FFFC1C28	32
SPI mode option setting register	SMOPR	H'00000000	R/W	H'FFFC1C2C	32
SPI mode enable setting register	SMENR	H'00004000	R/W	H'FFFC1C30	32
SPI mode read data register 0	SMRDR0	Undefined	R	H'FFFC1C38	8, 16, 32
SPI mode read data register 1	SMRDR1	Undefined	R	H'FFFC1C3C	8, 16, 32
SPI mode write data register 0	SMWDR0	H'00000000	R/W	H'FFFC1C40	8, 16, 32
SPI mode write data register 1	SMWDR1	H'00000000	R/W	H'FFFC1C44	8, 16, 32
Common status register	CMNSR	H'00000001	R	H'FFFC1C48	32
AC characteristics adjustment register	SPBACR	H'00000004	R/W	H'FFFC1C50	32

Common Control Register (CMNCR) 18.4.1

CMNCR is a 32-bit register that controls the SPI multi I/O bus controller. The settings of this register are reflected both in external address space read mode and SPI operating mode.

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MD	-	-	-	-	-	-	-	MOIIC	3[1:0]	MOIIC	2[1:0]	MOIIC	01[1:0]	MOIIC	0[1:0]
Initial value: 0	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0
R/W: R/W	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IO3	FV[1:0]	IO2F	/[1:0]	-	-	IO0F\	/[1:0]	-	CPHAT	CPHAR	SSLP	CPOL	-	BSZ	[1:0]
Initial value: 0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R/W	R/W	R/W	R	R	R/W	R/W	R	R/W	R/W	R/W	R/W	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31	MD	0	R/W	Operating Mode Switch
				Switches the operating modes.
				0: External address space read mode
				1: SPI operating mode
30 to 24	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
23, 22	MOIIO3[1:0]	10	R/W	SPBSSL Output Idle Value Fix SPBIO3_0, SPBIO3_1
				Fixes output values of SPBIO3_0 and SPBIO3_1 in SPBSSL negation period.
				00: Output value 0
				01: Output value 1
				 Output value is the last bit value of the previous transfer (Hi-Z, if Hi-Z was the last bit value of the previous transfer).
				11: Output value Hi-Z

Bit	Bit Name	Initial Value	R/W	Description
21, 20	MOIIO2[1:0]	10	R/W	SPBSSL Output Idle Value Fix SPBIO2_0, SPBIO2_1
				Fixes output values of SPBIO2_0 and SPBIO2_1 in SPBSSL negation period.
				00: Output value 0
				01: Output value 1
				 Output value is the last bit value of the previous transfer (Hi-Z, if Hi-Z was the last bit value of the previous transfer).
				11: Output value Hi-Z
19, 18	MOIIO1[1:0]	10	R/W	SPBSSL Output Idle Value Fix SPBIO1_0, SPBIO1_1
				Fixes output values of SPBIO1_0 and SPBIO1_1 in SPBSSL negation period.
				00: Output value 0
				01: Output value 1
				 Output value is the last bit value of the previous transfer (Hi-Z, if Hi-Z was the last bit value of the previous transfer).
				11: Output value Hi-Z
17, 16	MOIIO0[1:0]	10	R/W	SPBSSL Output Idle Value Fix SPBIO0_0, SPBIO0_1
				Fixes output values of SPBIO0_0 and SPBIO0_1 in SPBSSL negation period.
				00: Output value 0
				01: Output value 1
				 Output value is the last bit value of the previous transfer (Hi-Z, if Hi-Z was the last bit value of the previous transfer).
				11: Output value Hi-Z

Bit	Bit Name	Initial Value	R/W	Description
15, 14	IO3FV[1:0]	01	R/W	SPBIO3_0, SPBIO3_1 Fixed Value for 1-bit/2-bit Size
				Fixes the output value of SPBIO3_0 and SPBIO3_1 pins for 1-bit/2-bit size.
				00: Output value 0
				01: Output value 1
				10: Output value is the last bit value of the previous transfer (Hi-Z, if Hi-Z was the last bit value of the previous transfer).
				11: Output value Hi-Z
13, 12	IO2FV[1:0]	00	R/W	SPBIO2_0, SPBIO2_1 Fixed Value for 1-bit/2-bit Size
				Fixes the output value of SPBIO2_0 and SPBIO2_1 pins for 1-bit/2-bit size.
				00: Output value 0
				01: Output value 1
				10: Output value is the last bit value of the previous transfer (Hi-Z, if Hi-Z was the last bit value of the previous transfer).
				11: Output value Hi-Z
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9, 8	IO0FV[1:0]	00	R/W	SPBIO0_0, SPBIO0_1 Fixed Value for 1-bit Size Input
				Fixes the output value of SPBIO0_0 and SPBIO0_1 pins for 1-bit size input.
				00: Output value 0
				01: Output value 1
				10: Output value is the last bit value of the previous transfer (Hi-Z, if Hi-Z was the last bit value of the previous transfer).
				11: Output value Hi-Z
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description							
6	CPHAT	0	R/W	Output Shift							
				Sets the SPBCLK edge of the output data.							
				CPHAT and CPHAR should be set according to the description of CPHAR.							
				0: Data transmission at even edge							
				1: Data transmission at odd edge							
5	CPHAR	0	R/W	Input Latch							
				Sets the SPBCLK edge of the reception data.							
				CPHAT and CPHAR should be set according to the following table.							
				0: Data reception at odd edge							
				1: Data reception at even edge							
				CPHAT and CPHAR Setting							
				CPHAT COHAR							
				0 0 Setting enabled							
				0 1 Setting enabled							
				1 0 Dedicated for division by one							
				1 1 Setting enabled							
				Note: To set the SPBCLK division ratio to 1, set the CPHAT, CPHAR, and CPOL bits to 1, 0, and 1, respectively.							
4	SSLP	0	R/W	SPBSSL Signal Polarity							
				Sets the polarity of SPBSSL signal.							
				0: Active low SPBSSL signal							
				1: Active high SPBSSL signal							
3	CPOL	0	R/W	SPBSSL Negation Period SPBCLK Output Direction							
				Sets the SPBCLK output direction during SPBSSL negation period.							
				SPBCLK output is 0 during SPBSSL negation period.							
				SPBCLK output is 1 during SPBSSL negation period.							

Bit	Bit Name	Initial Value	R/W	Description
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	BSZ[1:0]	00	R/W	Data Bus Size
				Specifies the number of serial flash memories to be connected.
				00: 1 memory
				01: 2 memories
				1X: Setting prohibited
				Note: After changing (the value of) this bit, all the entries in the read cache must be cleared by setting the RCF bit in DRCR to 1.

18.4.2 SSL Delay Register (SSLDR)

SSLDR is a 32-bit register that adjusts the timing between the SPBSSL signal and the SPBCLK signal.

The settings of this register are reflected both in external address space read mode and SPI operating mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	1	-	1	-	-	-	-	-	-	s	PNDL[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	SLNDL[2:0]		-	-	-	-	-	S	CKDL[2:	0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 19	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
18 to 16	SPNDL[2:0]	000	R/W	Next Access Delay
				Sets the period from transfer end to next transfer start (next access).
				000: 1 SPBCLK cycle
				001: 2 SPBCLK cycles
				010: 3 SPBCLK cycles
				011: 4 SPBCLK cycles
				100: 5 SPBCLK cycles
				101: 6 SPBCLK cycles
				110: 7 SPBCLK cycles
				111: 8 SPBCLK cycles
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

D:	Dit Name	Initial	D/W	Description
Bit	Bit Name	Value	R/W	Description
10 to 8	SLNDL[2:0]	000	R/W	SPBSSL Negation Delay
				Sets the period from the time the last SPBCLK edge is sent of a transfer to SPBSSL pin negation (SPBSSL negation delay).
				000: 1.5 SPBCLK cycles
				001: 2.5 SPBCLK cycles
				010: 3.5 SPBCLK cycles
				011: 4.5 SPBCLK cycles
				100: 5.5 SPBCLK cycles
				101: 6.5 SPBCLK cycles
				110: 7.5 SPBCLK cycles
				111: 8.5 SPBCLK cycles
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	SCKDL[2:0]	000	R/W	Clock Delay
				Sets the period from SPBSSL pin assertion to SPBCLK oscillation (clock delay).
				000: 1 SPBCLK cycle
				001: 2 SPBCLK cycles
				010: 3 SPBCLK cycles
				011: 4 SPBCLK cycles
				100: 5 SPBCLK cycles
				101: 6 SPBCLK cycles
				110: 7 SPBCLK cycles
				111: 8 SPBCLK cycles
	•		•	

18.4.3 Bit Rate Register (SPBCR)

SPBCR is a 32-bit register that sets the bit rate.

The settings of this register are reflected both in external address space read mode and SPI operating mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPBR[7:0]								-	1	-	-	-	-	BRD\	/[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
15 to 8	SPBR[7:0]	All 0	R/W	Bit Rate
				Sets the bit rate. The bit rate is determined by a combination of these bits with the BRDV[1:0] bits. For details, see table 18.3, Relationship between SPBR[7:0] and BRDV[1:0] Settings.
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	BRDV[1:0]	11	R/W	Bit Rate Frequency Division
				Sets the bit rate. The bit rate is determined by a combination of these bits with the SPBR[7:0] bits. The SPBR value is used to set the base bit rate. The BRDV value is used to select a division ratio of the base bit rate from among no division, 2, 4, and 8.
				00: Base bit rate
				01: Base bit rate divided by 2
				10: Base bit rate divided by 4
				11: Base bit rate divided by 8

(1) Bit Rate

SPBR[7:0] and BRDV[1:0] are used for setting the bit rate.

The following formula is used to calculate the bit rate when SPBR[7:0] \neq 0.

Bit rate = $B\phi / (2 \times n \times 2^{N})$

n: SPBR[7:0] setting (1, ..., 255) N: BRDV[1:0] setting (0 to 3)

Table 18.3 Relationship between SPBR[7:0] and BRDV[1:0] Settings

			E	Bit Rate
SPBR[7:0] (n)	BRDV[1:0] (N)	Division Ratio	Bφ = 60 MHz	Bφ = 72 MHz
0	0	1	60 Mbps	72 Mbps
1	0	2	30 Mbps	36 Mbps
2	0	4	15 Mbps	18 Mbps
3	0	6	10 Mbps	12 Mbps
4	0	8	7.5 Mbps	9 Mbps
5	0	10	6 Mbps	7.2 Mbps
6	0	12	5 Mbps	6 Mbps
6	1	24	2.5 Mbps	3 Mbps
6	2	48	1.25 Mbps	1.5 Mbps
6	3	96	625 kbps	750 kbps
255	3	4080	14.71 kbps	17.65 kbps

18.4.4 Data Read Control Register (DRCR)

DRCR is a 32-bit register that sets the operation in external address space read mode.

The bits except the SSLN bit should be changed when the TEND flag in CMNSR is 1; otherwise, the operation cannot be guaranteed.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	SSLN	-	1	-	-		RBUR	ST[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	W	R	R	R	R	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	1	1	RCF	RBE	-	1	-	-	-	-	-	SSLE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	W	R/W	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 25	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
24	SSLN	0	W	SPBSSL Negation
				Asserted SPBSSL can be negated by writing 1 to this bit when both the RBE and SSLE bits are 1.
				This bit is always read as 0.
				Note: To start next access after SPBSSL negation using this bit, read SSLF in CMNSR = 0 to confirm that the SPBSSL has been negated.
23 to 20	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

This bit is enabled when the RBE bit is set to 1. 0000: 1 data unit 0001: 2 continuous data units : 1110: 15 continuous data units 1111: 16 continuous data units One data unit is 64 bits long. 15 to 10 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved			Initial		
[3:0] Sets the burst length (data unit count) when reading. This bit is enabled when the RBE bit is set to 1. 0000: 1 data unit 0001: 2 continuous data units : 1110: 15 continuous data units 1111: 16 continuous data units One data unit is 64 bits long. 15 to 10 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units a the burst count specified in RBURST[3:0] bits is read.	Bit	Bit Name	Value	R/W	Description
This bit is enabled when the RBE bit is set to 1. 0000: 1 data unit 0001: 2 continuous data units : 1110: 15 continuous data units 1111: 16 continuous data units One data unit is 64 bits long. 15 to 10 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved	19 to 16		0000	R/W	Read Data Burst Length
0000: 1 data unit 0001: 2 continuous data units : 1110: 15 continuous data units 1111: 16 continuous data units One data unit is 64 bits long. 15 to 10 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved		[3:0]			Sets the burst length (data unit count) when reading.
0001: 2 continuous data units : 1110: 15 continuous data units 1111: 16 continuous data units One data unit is 64 bits long. 15 to 10 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read.					This bit is enabled when the RBE bit is set to 1.
: 1110: 15 continuous data units 1111: 16 continuous data units One data unit is 64 bits long. 15 to 10 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					0000: 1 data unit
1111: 16 continuous data units One data unit is 64 bits long. 15 to 10 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					0001: 2 continuous data units
1111: 16 continuous data units One data unit is 64 bits long. 15 to 10 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					:
One data unit is 64 bits long. 15 to 10 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					1110: 15 continuous data units
15 to 10 — All 0 R Reserved These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					1111: 16 continuous data units
These bits are always read as 0. The write value should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					One data unit is 64 bits long.
should always be 0. 9 RCF 0 W Read Cache Flush When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved	15 to 10	_	All 0	R	Reserved
When 1 is written to this bit, all the entries in the read cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					
cache are cleared. This bit is always read as 0. Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved	9	RCF	0	W	Read Cache Flush
Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					When 1 is written to this bit, all the entries in the read cache are cleared.
RCF bit, read the DRCR before proceeding to read from the external address space. 8 RBE 0 R/W Read Burst Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					This bit is always read as 0.
Turns burst ON or OFF when reading. 0: Data is read according to the access size. 1: Read cache is enabled, and as many data units a the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					Note: After flushing the read cache by writing 1 to the RCF bit, read the DRCR before proceeding to read from the external address space.
0: Data is read according to the access size. 1: Read cache is enabled, and as many data units a the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved	8	RBE	0	R/W	Read Burst
1: Read cache is enabled, and as many data units at the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					Turns burst ON or OFF when reading.
the burst count specified in RBURST[3:0] bits is read. 7 to 1 — All 0 R Reserved					0: Data is read according to the access size.
These bits are always read as 0. The write value	7 to 1	_	All 0	R	Reserved
should always be 0.					These bits are always read as 0. The write value should always be 0.

Page 844 of 1910

		Initial		
Bit	Bit Name	Value	R/W	Description
0	SSLE	0	R/W	SPBSSL Negation
				Sets the conditions for SPBSSL negation during read burst.
				SPBSSL is negated for each access during normal read.
				SPBSSL is negated after transfer of data set in burst length.
				 SPBSSL is negated when the accessed address is not continuous with the previously transferred address.

18.4.5 Data Read Command Setting Register (DRCMR)

DRCMR is a 32-bit register that sets the commands issued in external address space read mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-				CME	0[7:0]			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-				ОСМ	D[7:0]			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

	Initial		
Bit Name	Value	R/W	Description
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
CMD[7:0]	H'00	R/W	Command
			Sets the command.
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
OCMD[7:0]	H'00	R/W	Optional Command
			Sets the optional command.
	CMD[7:0]	Bit Name Value — All 0 CMD[7:0] H'00 — All 0	Bit Name Value R/W — All 0 R CMD[7:0] H'00 R/W — All 0 R

18.4.6 Data Read Extended Address Setting Register (DREAR)

DREAR is a 32-bit register that sets the address when the serial flash address is output in 32-bit mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-				EAV	[7:0]			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-		EAC[2:0]	ı
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

D''	D'I N	Initial	D.044	B 1.11
Bit	Bit Name	Value	R/W	Description
23 to 16	EAV[7:0]	H'00	R/W	32-Bit Extended Upper Address Fixed Value
				Sets the upper address bit values of the external address specified by the EAC[2:0] bits when the serial flash address is output in 32-bit mode.
				Bit 0 corresponds to the serial flash address bit [25], and bit 7 corresponds to the bit [32].
				This setting is valid when the ADE[3] bit in DRENR is 1.
				When EAC[2:0] are 000, serial flash address [32:25] fixed values should be set to EAV[7:0].
				When EAC[2:0] are 001, serial flash address [32:26] fixed values should set to EAV[7:1].
				(1) When BSZ[1:0] in CMNCR = 00 (one serial flash memory connected)
				Serial flash addresses [31:0] are used for accessing.
				(2) When BSZ[1:0] in CMNCR = 01 (two serial flash memories connected)
				Serial flash addresses [32:1] are used for accessing.
15 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	EAC[2:0]	000	R/W	32-Bit Extended External Address Valid Range
				Sets the range of the external address to be used as serial flash address when the serial flash address is output in 32-bit mode.
				This setting is valid when the ADE[3] bit in DRENR is 1.
				000: External address bits [24:0] enabled
				001: External address bits [25:0] enabled
				Other than above: Setting prohibited

Data Read Option Setting Register (DROPR) 18.4.7

DROPR is a 32-bit register that sets the option data in external address space read mode.

The settings of this register should be changed when the TEND flag in CMNSR is 1; otherwise, the operation cannot be guaranteed.

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		OPD2[7:0]													
Initial value: 0 R/W: R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			OPD	1[7:0]							OPD	0[7:0]			
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 24	OPD3[7:0]	H'00	R/W	Option Data 3
				Sets the option data 3.
23 to 16	OPD2[7:0]	H'00	R/W	Option Data 2
				Sets the option data 2.
15 to 8	OPD1[7:0]	H'00	R/W	Option Data 1
				Sets the option data 1.
7 to 0	OPD0[7:0]	H'00	R/W	Option Data 0
				Sets the option data 0.

Note: OPD3, OPD2, OPD1, and OPD0 are output in this order.

Sep 18, 2015

18.4.8 Data Read Enable Setting Register (DRENR)

DRENR is a 32-bit register that sets the bit size of the command, optional command, address, option data, and read data in external address space read mode and enables outputting them other than read data.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[CDB	[1:0]	OCDI	B[1:0]	-	-	ADB	[1:0]	-	-	OPD	3[1:0]	-	-	DRD	B[1:0]
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R	0 R	0 R/W	0 R/W	0 R	0 R	0 R/W	0 R/W	0 R	0 R	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	CDE	-	OCDE		ADE	[3:0]			OPDI	[3:0]		-	-	-	-
Initial value:	0	1	0	0	0	1	1	1	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
31, 30	CDB[1:0]	00	R/W	Command Bit Size
				Sets the command size in bit units.
				00: 1 bit
				01: 2 bits
				10: 4 bits
				11: Setting prohibited
29, 28	OCDB[1:0]	00	R/W	Optional Command Bit Size
				Sets the optional command size in bit units.
				00: 1 bit
				01: 2 bits
				10: 4 bits
				11: Setting prohibited
27, 26	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
25, 24	ADB[1:0]	00	R/W	Address Bit Size
				Sets the address size in bit units.
				00: 1 bit
				01: 2 bits
				10: 4 bits
				11: Setting prohibited
23, 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
21, 20	OPDB[1:0]	00	R/W	Option Data Bit Size
				Sets the option data size in bit units.
				00: 1 bit
				01: 2 bits
				10: 4 bits
				11: Setting prohibited
19, 18	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
17, 16	DRDB[1:0]	00	R/W	Data Read Bit Size
				Sets the data read size in bit units.
				00: 1 bit
				01: 2 bits
				10: 4 bits
				11: Setting prohibited
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	CDE	1	R/W	Command Enable
				Sets the command to be output.
				0: Command output disabled
				1: Command output enabled

Bit	Bit Name	Initial Value	R/W	Description
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	OCDE	0	R/W	Optional Command Enable
				Sets the optional command to be output.
				0: Optional command output disabled
				1: Optional command output enabled
11 to 8	ADE[3:0]	0111	R/W	Address Enable
				Sets the address to be output.
				Be sure to use the following setting; otherwise, the operation is not guaranteed.
				(1) BSZ[1:0] in CMNCR = 00 (one serial flash memory connected)
				0000: Output disabled
				0111: Address[23:0]
				1111: Address[31:0]
				Other than above: Setting prohibited
				(2) BSZ[1:0] in CMNCR = 01 (two serial flash memories connected)
				0000: Output disabled
				0111: Address[24:1]
				1111: Address[32:1]
				Other than above: Setting prohibited
7 to 4	OPDE[3:0]	0000	R/W	Option Data Enable
				Sets the option data to be output.
				Use only the settings given below. Otherwise, the operation cannot be guaranteed.
				0000: Output disabled
				1000: OPD3
				1100: OPD3, OPD2
				1110: OPD3, OPD2, OPD1
				1111: OPD3, OPD2, OPD1, OPD0
				Other than above: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

18.4.9 SPI Mode Control Register (SMCR)

SMCR is a 32-bit register that sets the operation in SPI operating mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	1	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	SSLKP	-	-	1	1	-	SPIRE	SPIWE	SPIE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R/W	R	R	R	R	R	R/W	R/W	W

Bit	Bit Name	Initial Value	R/W	Description
31 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	SSLKP	0	R/W	SPBSSL Signal Level
				Determines the SPBSSL status after the end of transfer.
				0: SPBSSL signal is negated at the end of transfer.
				1: SPBSSL signal level is maintained from the end of transfer to the start of next access.
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2	SPIRE	0	R/W	Data Read Enable
				Enables reading in SPI operating mode.
				0: Data reading disabled
				1: Data reading enabled
				Note: When the transfer data bit size is set to 2 bits or 4 bits with the SPIDB[1:0] bits, the SPIRE and SPIWE bits should not be set to 1 at the same time.
1	SPIWE	0	R/W	Data Write Enable
				Enables writing in SPI operating mode.
				0: Data writing disabled
				1: Data writing enabled
				Note: When the transfer data bit size is set to 2 bits or 4 bits with the SPIDB[1:0] bits, the SPIRE and SPIWE bits should not be set to 1 at the same time.
0	SPIE	0	W	SPI Data Transfer Enable
				Data is transferred by setting this bit to 1.
				This bit is enabled only when the TEND bit in CMNSR is set to 1. The operation cannot be guaranteed when this bit is set to 1 with the TEND bit set to 0.
				This bit is always read as 0.
				Note: When the SPBSSL pin is de-asserted, the command, optional command, address, and option data that are output enabled are output even if the SPIRE and SPIWE bits are set to 0. When the SPBSSL pin is asserted, follow the notes described in section 18.6.2, Notes on Starting Transfer from the SPBSSL Retained State in SPI Operating Mode.

18.4.10 SPI Mode Command Setting Register (SMCMR)

SMCMR is a 32-bit register that sets the commands issued in SPI operating mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-				CME	[7:0]			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-				ОСМ	D[7:0]			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
23 to 16	CMD[7:0]	H'00	R/W	Command
				Sets the command.
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7 to 0	OCMD[7:0]	H'00	R/W	Optional Command
				Sets the optional command.

18.4.11 SPI Mode Address Setting Register (SMADR)

SMADR is a 32-bit register that sets the addresses in SPI operating mode.

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			ADR[31:24]			ADR[23:16]								
Initial value: 0 R/W: R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W						
Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ADR	[15:0]							
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 24	ADR[31:24]	H'00	R/W	Address
				Sets the value of bits 31 to 24 when the serial flash address is output in 32-bit units.
				This setting is valid when ADE[3] in SMENR is 1.
23 to 0	ADR[23:0]	H'000000	R/W	Address
				Sets the address.

18.4.12 SPI Mode Option Setting Register (SMOPR)

SMOPR is a 32-bit register that sets the option data in SPI operating mode.

The settings of this register should be changed when the TEND flag in CMNSR is 1; otherwise, the operation cannot be guaranteed.

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			OPD:	3[7:0]				OPD2[7:0]							
Initial value: 0 R/W: R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W							
Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			OPD	1[7:0]							OPD	0[7:0]			
Initial value: 0 R/W: R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W							

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	OPD3[7:0]	H'00	R/W	Option Data 3
				Sets the option data 3.
23 to 16	OPD2[7:0]	H'00	R/W	Option Data 2
				Sets the option data 2.
15 to 8	OPD1[7:0]	H'00	R/W	Option Data 1
				Sets the option data 1.
7 to 0	OPD0[7:0]	H'00	R/W	Option Data 0
				Sets the option data 0.

Note: OPD3, OPD2, OPD1, and OPD0 are output in this order.

Page 858 of 1910

18.4.13 SPI Mode Enable Setting Register (SMENR)

SMENR is a 32-bit register that sets the bit size of the command, optional command, address, option data, and transfer data in SPI operating mode and enables their output. Disabling all of the command, optional command, address, option data, and transfer data is prohibited. At least one of them must be enabled.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CDB	[1:0]	OCD	B[1:0]	-	-	ADB	[1:0]	-	-	OPDI	3[1:0]	-	-	SPID	B[1:0]
Initial value: R/W:	0 R/W	0 R/W	0 R/W	0 R/W	0 R	0 R	0 R/W	0 R/W	0 R	0 R	0 R/W	0 R/W	0 R	0 R	0 R/W	0 R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	CDE	-	OCDE		ADE	[3:0]			OPDI	[3:0]			SPID	E[3:0]	
Initial value:	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

D''	D'1 N	Initial	D/4/	Post Control
Bit	Bit Name	Value	R/W	Description
31, 30	CDB[1:0]	00	R/W	Command Bit Size
				Sets the command size in bit units.
				00: 1 bit
				01: 2 bits
				10: 4 bits
				11: Setting prohibited
29, 28	OCDB[1:0]	00	R/W	Optional Command Bit Size
				Sets the optional command size in bit units.
				00: 1 bit
				01: 2 bits
				10: 4 bits
				11: Setting prohibited
27, 26	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
25, 24	ADB[1:0]	00	R/W	Address Bit Size
				Sets the address size in bit units.
				00: 1 bit
				01: 2 bits
				10: 4 bits
				11: Setting prohibited
23, 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
21, 20	OPDB[1:0]	00	R/W	Option Data Bit Size
				Sets the option data size in bit units.
				00: 1 bit
				01: 2 bits
				10: 4 bits
				11: Setting prohibited
19, 18	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
17, 16	SPIDB[1:0]	00	R/W	Transfer Data Bit Size
				Sets the transfer data size in bit units.
				00: 1 bit
				01: 2 bits
				10: 4 bits
				11: Setting prohibited
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	CDE	1	R/W	Command Enable
				Sets the command to be output.
				0: Command output disabled
				1: Command output enabled

Bit	Bit Name	Initial Value	R/W	Description
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	OCDE	0	R/W	Optional Command Enable
				Sets the optional command to be output.
				0: Optional command output disabled
				1: Optional command output enabled
11 to 8	ADE[3:0]	0000	R/W	Address Enable
				Sets the address to be output.
				Use only the settings given below. Otherwise, the operation cannot be guaranteed.
				0000: Output disabled
				0100: ADR[23:16]
				0110: ADR[23:8]
				0111: ADR[23:0]
				1111: ADR[31:0]
				Other than above: Setting prohibited
7 to 4	OPDE[3:0]	0000	R/W	Option Data Enable
				Sets the option data to be output.
				Use only the settings given below. Otherwise, the operation cannot be guaranteed.
				0000: Output disabled
				1000: OPD3
				1100: OPD3, OPD2
				1110: OPD3, OPD2, OPD1
				1111: OPD3, OPD2, OPD1, OPD0
				Other than above: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
3 to 0	SPIDE[3:0]	0000	R/W	Transfer Data Enable
				Sets valid transfer data.
				Valid data differs depending on the BSZ[1:0] bit setting in CMNCR.
				The following settings must be used. Otherwise, the operation is not guaranteed.
				(1) BSZ[1:0] bits in CMNCR = 00 (one serial flash memory connected)
				0000: Not transferred
				1000: 8 bits transferred (enables DATA[31:24])
				1100: 16 bits transferred (enables DATA[31:16])
				1111: 32 bits transferred (enables DATA[31:0])
				Other than above: Setting prohibited
				(2) BSZ[1:0] bits in CMNCR = 01 (two serial flash memories connected)
				0000: Not transferred
				1000: 16 bits transferred (enables DATA[63:48])
				1100: 32 bits transferred (enables DATA[63:32])
				1111: 64 bits transferred (enables DATA[63:0])
				Other than above: Setting prohibited

18.4.14 SPI Mode Read Data Register 0 (SMRDR0)

SMRDR0 is a 32-bit register that stores the read data in SPI operating mode.

The settings of this register should be read when the TEND flag in CMNSR is 1; otherwise, the operation cannot be guaranteed.

	Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									RDATA	0[31:16]							
Initial va	alue:∪	ndefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	dUndefined	Undefined							
F	R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
	Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									RDATA	0[15:0]							
Initial va	alue:∪	ndefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	dUndefined	Undefined							
	Σ/ΛΛ/ .	В	В	В	В	В	В	В	В	П	В	В	В	В	В	В	В

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0 RDATA0 Ur [31:0]		Undefined	R	Read Data
				Holds the data read in SPI operating mode.
				Data bits differ depending on the BSZ[1:0] bit setting in CMNCR.
				BSZ[1:0] = 00: Read data[31:0].
				BSZ[1:0] = 01: Read data[63:32].

Note: The contents of this register and SMRDR1 are modified upon completion of reception in SPI operating mode. Be sure to read data when reception in SPI operating mode is completed.

18.4.15 SPI Mode Read Data Register 1 (SMRDR1)

SMRDR1 is a 32-bit register that stores the read data in SPI operating mode.

This register is enabled when the BSZ[1:0] bits in CMNCR are set to 01 (two serial flash memories connected) and disabled when the BSZ[1:0] bits in CMNCR are set to 00 (one serial flash memory connected).

Bit	: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								RDATA	1[31:16]							
Initial value	: Undefine	dUndefined	Undefined	Undefined	Undefined	Undefined	Undefined	dUndefined	Undefined							
R/W	': R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
В	it: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								RDATA	1[15:0]							
Initial value	: Undefine	dUndefined	Undefined	Undefined	Undefined	Undefined	Undefined	dUndefined	Undefined							
R/W	': R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	RDATA1	Undefined	I R	Read Data
	[31:0]			Holds the data read in SPI operating mode.
				Enabled when the BSZ[1:0] bits in CMNCR are set to 01 (two serial flash memories connected) and disabled when the BSZ[1:0] bits in CMNCR are set to 00 (one serial flash memory connected).
				BSZ[1:0] = 01: Read data[31:0].

18.4.16 SPI Mode Write Data Register 0 (SMWDR0)

SMWDR0 is a 32-bit register that sets the write data in SPI operating mode.

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	WDATA0[31:16]														
Initial value: 0 R/W: R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	WDATA0[15:0]														
Initial value: 0 R/W: R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	WDATA0	All 0	R/W	Write Data
	[31:0]			Holds the data written in SPI operating mode.
				Data bits differ depending on the BSZ[1:0] bit setting in CMNCR.
				BSZ[1:0] = 00: Write data[31:0].
				BSZ[1:0] = 01: Write data[63:32].

18.4.17 SPI Mode Write Data Register 1 (SMWDR1)

SMWDR1 is a 32-bit register that sets the write data in SPI operating mode.

This register is enabled when the BSZ[1:0] bits in CMNCR are set to 01 (two serial flash memories connected) and disabled when the BSZ[1:0] bits in CMNCR are set to 00 (one serial flash memory connected).

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							WDATA	1[31:16]							
Initial value: 0 R/W: R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	WDATA1[15:0]														
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	WDATA1	All 0	R/W	Write Data
	[31:0]			Holds the data to be written in SPI operating mode.
				Enabled when the BSZ[1:0] bits in CMNCR are set to 01 (two serial flash memories connected) and disabled when the BSZ[1:0] bits in CMNCR are set to 00 (one serial flash memory connected). BSZ[1:0] = 01: Write data[31:0].

18.4.18 Common Status Register (CMNSR)

CMNSR is a 32-bit register that holds flags indicating the operating state.

The settings of this register are reflected both in external address space read mode and SPI operating mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	1	1	1	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	1	-	-	1	1	1	-	-	-	-	SSLF	TEND
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	SSLF	0	R	SPBSSL Pin Monitor
				0: SPBSSL pin is negated
				1: SPBSSL pin is asserted
0	TEND	1	R	Transfer End Flag
				Indicates whether the data transfer has ended.
				0: Indicates that data transfer is in progress
				1: Indicates that data transfer has ended

18.4.19 AC Characteristics Adjustment Register (SPBACR)

SPBACR is a 32-bit register that adjusts the AC characteristics of the SPI multi I/O bus controller.

The settings of this register should be H'0000A508.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
L				Guard	Bit[7:0]				-	-	1	-		SPBA	.C[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
R/W:	W	W	W	W	W	W	W	W	R	R	R	R	R/W	R/W	R/W	R/W

31 to 16 — All 0 R Reserved These bits are always read as 0. should always be 0.	
should always be 0.	
	The write value
15 to 8 Guard Bit All 0 W Guard Bit	
[7:0] These bits are always read as 0. be set to H'A5.	These bits should
7 to 4 — All 0 R Reserved	
These bits are always read as 0. should always be 0.	The write value
3 to 0 SPBAC[3:0] H'4 R/W AC Characteristics Adjustment	
These bits should be set to H'8.	

18.5 Operation

18.5.1 System Configuration

With this module, one or two serial flash memories can be directly connected (data size of 1, 2, and 4 bits). The number of connected memories can be selected using the BSZ[1:0] bits in CMNCR.

Examples of system configuration with one serial flash memory connected and two serial flash memories connected are shown in figures 18.2 and 18.3, respectively.




Figure 18.2 System Configuration Example with 4-Bit Data Size and One Serial Flash Memory Connected (BSZ[1:0] Bits in CMNCR = 00)




Figure 18.3 System Configuration Example with 4-Bit Data Size and Two Serial Flash Memories Connected (BSZ[1:0] Bits in CMNCR = 01)

18.5.2 Address Map

In external address space read mode, the serial flash connected is assigned in the SPI multi I/O bus space. A maximum accessible address space differs depending on the number of serial flash memories connected. In combination with DREAR, a maximum of 4 Gbytes can be accessed when one serial flash memory is connected, and a maximum of 8 Gbytes can be accessed when two memories are connected.

Table 18.4 Address Map

Number of Serial Flash Memories Connected	Internal Address	Cache	Max. Access Area
1	H'18000000 to H'1BFFFFF	Enabled	4 Gbytes
	H'38000000 to H'3BFFFFF	Disabled	
2	H'18000000 to H'1BFFFFF	Enabled	8 Gbytes
	H'38000000 to H'3BFFFFFF	Disabled	
	·		

18.5.3 32-bit Serial Flash Addresses

Since the SPI multi I/O bus space is 64 Mbytes, only a part of the 32-bit serial flash address area can be directly accessed. Here, the fixed value set in the pertinent register is used as the upper bit value of a 32-bit address.

To output serial flash addresses in 32 bits, set the ADE[3] bit in DRENR to 1, set the range of the external addresses used as the serial flash addresses to the EAC[2:0] bits in DREAR, and set the upper bit value of the 32-bit address as the fixed value to the EAV[7:0] bits in DREAR.




Figure 18.4 32-Bit Address Setting

Setting the ADE[3] bit in DRENR to 1 allows the serial flash address to be output using [31:0] bits. When EAC[2:0] = 000, external address bits [24:0] are valid; set the value for [32:25] bits to EAV[7:0]. When EAC[2:0] = 001, external address bits [25:0] are valid; set the value for [32:26] bits to EAV[7:1].

The address bits actually used for access depend on the number of serial flash memories connected. When one serial flash memory is connected, address bits [31:0] are used and when two memories are connected, address bits [32:1] are used.

Note: When the capacity of the serial flash memory used is smaller than 4 Gbytes, keep the following point in mind.

If an access spreads over the last address of the serial flash in burst mode (RBE bit in DRECR = 1), the access address does not agree with the internal address of the serial flash. To prevent this, software should appropriately manage the accessible address areas for the serial flash memory used according to the memory capacity.

18.5.4 Data Alignment

When two serial flash memories are connected, the serial flash memory connected to the pin SPBIO3_0-SPBIO0_0 has the address 2n and the serial flash memory connected to the pin SPBIO3_1-SPBIO0_1 has the address 2n + 1. The data should be accessed in word or larger units. It cannot be accessed in byte units. Data alignment when two serial flash memories are connected is shown in table 18.5.

Table 18.5 Data Alignment when Two Serial Flash Memories are Connected

		Serial Flash Memory		
Operation		SPBIO3_0 to SPBIO0_0 Pins	SPBIO3_1 to SPBIO0_1 Pins	
Word access to address 0		Data 15 to 8	Data 7 to 0	
Word access to address 2		Data 15 to 8	Data 7 to 0	
Longword access to address 0	1 word (address 0)	Data 31 to 24	Data 23 to 16	
	2 words (address 2)	Data 15 to 8	Data 7 to 0	

18.5.5 Operating Modes

This module has two operating modes: external address space read mode and SPI operating mode.

In external address space read mode, a read access to the SPI multi I/O bus space is converted into SPI communication and data is received. After data acquisition, data is returned to the bus master that is the issuing source. For details, see section 18.5.6, External Address Space Read Mode.

In SPI operating mode, arbitrary SPI communication is carried out using register settings. For details, see section 18.5.8, SPI Operating Mode.

18.5.6 External Address Space Read Mode

A read access to the SPI multi I/O bus space can be converted into SPI communication in external address space read mode. Further, the commands, optional commands, and option data issued for reading can be modified using registers.

In external address space read mode, either normal read operation or burst read operation can be selected. The transfer format is determined based on the common control register (CMNCR), SSL delay register (SSLDR), bit rate setting register (SPBCR), data read control register (DRCR), data read command setting register (DRCMR), data read extended address setting register (DREAR), data read option setting register (DROPR), and data read enable setting register (DRENR).

(1) Normal Read Operation

When the RBE bit in DRCR is set to 0, normal read operation is performed.

In the normal read operation, the data of 8 bits, 16 bits, 32 bits, and 64 bits are read for respectively a byte, a word, and a longword read access. Here, a byte access is enabled only when one serial flash memory is connected. After reading, the SPBSSL pin is negated.

The normal read operation timing is shown in figure 18.5.

t1 is the time period from SPBSSL pin assertion to SPBCLK oscillation (clock delay), t2 is the time period from transmission of the last SPBCLK edge of a transfer to SPBSSL pin negation (SPBSSL negation delay), and t3 is the time period from one transfer end to the next transfer start (next access). For details of t1, t2, and t3, see section 18.5.9, Transfer Format.




Figure 18.5 Normal Read Operation Timing

(2) Burst Read Operation

When the RBE bit in DRCR is set to 1, burst read operation is performed.

Read cache is enabled in the burst read operation. For read cache operation, see section 18.5.7, Read Cache.

For reading bytes, words, or longwords, the read cache is first referred to for the data. When the read cache contains the data, the data is read from the read cache without accessing the serial flash memory. When the read cache does not contain the data, burst read operation is performed in the serial flash memory and the read data is stored in the read cache. The data transfer length at that time is $64 \text{ bits} \times \text{RBURST}[3:0]$ bits and the data is always read from the 64 -bit boundary.

The SPBSSL pin status after data transfer can be selected by using the SSLE bit in DRCR. When the SSLE bit is set to 0, the SPBSSL pin is negated after data transfer. For an operation performed when the SSLE bit is set to 1, see (3) Burst Read Operation with Automatic SPBSSL Negation, just below.

A pattern diagram of this operation and a burst read operation timing diagram when SSLE bit is set to 0 are shown in figures 18.6 and 18.7.




Figure 18.6 Burst Read Operation




Figure 18.7 Burst Read Operation Timing (SSLE Bit = 0)

(3) Burst Read Operation with Automatic SPBSSL Negation

When SSLE bit in DRCR is set to 1, this module does not negate the SPBSSL pin after the burst read transfer. When accessing the next time, if the address is continuous with the previous read address, the burst read operation is performed without issuing the command, optional command, address, or option data. If the address is not continuous with the previous read address, the SPBSSL pin is once negated and the burst read operation is performed after issuing the command, optional command, address, or option data.

Burst read timing diagrams for continuous address and non-continuous address are shown in figures 18.8 and 18.9.




Figure 18.8 Burst Read Timing for Continuous Address (SSLE Bit = 1)




Figure 18.9 Burst Read Timing for Non-Continuous Address (SSLE Bit = 1)

For the next access after negation of the SPBSSL with the SSLN bit in DRCR with this operation, read SSLF = 0 in CMNSR to confirm that the SPBSSL has been negated.

(4) Initial Setting Flow

An example of an initial setting flow in external address space read mode is shown in figure 18.10.




Figure 18.10 Example of Initial Setting Flow in External Address Space Read Mode

18.5.7 Read Cache

This module has a simple built-in read cache. The read cache can be used during external address space read mode and burst read operation. The read cache is configured with a line size of 64 bits and 16 entries

Read cache configuration is shown in figure 18.11.




Figure 18.11 Read Cache Configuration

(1) Address Array

The V bit indicates whether the entry data is valid. When the V bit is 1, the data is valid and when V bit is 0, the data is invalid.

The tag address bits hold the address used for the serial flash memory. Address bits 32 to 3 are used for the purpose.

Address bits 23 to 3 are enabled when address output is 24 bits and one serial flash memory is connected; and address bits 24 to 3 are enabled when two serial flash memories are connected.

Address bits 31 to 3 are enabled when address output is 32 bits and one serial flash memory is connected; and address bits 32 to 3 are enabled when two serial flash memories are connected.

(2) Data Array

It retains the 64-bit read data. Registration in the read cache is performed in line units.

(3) Read Operation

In case of read-hit, data is read from the read cache. In case of read-miss, after the $64 \times RBURST$ (read burst length) data is read from the serial flash memory and the read cache is updated, the data is returned to the bus master.

(4) Data Replacement

The write pointer is used to update data. In case of read-miss, the RBURST (read burst length) portion data is replaced starting at the entry specified by the write pointer. In other words, the data is replaced in the storage order of the data. Whether data is referred to or not will not affect the replacement order of data.

18.5.8 SPI Operating Mode

This module can carry out an arbitrary SPI operation by using the register settings.

The transfer format is determined based on the common control register (CMNCR), SSL delay register (SSLDR), bit rate setting register (SPBCR), SPI mode control register (SMCR), SPI mode command setting register (SMCMR), SPI mode address setting register (SMADR), SPI mode option setting register (SMOPR), and SPI mode enable setting register (SMENR), SPI mode read data register (SMRDR), and SPI mode write data register (SMWDR). This mode can be used for reading the status of the serial flash memory and writing to the serial flash memory.

Transfer Start (1)

The transfer of data is started in the set transfer format by setting the SPIE bit in SMCR to 1. When write operation is enabled, the SPI mode write data register is transmitted to the serial flash memory. When read operation is enabled, data read from the serial flash memory is stored into the SPI mode read data register.

The SPI operation timing is shown in figure 18.12.




Figure 18.12 SPI Operation Timing

(2) Read/Write Enable

- Read operation: Data can be read by setting the SPIRE bit in SMCR to 1. The read data is stored into SMRDR.
- Write operation: Data can be written by setting the SPIWE bit in SMCR to 1. The data stored in SMWDR is output.

When the data size is set to 1 bit using the SPIDB[1:0] bits in SMENR, data can be transmitted and received by setting the SPIRE and SPIWE bits to 1. However, when the data size is set to 2 or 4 bits by using the SPIDB[1:0] bits, only one of the SPIRE and SPIWE bits should be enabled. The operation is not guaranteed if both the bits are enabled.

(3) Retention of SPBSSL Pin Assertion

By setting the SSLKP bit in SMCR to 1, assertion of the SPBSSL pin can be continued till the next transfer. With this function, the transfer can be carried out continuously with the SPBSSL kept in the asserted state.

The data transfer timing using the SSLKP bit is shown in figure 18.13.




Figure 18.13 Data Transfer Timing using the SSLKP Bit

(4) Initial Setting Flow

An example of an initial setting flow in SPI operating mode is shown in figure 18.14.




Figure 18.14 Example of Initial Setting Flow in SPI Operating Mode

(5) Data Transfer Setting Flow

An example of a data transfer setting flow in SPI operating mode is shown in figure 18.15.




Figure 18.15 Example of a Data Transfer Setting Flow in SPI Operating Mode

18.5.9 Transfer Format

(1) SPBSSL Pin Enable Polarity Control

The enable polarity of the SPBSSL pin can be changed with the SSLP bit in CMNCR.

(2) SPBCLK Output

The SPBCLK output direction during SPBSSL negation can be set with the CPOL bit in CMNCR.

(3) Data Transmission and Reception Timing

The data transmission timing can be set to odd or even edge with the CPHAT bit in CMNCR. Similarly, the data reception timing can be set to odd or even edge with the CPHAR bit in CMNCR.

(4) Delay Settings

t1 is the time period from SPBSSL pin assertion to SPBCLK oscillation (clock delay). It can be set with the SCKDL[2:0] bits in SSLDR. t2 is the time period till the SPBSSL signal negation after the SPBCLK oscillation is stopped (SPBSSL negation delay). It can be set with the SLNDL[2:0] bits in SSLDR. t3 is the time period required to prevent SPBSSL signal assertion for the next transfer after the end of the previous transfer (next access delay). It can be set with the SPNDL[2:0] bits in SSLDR.




Figure 18.16 Transfer Format

18.5.10 Data Format

This module can input and output data in the order of command, optional command, address, option data, and data.

(1) Data Registers

Table 18.6 shows the input and output data.

Table 18.6 Data Registers

Data		External Address Space Read Operation	SPI Operation
Command (8 b	its)	CMD[7:0] bits in DRCMR	CMD[7:0] bits in SMCMR
Optional comm	and (8 bits)	OCMD[7:0] bits in DRCMR	OCMD[7:0] bits in SMCMR
Address (32/24 bits)	BSZ[1:0] = 00 (one flash	32 bits: DREAR.EAV[6:1 to 0] bits + lower [25 to 24:0] bits of	32 bits: ADR[31:0] bits in SMADR
	memory connected)	the read address.	24 bits: ADR[23:0] bits in
	connected)	24 bits: Lower [23:0] bits of the read address	SMADR
	BSZ[1:0] = 01 (two flash memories	32 bits: DREAR.EAV[7:1 to 0] bits + lower [25 to 24:1] bits of the read address.	
	connected)	24 bits: Lower [24:1] bits of the read address	
Option data (8	bits × 4)	DROPR	SMOPR
Transfer data		Normal read: 8, 16, and 32 bits	Read: SMRDR0, SMRDR1
		Burst read: $64 \times RBURST$ bits	Write: SMWDR0, SMWDR1

(2) Data Enable

In external address space read mode, transfer enable or disable of the command, optional command, address, and option data can be controlled with the CDE, OCDE, ADE[3:0], and OPDE[3:0] bits in DRENR, respectively. Similarly, in SPI operating mode, enable or disable of the command, optional command, address, option data, and transfer data can be controlled with the CDE, OCDE, ADE[3:0], OPDE[3:0], and SPIDE[3:0] bits in SMENR, respectively. However, disabling all the above parameters is prohibited in SPI operating mode. At least one of them must be enabled. For the address and option data in external address space read mode; and the address, option data, and transfer data in SPI operating mode, the enable bit setting allowed is determined according to the transfer data size. For the allowed setting combinations of the enable bits and transfer data size, refer to the description of the pertinent register.

If data is disabled, that data is skipped, and input and output of the next data is carried out. The command, optional command, address, and option data are always output. In external address space read mode, data is always input; and in SPI operating mode, input and output of data is determined based on the settings of the SPIRE and SPIWE bits in SMCR.




Figure 18.17 Data and Enable

(3) Bit Size

In external address space read mode, the size of the command, optional command, address, option data, and the read data in bit units is respectively controlled with the CDB[1:0], OCDB[1:0], ADB[1:0], OPDB[1:0], DRDB[1:0] bits in DRENR. Similarly, in SPI operating mode, the size of the command, optional command, address, option data, and read write data in bit units is controlled with the CDB[1:0], OCDB[1:0], ADB[1:0], OPDB[1:0], and SPIDB[1:0] bits in SMENR.

(a) 1-bit Size

When the size is set to 1 bit, SPBMI 0 and SPBMI 1 pins will be the input pins and SPBMO 0 and SPBMO 1 pins will be the output pins. SPBIO2 0, SPBIO2 1, SPBIO3 0, and SPBIO3 1 pins are not used.

Figures 18.18 and 18.19 show the transfer format examples.




Figure 18.18 Transfer Format Example with 1-Bit Data Size and One Serial Flash Memory Connected




Figure 18.19 Transfer Format Example with 1-Bit Data Size and Two Serial Flash **Memories Connected**

(b) 2-bit Size

When the size is set to 2 bits, SPBIO0_0, SPBIO0_1, SPBIO1_0, and SPBIO1_1 pins will be either the input pins or the output pins. SPBIO2_0, SPBIO2_1, SPBIO3_0, and SPBIO3_1 pins are not used.

Figures 18.20 and 18.21 show the transfer format examples.




Figure 18.20 Transfer Format Example with 2-Bit Data Size and One Serial Flash Memory Connected




Figure 18.21 Transfer Format Example with 2-Bit Data Size and Two Serial Flash Memories Connected

(c) 4-bit Size

When the size is set to 4 bits, SPBIO0_0, SPBIO0_1, SPBIO1_0, SPBIO1_1, SPBIO2_0, SPBIO2_1, SPBIO3_0, and SPBIO3_1 pins will be either the input pins or the output pins.

Figures 18.22 and 18.23 show the transfer format examples.




Figure 18.22 Transfer Format Example with 4-Bit Data Size and One Serial Flash Memory Connected




Figure 18.23 Transfer Format Example with 4-Bit Data Size and Two Serial Flash Memories Connected

18.5.11 Data Pin Control

With this module, the status of pins can be automatically changed based on the data size to be used and the read/write settings. The pin status during the SPBSSL negation can be set with the MOIIO3, MOIIO2, MOIIO1, and MOIIO0 bits in CMNCR. The SPBSSL and SPBCLK pins are always output pins. The status of respective pins is specified in tables 18.7 to 18.9.

Table 18.7 Pin Status (1)

SPBSSL Assertion

	SPBSSL	Command, Opt	ional Command, Add	dress, Option Data
Pin	Negation	1-bit Size	2-bit Size	4-bit Size
SPBMO_0/ SPBIO0_0, SPBMO_1/ SPBIO0_1	MOIIO0 bit value	Output	Output	Output
SPBMI_0/ SPBIO1_0, SPBMI_1/ SPBIO1_1	MOIIO1 bit value	Hi-Z	Output	Output
SPBIO2_0, SPBIO2_1	MOIIO2 bit value	IO2FV bit value	IO2FV bit value	Output
SPBIO3_0, SPBIO3_1	MOIIO3 bit value	IO3FV bit value	IO3FV bit value	Output

Table 18.8 Pin Status (2)

T		£	D	ata
ıra	ns	Ter	1 12	ата

	Externa	al Address Sp Operation	ace Read	SPI Operation			
		-	SPIRE Bit = 1, S		Bit = 1, SPIW	/E Bit = 0	
Pin	1-bit Size	2-bit Size	4-bit Size	1-bit Size	2-bit Size	4-bit Size	
SPBMO_0/ SPBIO0_0, SPBMO_1/ SPBIO0_1	IO0FV bit value	Input	Input	IO0FV bit value	Input	Input	
SPBMI_0/ SPBIO1_0, SPBMI_1/ SPBIO1_1	Input	Input	Input	Input	Input	Input	
SPBIO2_0, SPBIO2_1	MOIIO2 bit value	MOIIO2 bit value	Input	MOIIO2 bit value	MOIIO2 bit value	Input	
SPBIO3_0, SPBIO3_1	MOIIO3 bit value	MOIIO3 bit value	Input	MOIIO3 bit value	MOIIO3 bit value	Input	

Table 18.9 Pin Status (3)

Tra		

			SPI C	peration		
	SPIRE	Bit = 0, SPIW	/E Bit = 1	SPIRE	Bit = 1, SPIV	VE Bit = 1
Pin	1-bit Size	2-bit Size	4-bit Size	1-bit Size	2-bit Size	4-bit Size
SPBMO_0/ SPBIO0_0, SPBMO_1/ SPBIO0_1	Output	Output	Output	Output	Setting prohibited	Setting prohibited
SPBMI_0/ SPBIO1_0, SPBMI_1/ SPBIO1_1	Hi-Z	Output	Output	Input	Setting prohibited	Setting prohibited
SPBIO2_0, SPBIO2_1	MOIIO2 bit value	MOIIO2 bit value	Output	MOIIO2 bit value	Setting prohibited	Setting prohibited
SPBIO3_0, SPBIO3_1	MOIIO3 bit value	MOIIO3 bit value	Output	MOIIO3 bit value	Setting prohibited	Setting prohibited

SPBSSL Pin Control 18.5.12

Negation conditions of the SPBSSL pin are as follows.

- **(1) External Address Space Read Mode**
- Normal read operation (RBE bit in DRCR = 0) (a)

SPBSSL negated after completing the data transfer and t2 cycle.

Burst read without automatic SPBSSL negation (RBE bit in DRCR = 1, SSLE bit in **(b)** DRCR = 0

SPBSSL negated after completing the data transfer and t2 cycle.

- (c) Burst read with automatic SPBSSL negation (RBE bit in DRCR = 1, SSLE bit in DRCR = 1
- SPBSSL negated after t2 cycle when the read address is not continuous with the previously read address
- SPBSSL negated after the SSLN bit in DRCR is set to 1
- **(2) SPI Operating Mode**
- (a) SPBSSL pin assertion not retained (SSLKP bit in SMCR = 0)

SPBSSL negated after completing the data transfer and t2 cycle.

SPBSSL pin assertion retained (SSLKP bit in SMCR = 1)

SPBSSL not negated.

When to be negated, data should be transferred after setting the SSLKP bit to 0.

18.5.13 Flags

This module has two flag bits SSLF and TEND in CMNSR. These bits are read-only bits.

(1) SSLF Bit

This bit indicates the SPBSSL pin status. The status is 1 when the SPBSSL is asserted, and the status is 0 when the SPBSSL is negated.

(2) TEND Bit

This bit indicates whether transfer of data is in progress or the transfer of data has ended.

During t1 time period, data transfer, t2 time period, t3 time period, and waiting for read access by burst read and SPBSSL automatic negation, the TEND bit is read as 0 to indicate that the transfer of data is in progress.

When other than the above, the TEND bit is read as 1 to indicate that transfer of data has ended.

(3) Register Re-writing Timing

The status of the TEND bit determines the rewritable registers.

The registers which can be written to, except the SSLN bit in DRCR, should be modified when TEND = 1. Read SMRDR0 and SMRDR1 when TEND = 1. CMNSR can always be read.

18.6 Usage Notes

18.6.1 Notes on Transfer to Read Data in SPI Operating Mode

If the setting for the bit mode is for division by two or more in SPI operating mode, take note of the following points for caution when setting the SPI mode enable setting register (SMENR) to enable transfer only for reading data.

"Transfer only for reading data" indicates transfer to read data while the CDE, OCDE, ADE[3:0], and OPDE[3:0] bits in SMENR are all 0.

(1) Transfer to read data while the signal on the SPBSSL pin is de-asserted

Set the SMENR.SPIDE[3:0] bits to 1100 or 1111 when transfer only for reading data is to proceed.

Transfer will not proceed normally if the setting of the SMENR.SPIDE[3:0] bits is 1000.

(2) Transfer to read data while the signal on the SPBSSL pin is asserted

When transfer only for reading data is to proceed, set the SMENR.SPIDE[3:0] bits to 1100 or 1111, or end the immediately preceding transfer with reading data.

When the immediately preceding transfer is of a command, optional command, address, or option data, or is transfer for writing data, the subsequent transfer only for reading data will not proceed normally if the setting of the SMENR.SPIDE[3:0] bits is 1000.

18.6.2 Notes on Starting Transfer from the SPBSSL Retained State in SPI Operating Mode

Be sure to set the SPIWE bit in the SMCR register to 1 when the transfer of a command, optional command, address, or option data is started while the SPBSSL pin is being asserted in SPI operating mode.

18.6.3 Note on Initialization

Before using this module, be sure to set the AC characteristics adjustment register (SPBACR) to H'0000A 508.

Page 898 of 1910

Section 19 I²C Bus Interface 3

The I²C bus interface 3 conforms to and provides a subset of the Philips I²C (Inter-IC) bus interface functions. However, the configuration of the registers that control the I²C bus differs partly from the Philips register configuration.

The I²C bus interface 3 has four channels.

19.1 Features

- Selection of I²C format or clocked synchronous serial format
- Continuous transmission/reception
 Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.

I²C bus format:

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization function
 - In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission/reception is not yet possible, set the SCL to low until preparations are completed.
- Six interrupt sources
 - Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection
- The direct memory access controller can be activated by a transmit-data-empty request or receive-data-full request to transfer data.
- Direct bus drive
 - Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive function is selected.

Clocked synchronous serial format:

- Four interrupt sources
 - Transmit-data-empty, transmit-end, receive-data-full, and overrun error
- The direct memory access controller can be activated by a transmit-data-empty request or receive-data-full request to transfer data.

Figure 19.1 shows a block diagram.




Figure 19.1 Block Diagram

19.2 **Input/Output Pins**

Table 19.1 shows the pin configuration.

Table 19.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Serial clock	SCL0 to SCL3	I/O	I ² C serial clock input/output
Serial data	SDA0 to SDA3	I/O	I ² C serial data input/output

Figure 19.2 shows an example of I/O pin connections to external circuits.




Figure 19.2 **External Circuit Connections of I/O Pins**

19.3 Register Descriptions

Table 19.2 shows the register configuration.

Table 19.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	I ² C bus control register 1	ICCR1_0	R/W	H'00	H'FFFEE000	8
	I ² C bus control register 2	ICCR2_0	R/W	H'7D	H'FFFEE001	8
	I ² C bus mode register	ICMR_0	R/W	H'38	H'FFFEE002	8
	I ² C bus interrupt enable register	ICIER_0	R/W	H'00	H'FFFEE003	8
	I ² C bus status register	ICSR_0	R/W	H'00	H'FFFEE004	8
	Slave address register	SAR_0	R/W	H'00	H'FFFEE005	8
	I ² C bus transmit data register	ICDRT_0	R/W	H'FF	H'FFFEE006	8
	I ² C bus receive data register	ICDRR_0	R/W	H'FF	H'FFFEE007	8
	NF2CYC register	NF2CYC_0	R/W	H'00	H'FFFEE008	8
1	I ² C bus control register 1	ICCR1_1	R/W	H'00	H'FFFEE400	8
	I ² C bus control register 2	ICCR2_1	R/W	H'7D	H'FFFEE401	8
	I ² C bus mode register	ICMR_1	R/W	H'38	H'FFFEE402	8
	I ² C bus interrupt enable register	ICIER_1	R/W	H'00	H'FFFEE403	8
	I ² C bus status register	ICSR_1	R/W	H'00	H'FFFEE404	8
	Slave address register	SAR_1	R/W	H'00	H'FFFEE405	8
	I ² C bus transmit data register	ICDRT_1	R/W	H'FF	H'FFFEE406	8
	I ² C bus receive data register	ICDRR_1	R/W	H'FF	H'FFFEE407	8
	NF2CYC register	NF2CYC_1	R/W	H'00	H'FFFEE408	8
2	I ² C bus control register 1	ICCR1_2	R/W	H'00	H'FFFEE800	8
	I ² C bus control register 2	ICCR2_2	R/W	H'7D	H'FFFEE801	8
	I ² C bus mode register	ICMR_2	R/W	H'38	H'FFFEE802	8
	I ² C bus interrupt enable register	ICIER_2	R/W	H'00	H'FFFEE803	8
	I ² C bus status register	ICSR_2	R/W	H'00	H'FFFEE804	8
	Slave address register	SAR_2	R/W	H'00	H'FFFEE805	8
	I ² C bus transmit data register	ICDRT_2	R/W	H'FF	H'FFFEE806	8
	I ² C bus receive data register	ICDRR_2	R/W	H'FF	H'FFFEE807	8
	NF2CYC register	NF2CYC_2	R/W	H'00	H'FFFEE808	8

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
3	I ² C bus control register 1	ICCR1_3	R/W	H'00	H'FFFEEC00	8
	I ² C bus control register 2	ICCR2_3	R/W	H'7D	H'FFFEEC01	8
	I ² C bus mode register	ICMR_3	R/W	H'38	H'FFFEEC02	8
	I ² C bus interrupt enable register	ICIER_3	R/W	H'00	H'FFFEEC03	8
	I ² C bus status register	ICSR_3	R/W	H'00	H'FFFEEC04	8
	Slave address register	SAR_3	R/W	H'00	H'FFFEEC05	8
	I ² C bus transmit data register	ICDRT_3	R/W	H'FF	H'FFFEEC06	8
	I ² C bus receive data register	ICDRR_3	R/W	H'FF	H'FFFEEC07	8
	NF2CYC register	NF2CYC_3	R/W	H'00	H'FFFEEC08	8

19.3.1 I²C Bus Control Register 1 (ICCR1)

ICCR1 is an 8-bit readable/writable register that enables or disables the I²C bus interface 3, controls transmission or reception, and selects master or slave mode, transmission or reception, and transfer clock frequency in master mode.

Bit:	7	6	5	4	3	2	1	0
	ICE	RCVD	MST	TRS	CKS[3:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I ² C Bus Interface 3 Enable
				0: SCL and SDA output is disabled. (Input to SCL and SDA is enabled.)
				1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)
6	RCVD	0	R/W	Reception Disable
				Enables or disables the next operation when TRS is 0 and ICDRR is read.
				0: Enables next reception
				1: Disables next reception

Bit	Bit Name	Initial Value	R/W	Description
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
				In master mode with the I ² C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be made between transfer frames.
				When seven bits after the start condition is issued in slave receive mode match the slave address set to SAR and the 8th bit is set to 1, TRS is automatically set to 1. If an overrun error occurs in master receive mode with the clocked synchronous serial format, MST is cleared and the mode changes to slave receive mode.
				Operating modes are described below according to MST and TRS combination. When clocked synchronous serial format is selected and MST = 1, clock is output.
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3 to 0	CKS[3:0]	0000	R/W	Transfer Clock Select
				These bits should be set according to the necessary transfer rate (table 19.3) in master mode.

Table 19.3 Transfer Rate

NF2CYC		10	CCR1			Transfer Rate (kHz)		
Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_	Ρφ =	Ρφ =	
CKS4	CKS3	CKS2	CKS1	CKS0	Clock	32.0 MHz	36.0 MHz	
0	0	0	0	0	Ρφ/44	727	818	
				1	Ρφ/52	615	692	
			1	0	Ρφ/64	500	563	
				1	Ρφ/72	444	500	
		1	0	0	Ρφ/84	381	429	
				1	Ρφ/92	348	391	
			1	0	Ρφ/100	320	360	
				1	Ρφ/108	296	333	
	1	0	0	0	Ρφ/176	182	205	
				1	Ρφ/208	154	173	
			1	0	Ρφ/256	125	141	
				1	Ρφ/288	111	125	
		1	0	0	Ρφ/336	95.2	107	
				1	Ρφ/368	87.0	97.8	
			1	0	Ρφ/400	80.0	90.0	
				1	Ρφ/432	74.1	83.3	
1	0	0	0	0	Ρφ/352	90.9	102	
				1	Ρφ/416	76.9	86.5	
			1	0	Ρφ/512	62.5	70.3	
				1	Ρφ/576	55.6	62.5	
		1	0	0	Ρφ/672	47.6	53.6	
				1	Ρφ/736	43.5	48.9	
			1	0	Ρφ/800	40.0	45.0	
				1	Ρφ/864	37.0	41.7	
	1	0	0	0	Ρφ/704	45.5	51.1	
				1	Ρφ/832	38.5	43.3	
			1	0	Pø/1024	31.3	35.2	
				1	Pø/1152	27.8	31.3	
		1	0	0	Pø/1344	23.8	26.8	
				1	Pø/1472	21.7	24.5	
			1	0	P	20.0	22.5	
				1	P	18.5	20.8	

Note: The settings should satisfy external specifications.

19.3.2 I²C Bus Control Register 2 (ICCR2)

ICCR2 is an 8-bit readable/writable register that issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls reset in the control part of the I^2C bus.

Bit:	7	6	5	4	3	2	1	0
	BBSY	SCP	SDAO	SDAOP	SCLO	-	IICRST	-
Initial value:	0	1	1	1	1	1	0	1
R/W:	R/W	R/W	R/W	R/W	R	R	R/W	R

		Initial		
Bit	Bit Name	Value	R/W	Description
7	BBSY	0	R/W	Bus Busy
				Enables to confirm whether the I²C bus is occupied or released and to issue start/stop conditions in master mode. With the clocked synchronous serial format, this bit is always read as 0. With the I²C bus format, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Follow this procedure when also re-transmitting a start condition. Write 0 in BBSY and 0 in SCP to issue a stop condition.
6	SCP	1	R/W	Start/Stop Issue Condition Disable
				Controls the issue of start/stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. Even if 1 is written to this bit, the data will not be stored.

Bit	Bit Name	Initial Value	R/W	Description
5	SDAO	1	R/W	SDA Output Value Control
				This bit is used with SDAOP when modifying output level of SDA. This bit should not be manipulated during transfer.
				0: When reading, SDA pin outputs low.
				When writing, SDA pin is changed to output low.
				1: When reading, SDA pin outputs high.
				When writing, SDA pin is changed to output Hi-Z (outputs high by external pull-up resistance).
4	SDAOP	1	R/W	SDAO Write Protect
				Controls change of output level of the SDA pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0. This bit is always read as 1.
3	SCLO	1	R	SCL Output Level
				Monitors SCL output level. When SCLO is 1, SCL pin outputs high. When SCLO is 0, SCL pin outputs low.
2	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
1	IICRST	0	R/W	Control Part Reset
				Resets bits BC[2:0] in ICMR and internal circuits. If this bit is set to 1 when hang-up occurs because of communication failure during I ² C bus operation, bits BC[2:0] in ICMR and internal circuits can be reset.
0	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

19.3.3 I²C Bus Mode Register (ICMR)

ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the transfer bit count.

Bits BC[2:0] are initialized to H'0 by the IICRST bit in ICCR2.

Bit:	7	6	5	4	3	2	1	0
	MLS	-	-	-	BCWP		BC[2:0]	
Initial value:	0	0	1	1	1	0	0	0
R/W:	R/W	R	R	R	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	MLS	0	R/W	MSB-First/LSB-First Select
				0: MSB-first
				1: LSB-first
				Set this bit to 0 when the I^2C bus format is used.
6	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
5, 4	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	BCWP	1	R/W	BC Write Protect
				Controls the BC[2:0] modifications. When modifying the BC[2:0] bits, this bit should be cleared to 0. In clocked synchronous serial mode, the BC[2:0] bits should not be modified.
				0: When writing, values of the BC[2:0] bits are set.
				1: When reading, 1 is always read.
				When writing, settings of the BC[2:0] bits are invalid.

Bit	Bit Name	Initial Value	R/W	Description			
2 to 0	BC[2:0]	000	R/W	Bit Counter			
				These bits specify the number of bits to be tranext. When read, the remaining number of trais indicated. With the I ² C bus format, the data transferred with one addition acknowledge bit be made between transfer frames. If these bit to a value other than B'000, the setting should while the SCL pin is low. The bit value returns automatically at the end of a data transfer incacknowledge bit. And the value becomes B'1' automatically after the stop condition detectio bits are cleared by a power-on reset and in so standby mode and module standby mode. The are also cleared by setting the IICRST bit of It. With the clocked synchronous serial format bits should not be modified. I ² C Bus Format Clocked Synchronous Serial stands and serial so the stands are clocked Synchronous Serial format clocked Synchronous Serial stands are clocked Synchronous Serial format clocked Synchronous Serial serial stands are clocked Synchronous Serial format clocked Synchronous Serial ser			
				I ² C Bus Format	Clocked Synchronous Serial Format		
				000: 9 bits	000: 8 bits		
				001: 2 bits	001: 1 bit		
				010: 3 bits	010: 2 bits		
				011: 4 bits	011: 3 bits		
				100: 5 bits	100: 4 bits		
				101: 6 bits	101: 5 bits		
				110: 7 bits 110: 6 bits			
				111: 8 bits	111: 7 bits		

19.3.4 I²C Bus Interrupt Enable Register (ICIER)

ICIER is an 8-bit readable/writable register that enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits received.

Bit:	7	6	5	4	3	2	1	0
	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When the TDRE bit in ICSR is set to 1 or 0, this bit enables or disables the transmit data empty interrupt (TXI).
				Transmit data empty interrupt request (TXI) is disabled.
				 Transmit data empty interrupt request (TXI) is enabled.
6	TEIE	0	R/W	Transmit End Interrupt Enable
				Enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.
				0: Transmit end interrupt request (TEI) is disabled.
				1: Transmit end interrupt request (TEI) is enabled.
5	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables the receive data full interrupt request (RXI) when receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.
				0: Receive data full interrupt request (RXI) are disabled.
				1: Receive data full interrupt request (RXI) are enabled.

Bit	Bit Name	Initial Value	R/W	Description
4	NAKIE	0	R/W	NACK Receive Interrupt Enable
				Enables or disables the NACK detection and arbitration lost/overrun error interrupt request (NAKI) when the NACKF or AL/OVE bit in ICSR is set. NAKI can be canceled by clearing the NACKF, AL/OVE, or NAKIE bit to 0.
				0: NACK receive interrupt request (NAKI) is disabled.
				1: NACK receive interrupt request (NAKI) is enabled.
3	STIE	0	R/W	Stop Condition Detection Interrupt Enable
				Enables or disables the stop condition detection interrupt request (STPI) when the STOP bit in ICSR is set.
				Stop condition detection interrupt request (STPI) is disabled.
				 Stop condition detection interrupt request (STPI) is enabled.
2	ACKE	0	R/W	Acknowledge Bit Judgment Select
				 The value of the receive acknowledge bit is ignored, and continuous transfer is performed.
				1: If the receive acknowledge bit is 1, continuous transfer is halted.
1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified. This bit can be canceled by setting the BBSY bit in ICCR2 to 1.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge
				In receive mode, this bit specifies the bit to be sent at the acknowledge timing.
				0: 0 is sent at the acknowledge timing.
				1: 1 is sent at the acknowledge timing.

19.3.5 I²C Bus Status Register (ICSR)

ICSR is an 8-bit readable/writable register that confirms interrupt request flags and their status.

Bit:	7	6	5	4	3	2	1	0
	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W


		Initial		
Bit	Bit Name	Value	R/W	Description
7	TDRE	0	R/W	Transmit Data Register Empty
				[Clearing conditions]
				• When 0 is written in TDRE after reading TDRE = 1
				When data is written to ICDRT
				[Setting conditions]
				 When data is transferred from ICDRT to ICDRS and ICDRT becomes empty
				When TRS is set
				 When the start condition (including retransmission) is issued
				 When slave mode is changed from receive mode to transmit mode
6	TEND	0	R/W	Transmit End
				[Clearing conditions]
				• When 0 is written in TEND after reading TEND = 1
				When data is written to ICDRT
				[Setting conditions]
				 When the ninth clock of SCL rises with the I²C bus format while the TDRE flag is 1
				 When the final bit of transmit frame is sent with the clocked synchronous serial format

Bit	Bit Name	Initial Value	R/W	Description
				Receive Data Full
5	RDRF	0	R/W	
				[Clearing conditions]
				 When 0 is written in RDRF after reading RDRF = 1
				When ICDRR is read
				[Setting condition]
				 When a receive data is transferred from ICDRS to ICDRR
4	NACKF	0	R/W	No Acknowledge Detection Flag
				[Clearing condition]
				 When 0 is written in NACKF after reading NACKF = 1
				[Setting condition]
				 When no acknowledge is detected from the receive device in transmission while the ACKE bit in ICIER is 1
3	STOP	0	R/W	Stop Condition Detection Flag
				[Clearing condition]
				• When 0 is written in STOP after reading STOP = 1
				[Setting condition]
				 When a stop condition is detected after frame transfer is completed

Bit	Bit Name	Initial Value	R/W	Description
2	AL/OVE	0	R/W	Arbitration Lost Flag/Overrun Error Flag
				Indicates that arbitration was lost in master mode with the l^2C bus format and that the final bit has been received while RDRF = 1 with the clocked synchronous format.
				When two or more master devices attempt to seize the bus at nearly the same time, if the I ² C bus interface 3 detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been occupied by another master.
				[Clearing condition]
				 When 0 is written in AL/OVE after reading AL/OVE = 1
				[Setting conditions]
				 If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode
				 When the SDA pin outputs high in master mode while a start condition is detected
				 When the final bit is received with the clocked synchronous format while RDRF = 1
1	AAS	0	R/W	Slave Address Recognition Flag
				In slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA[6:0] in SAR.
				[Clearing condition]
				• When 0 is written in AAS after reading AAS = 1
				[Setting conditions]
				When the slave address is detected in slave receive mode
				 When the general call address is detected in slave receive mode.
0	ADZ	0	R/W	General Call Address Recognition Flag
				This bit is valid in slave receive mode with the I ² C bus format.
				[Clearing condition]
				• When 0 is written in ADZ after reading ADZ = 1
				[Setting condition]
				When the general call address is detected in slave receive mode

19.3.6 Slave Address Register (SAR)


SAR is an 8-bit readable/writable register that selects the communications format and sets the slave address. In slave mode with the I²C bus format, if the upper seven bits of SAR match the upper seven bits of the first frame received after a start condition, this module operates as the slave device.



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 1	SVA[6:0]	0000000	R/W	Slave Address
				These bits set a unique address in these bits, differing form the addresses of other slave devices connected to the I ² C bus.
0	FS	0	R/W	Format Select
				0: I ² C bus format is selected
				1: Clocked synchronous serial format is selected


19.3.7 I²C Bus Transmit Data Register (ICDRT)

ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT while transferring data of ICDRS, continuous transfer is possible.



19.3.8 I²C Bus Receive Data Register (ICDRR)

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register.



19.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU.

Bit:	7	6	5	4	3	2	1	0
Initial value:	-	-	-	-	-	-	-	-
₽/\//·	_	_	_	_	_	_	_	_

19.3.10 NF2CYC Register (NF2CYC)

NF2CYC is an 8-bit readable/writable register that selects a transfer clock and the range of the noise filtering for the SCL and SDA pins. For details of the noise filter, see section 19.4.7, Noise Filter.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	CKS4	-	-	PRS	NF2 CYC
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R	R	R/W	R/W

D.:	D'I M	Initial	D.044	S • • • · ·
Bit	Bit Name	Value	R/W	Description
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	CKS4	0	R/W	Transfer Clock Select
				This bit should be set according to the necessary transfer rate (table 19.3) in master mode.
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	PRS	0	R/W	Pulse Width Ratio Select
				Specifies the ratio of the high-level period to the low-level period for the SCL signal.
				0: The ratio of high to low is 0.5 to 0.5.
				1: The ratio of high to low is about 0.4 to 0.6.
0	NF2CYC	0	R/W	Noise Filtering Range Select
				0: The noise less than one cycle of the peripheral clock can be filtered out
				The noise less than two cycles of the peripheral clock can be filtered out

19.4 Operation

The I²C bus interface 3 can communicate either in I²C bus mode or clocked synchronous serial mode by setting FS in SAR.

19.4.1 I²C Bus Format

Figure 19.3 shows the I²C bus formats. Figure 19.4 shows the I²C bus timing. The first frame following a start condition always consists of eight bits.




Figure 19.3 I²C Bus Formats




Figure 19.4 I²C Bus Timing

[Legend]

S: Start condition. The master device drives SDA from high to low while SCL is high.

SLA: Slave address

R/W: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0.

A: Acknowledge. The receive device drives SDA to low.

DATA: Transfer data

P: Stop condition. The master device drives SDA from low to high while SCL is high.

19.4.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 19.5 and 19.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Also, set bits CKS[3:0] in ICCR1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is released. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and R/W) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.




Figure 19.5 Master Transmit Mode Operation Timing (1)




Figure 19.6 Master Transmit Mode Operation Timing (2)

19.4.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 19.7 and 19.8. The reception procedure and operations in master receive mode are shown below.

- 1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0.
- 2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF bit in ICSR is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
- 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
- 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage condition.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
- 8. The operation returns to the slave receive mode.

Note: If only one byte is received, read ICDRR (dummy-read) after the RCVD bit in ICCR1 is set.




Figure 19.7 Master Receive Mode Operation Timing (1)




Figure 19.8 Master Receive Mode Operation Timing (2)

19.4.4 **Slave Transmit Operation**

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 19.9 and 19.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS bit in ICCR1 and the TDRE bit in ICSR are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is opened.
- 5. Clear TDRE.




Figure 19.9 Slave Transmit Mode Operation Timing (1)




Figure 19.10 Slave Transmit Mode Operation Timing (2)

19.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, refer to figures 19.11 and 19.12. The reception procedure and operations in slave receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address and R/W, it is not used.)
- 3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be returned to the master device, is reflected to the next transmit frame.
- 4. The last byte data is read by reading ICDRR.




Figure 19.11 Slave Receive Mode Operation Timing (1)




Figure 19.12 Slave Receive Mode Operation Timing (2)

19.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

(1) Data Transfer Format

Figure 19.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the fall to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in ICCR2.




Figure 19.13 Clocked Synchronous Serial Transfer Format

(2) Transmit Operation

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, refer to figure 19.14. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS[3:0] bits in ICCR1. (Initial setting)
- 2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
- 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is 1.




Figure 19.14 Transmit Mode Operation Timing

(3) Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer to figure 19.15. The reception procedure and operations in receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting)
- 2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
- 3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
- 4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is fixed high after receiving the next byte data.

Notes: Follow the steps below to receive only one byte with MST = 1 specified. See figure 19.16 for the operation timing.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting)
- 2. Set MST = 1 while the RCVD bit in ICCR1 is 0. This causes the receive clock to be output.
- 3. Check if the BC2 bit in ICMR is set to 1 and then set the RCVD bit in ICCR1 to 1. This causes the SCL to be fixed to the high level after outputting one byte of the receive clock.




Figure 19.15 Receive Mode Operation Timing




Figure 19.16 Operation Timing for Receiving One Byte (MST = 1)

19.4.7 Noise Filter

The logic levels at the SCL and SDA pins are routed through noise filters before being latched internally. Figure 19.17 shows a block diagram of the noise filter circuit.

The noise filter consists of three cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the peripheral clock. When NF2CYC is set to 0, this signal is not passed forward to the next circuit unless the outputs of both latches agree. When NF2CYC is set to 1, this signal is not passed forward to the next circuit unless the outputs of three latches agree. If they do not agree, the previous value is held.




Figure 19.17 Block Diagram of Noise Filter

19.4.8 Example of Use

Flowcharts in respective modes that use the I²C bus interface 3 are shown in figures 19.18 to 19.21




Figure 19.18 Sample Flowchart for Master Transmit Mode




Figure 19.19 Sample Flowchart for Master Receive Mode




Figure 19.20 Sample Flowchart for Slave Transmit Mode




Figure 19.21 Sample Flowchart for Slave Receive Mode

19.5 Interrupt Requests

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK detection, STOP recognition, and arbitration lost/overrun error. Table 19.4 shows the contents of each interrupt request.

Table 19.4 Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Condition	I ² C Bus Format	Clocked Synchronous Serial Format
Transmit data Empty	TXI	(TDRE = 1) • (TIE = 1)	V	\checkmark
Transmit end	TEI	(TEND = 1) • (TEIE = 1)	V	
Receive data full	RXI	(RDRF = 1) • (RIE = 1)	V	\checkmark
STOP recognition	STPI	(STOP = 1) • (STIE = 1)	V	_
NACK detection	NAKI	{(NACKF = 1) + (AL = 1)} ●	V	_
Arbitration lost/ overrun error	_	(NAKIE = 1)	√	1

When the interrupt condition described in table 19.4 is 1, the CPU executes an interrupt exception handling. Note that a TXI or RXI interrupt can activate the direct memory access controller if the setting for direct memory access controller activation has been made. In such a case, an interrupt request is not sent to the CPU. Interrupt sources should be cleared in the exception handling. The TDRE and TEND bits are automatically cleared to 0 by writing the transmit data to ICDRT. The RDRF bit is automatically cleared to 0 by reading ICDRR. The TDRE bit is set to 1 again at the same time when the transmit data is written to ICDRT. Therefore, when the TDRE bit is cleared to 0, then an excessive data of one byte may be transmitted.

19.6 Bit Synchronous Circuit

In master mode, this module has a possibility that high level period may be short in the two states described below.

- When SCL is driven to low by the slave device
- When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pullup resistance)

Therefore, it monitors SCL and communicates by bit with synchronization.

Figure 19.22 shows the timing of the bit synchronous circuit and table 19.5 shows the time when the SCL output changes from low to Hi-Z then SCL is monitored.




Figure 19.22 Bit Synchronous Circuit Timing

Table 19.5 Time for Monitoring SCL

CKS4	CKS3	CKS2	Time for Monitoring SCL
0	0	0	9 tpcyc*
		1	21 tpcyc*
	1	0	39 tpcyc*
		1	87 tpcyc*
1	0	0	79 tpcyc*
		1	175 tpcyc*
	1	0	159 tpcyc*
		1	351 tpcyc*

Note: * tpcyc indicates the frequency of the peripheral clock (Pφ).

19.7 Usage Notes

19.7.1 Note on Setting for Multi-Master Operation

In multi-master operation, when the transfer rate setting for this module (ICCR1.CKS[3:0]) makes this LSI slower than the other masters, pulse cycles with an unexpected length will infrequently be output on SCL.

Be sure to specify a transfer rate that is at least 1/1.8 of the fastest transfer rate among the other masters.

19.7.2 Note on Master Receive Mode

Reading ICDRR around the falling edge of the 8th clock might fail to fetch the receive data.

In addition, when RCVD is set to 1 around the falling edge of the 8th clock and the receive buffer full, a stop condition may not be issued.

Use either 1 or 2 below as a measure against the situations above.

- 1. In master receive mode, read ICDRR before the rising edge of the 8th clock.
- 2. In master receive mode, set the RCVD bit to 1 so that transfer proceeds in byte units.

19.7.3 Note on Setting ACKBT in Master Receive Mode

In master receive mode operation, set ACKBT before the falling edge of the 8th SCL cycle of the last data being continuously transferred. Not doing so can lead to an overrun for the slave transmission device.

19.7.4 Note on the States of Bits MST and TRN when Arbitration is Lost

When sequential bit-manipulation instructions are used to set the MST and TRS bits to select master transmission in multi-master operation, a conflicting situation where AL in ICSR = 1 but the mode is master transmit mode (MST = 1 and TRS = 1) may arise; this depends on the timing of the loss of arbitration when the bit manipulation instruction for TRS is executed.

This can be avoided in either of the following ways.

- In multi-master operation, use the MOV instruction to set the MST and TRS bits.
- When arbitration is lost, check whether the MST and TRS bits are 0. If the MST and TRS bits have been set to a value other than 0, clear the bits to 0.

19.7.5 Note on I²C-bus Interface Master Receive Mode

After a master receive operation is completed, confirm the falling edge of the ninth clock cycle of the SCL signal and generate a stop condition or regenerate a start condition.

19.7.6 Note on HCRST and BBSY bits

When 1 is written to IICRST in ICCR2, this LSI release SCL and SDA pins. Then, if the SDA level changes from low to high under the condition of SCL = high, BBSY in ICCR2 is cleared to 0 assuming that the stop condition has been issued.

19.7.7 Note on Issuance of Stop Conditions in Master Transmit Mode while ACKE = 1

When a stop condition is issued in master transmit mode while the ACKE bit in the I^2C bus interrupt enable register (ICIER) is 1, the stop condition may not be normally output depending on the issued timing. To avoid this, recognize the falling edge of the ninth clock before issuance of the stop condition.

The falling edge of the ninth clock can be recognized by checking the SCLO bit in the I²C bus control register 2 (ICCR2).

Section 20 Serial Sound Interface

The serial sound interface is a module designed to send or receive audio data interface with various devices offering I2S bus compatibility. It also provides additional modes for other common formats, as well as support for multi-channel mode.

20.1 **Features**

- Number of channels: Four channels
- Operating mode: Non-compressed mode The non-compressed mode supports serial audio streams divided by channels.
- Serves as both a transmitter and a receiver Channels 0 and 1 support full-duplex communications.
- Capable of using serial bus format
- Asynchronous transfer takes place between the data buffer and the shift register.
- It is possible to select a value as the dividing ratio for the clock used by the serial bus interface.
- It is possible to control data transmission or reception with DMA transfer and interrupt requests.
- Selects the oversampling clock input from among the following pins:
 - AUDIO CLK (1 to 50 MHz)
 - AUDIO X1, AUDIO X2 (when connecting a crystal resonator: 10 to 50 MHz, when used to input external clock: 1 to 50 MHz)
- Includes 8-stage FIFO buffers in transmitter and receiver
- Supports multi-channel mode (TDM mode) in which the SSIWS signal is high only for system word 1 period.
- Supports WS continue mode in which the SSIWS signal is not stopped.

Figure 20.1 shows a block diagram of this module.




Figure 20.1 Block Diagram of Serial Sound Interface

20.2 **Input/Output Pins**

Table 20.1 shows the pin assignments relating to this module.

Table 20.1 Pin Assignments

Channel	Pin Name	I/O	Description
0, 1	SSISCK0*, SSISCK1*	I/O	Serial bit clock
	SSIWS0*, SSIWS1*	I/O	Word selection
	SSITxD0, SSITxD1	Output	Serial data output
	SSIRxD0*, SSIRxD1*	Input	Serial data input
2, 3	SSISCK2*, SSISCK3*	I/O	Serial bit clock
	SSIWS2*, SSIWS3*	I/O	Word selection
	SSIDATA2*, SSIDATA3*	I/O	Serial data input/output
Common	AUDIO_CLK	Input	External clock for audio (input oversampling clock)
	AUDIO_X1	Input	Crystal resonator/external clock for audio (input
	AUDIO_X2	Output	oversampling clock)

It is possible to select whether or not to use the noise canceler function in the input path Note: when in slave mode. For details, see 31.2.5, Serial Sound Interface Noise Canceler Control Register (SNCR).

20.3 Register Description

Table 20.2 lists the register configuration. Note that explanation in the text does not refer to the channels.

Table 20.2 Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	Control register 0	SSICR_0	R/W	H'00000000	H'FFFF0000	8, 16, 32
	Status register 0	SSISR_0	R/W*1	H'02000013	H'FFFF0004	8, 16, 32
	FIFO control register 0	SSIFCR_0	R/W	H'00000000	H'FFFF0010	8, 16, 32
	FIFO status register 0	SSIFSR_0	R/(W)* ²	H'00010000	H'FFFF0014	8, 16, 32
	Transmit FIFO data register 0	SSIFTDR_0	W	Undefined	H'FFFF0018	32
	Receive FIFO data register 0	SSIFRDR_0	R	Undefined	H'FFFF001C	32
	TDM mode register 0	SSITDMR_0	R/W	H'00000000	H'FFFF0020	8, 16, 32
1	Control register 1	SSICR_1	R/W	H'00000000	H'FFFF0800	8, 16, 32
	Status register 1	SSISR_1	R/W*1	H'02000013	H'FFFF0804	8, 16, 32
	FIFO control register 1	SSIFCR_1	R/W	H'00000000	H'FFFF0810	8, 16, 32
	FIFO status register	SSIFSR_1	R/(W)* ²	H'00010000	H'FFFF0814	8, 16, 32
	Transmit FIFO data register 1	SSIFTDR_1	W	Undefined	H'FFFF0818	32
	Receive FIFO data register 1	SSIFRDR_1	R	Undefined	H'FFFF081C	32
	TDM mode register 1	SSITDMR_1	R/W	H'00000000	H'FFFF0820	8, 16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
2	Control register 2	SSICR_2	R/W	H'00000000	H'FFFF1000	8, 16, 32
	Status register 2	SSISR_2	R/W*1	H'02000013	H'FFFF1004	8, 16, 32
	FIFO control register 2	SSIFCR_2	R/W	H'00000000	H'FFFF1010	8, 16, 32
	FIFO status register 2	SSIFSR_2	R/(W)* ²	H'00010000	H'FFFF1014	8, 16, 32
	Transmit FIFO data register 2	SSIFTDR_2	W	Undefined	H'FFFF1018	32
	Receive FIFO data register 2	SSIFRDR_2	R	Undefined	H'FFFF101C	32
	TDM mode register 2	SSITDMR_2	R/W	H'00000000	H'FFFF1020	8, 16, 32
3	Control register 3	SSICR_3	R/W	H'00000000	H'FFFF1800	8, 16, 32
	Status register 3	SSISR_3	R/W*1	H'02000013	H'FFFF1804	8, 16, 32
	FIFO control register 3	SSIFCR_3	R/W	H'00000000	H'FFFF1810	8, 16, 32
	FIFO status register 3	SSIFSR_3	R/(W)* ²	H'00010000	H'FFFF1814	8, 16, 32
	Transmit FIFO data register 3	SSIFTDR_3	W	Undefined	H'FFFF1818	32
	Receive FIFO data register 3	SSIFRDR_3	R	Undefined	H'FFFF181C	32
	TDM mode register 3	SSITDMR_3	R/W	H'00000000	H'FFFF1820	8, 16, 32

Notes: 1. Although bits 29 to 26 in these registers can be read from or written to, bits other than these are read-only. For details, refer to section 20.3.2, Status Register (SSISR).

2. To bits 16 and 0 in these registers, only 0 can be written to clear the flags. Other bits are read-only. For details, refer to section 20.3.6, FIFO Status Register (SSIFSR).

20.3.1 Control Register (SSICR)

SSICR is a readable/writable 32-bit register that controls the IRQ, selects the polarity status, and sets operating mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	CKS	TUIEN	TOIEN	RUIEN	ROIEN	IIEN	-	CHN	L[1:0]		DWL[2:0]		SWL[2:0]]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SCKD	SWSD	SCKP	SWSP	SPDP	SDTA	PDTA	DEL		CKD)	/[3:0]		MUEN	-	TEN	REN
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31	_	0	R	Reserved
				The read value is undefined. The write value should always be 0.
30	CKS	0	R/W	Oversampling Clock Select
				Selects the clock source for oversampling.
				0: AUDIO_X1 input
				1: AUDIO_CLK input
29	TUIEN	0	R/W	Transmit Underflow Interrupt Enable
				0: Disables an underflow interrupt.
				1: Enables an underflow interrupt.
28	TOIEN	0	R/W	Transmit Overflow Interrupt Enable
				0: Disables an overflow interrupt.
				1: Enables an overflow interrupt.
27	RUIEN	0	R/W	Receive Underflow Interrupt Enable
				0: Disables an underflow interrupt.
				1: Enables an underflow interrupt.
26	ROIEN	0	R/W	Receive Overflow Interrupt Enable
				0: Disables an overflow interrupt.
				1: Enables an overflow interrupt.

Bit	Bit Name	Initial Value	R/W	Description
25	IIEN	0	R/W	Idle Mode Interrupt Enable
				0: Disables an idle mode interrupt.
				1: Enables an idle mode interrupt.
24	_	0	R	Reserved
				The read value is undefined. The write value should always be 0.
23, 22	CHNL[1:0]	00	R/W	Channels
				[When TDM = 0]
				These bits show the number of channels in each system word.
				00: Having one channel per system word
				01: Having two channels per system word
				10: Having three channels per system word
				11: Having four channels per system word
				[When TDM = 1]
				These bits show the number of system words in each TDM frame.
				00: Setting prohibited
				01: Having four system words per TDM frame
				10: Having six system words per TDM frame
				11: Having eight system words per TDM frame
21 to 19	DWL[2:0]	000	R/W	Data Word Length
				These bits indicate the number of bits in a data word.
				000: 8 bits
				001: 16 bits
				010: 18 bits
				011: 20 bits
				100: 22 bits
				101: 24 bits
				110: 32 bits
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
18 to 16	SWL[2:0]	000	R/W	System Word Length
				These bits indicate the number of bits in a system word.
				000: 8 bits
				001: 16 bits
				010: 24 bits
				011: 32 bits
				100: 48 bits
				101: 64 bits
				110: 128 bits
				111: 256 bits
15	SCKD	0	R/W	Serial Bit Clock Direction
				0: Serial bit clock is input, slave mode.
				1: Serial bit clock is output, master mode.
				Note: Only the following settings are allowed: (SCKD, SWSD) = (0, 0) and (1, 1). Other settings are prohibited.
14	SWSD	0	R/W	Serial WS Direction
				0: Serial word select is input, slave mode.
				1: Serial word select is output, master mode.
				Note: Only the following settings are allowed: (SCKD, SWSD) = (0,0) and (1,1). Other settings are prohibited.

Bit	Bit Name	Initial Value	R/W	Description				
13	SCKP	0	R/W	Serial Bit Clock Polarity	Serial Bit Clock Polarity			
				0: SSIWS and SSIDATA changedge (sampled at the SCK r	•	ISCK falling		
				1: SSIWS and SSIDATA changedge (sampled at the SCK f				
					SCKP =0	SCKP = 1		
				SSIDATA input sampling timing at the time of reception	SSISCK rising edge	SSISCK falling edge		
				SSIDATA output change timing at the time of transmission	SSISCK falling edge	SSISCK rising edge		
				SSIWS input sampling timing at the time of slave mode (SWSD = 0)	SSISCK rising edge	SSISCK falling edge		
				SSIWS output change timing at the time of master mode (SWSD = 1)	SSISCK falling edge	SSISCK rising edge		
12	SWSP	0	R/W	Serial WS Polarity				
				[When TDM = 0]				
				0: SSIWS is low for 1st channel	el, high for 2	nd channel.		
				1: SSIWS is high for 1st chann	el, low for 2	nd channel.		
				[When TDM = 1]				
				 SSIWS is high only for syste other periods. 	em word 1 p	eriod, low for		
				1: Setting prohibited				
11	SPDP	0	R/W	Serial Padding Polarity				
				0: Padding bits are low.				
				1: Padding bits are high.				
10	SDTA	0	R/W	Serial Data Alignment				
				Transmitting and receiving i and padding bits	n the order o	of serial data		
				Transmitting and receiving i bits and serial data	n the order o	of padding		

Bit	Bit Name	Initial Value	R/W	Description
9	PDTA	0	R/W	Parallel Data Alignment
				When the data word length is 32 bits, this configuration field has no meaning.
				This bit applies to SSIRDR in receive mode and SSITDR in transmit mode.
				When data word length is 8 or 16 bits:
				The lower bits of parallel data (SSITDR, SSIRDR) are transferred prior to the upper bits.
				1: The upper bits of parallel data (SSITDR, SSIRDR)

When data word length is 18, 20, 22, or 24 bits:

are transferred prior to the lower bits.

- 0: Parallel data (SSITDR, SSIRDR) is left-aligned.
- 1: Parallel data (SSITDR, SSIRDR) is right-aligned.
- PDTA = 0

DWL[2:0]	SSITDR/SSIRDR[31:0]								
	31 24	23 16	15	8	7	0			
000	4th word	3rd word	2nd w	ord	1st word				
	31	16	15			0			
001	2nd	word		1st v	vord				
	31		14 13			0			
010	V	alid		Ir	nvalid				
	31		12 11			0			
011		Valid	Invalid						
	31		10	9		0			
100		Valid			Invalid				
	31			8 7		0			
101	Valid Invalid								
	31					0			
110		V	alid						

Bit	Bit Name	Initial Value	R/W	De	scription	on
9	PDTA	0	R/W	•	PDTA =	= 1
					DWL[2:0]	SSITDR/SSIRDR[31:0]
						31 24 23 16 15 8 7 0
					000	1st word 2nd word 3rd word 4th word
						31 16 15 0
					001	1st word 2nd word
						31 18 17 0
					010	Invalid Valid
						31 20 19 0
					011	Invalid Valid
						31 22 21 0
					100	Invalid Valid
						31 2423 0
					101	Invalid Valid
						31 0
					110	Valid
8	DEL	0	R/W	Se	rial Data	a Delay
				0:	1 clock cy	cycle delay between SSIWS and SSIDATA
				1: 1	No delay	y between SSIWS and SSIDATA

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	CKDV[3:0]	0000	R/W	Serial Oversampling Clock Division Ratio
				Sets the ratio between the oversampling clock (AUDIOφ) and the serial bit clock. When the SCKD bit is 0, the setting of these bits is ignored. The serial bit clock is used in the shift register and is supplied from the SSISCK pin.
				0000: ΑUDΙΟφ
				0001: AUDIOφ/2
				0010: AUDIOφ/4
				0011: AUDIOφ/8
				0100: AUDIO
				0101: AUDIO
				0110: AUDIO
				0111: AUDIO
				1000: AUDIO
				1001: AUDIO
				1010: AUDIO
				1011: AUDIOφ/48
				1100: AUDIO _{\$\psi\$} /96
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited
3	MUEN	0	R/W	Mute Enable
				0: This module is not muted.
				1: This module is muted.
				Note: When this module is muted, the value of outputting serial data is re-written to 0 but data transmission is not stopped. Write dummy data to the SSIFTDR not to generate a transmit underflow because the number of data in the transmit FIFO is decreasing.
2	_	0	R	Reserved
				The read value is undefined. The write value should always be 0.
1	TEN	0	R/W	Transmit Enable
				0: Disables the transmit operation.
				1: Enables the transmit operation.

Bit	Bit Name	Initial Value	R/W	Description
0	REN	0	R/W	Receive Enable
				0: Disables the receive operation.
				1: Enables the receive operation.

20.3.2 Status Register (SSISR)

SSISR consists of status flags indicating the operational status of this module and bits indicating the current channel numbers and word numbers.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	TUIRQ	TOIRQ	RUIRQ	ROIRQ	IIRQ	-	-	-	-	-	-	-	-	-
Initial value:	Undefined	Undefined	0	0	0	0	1	Undefined	Undefined	Undefined	Undefined	Undefined	Jndefined	Undefined	dUndefined	Indefined
R/W:	R	R	R/(W)*	R/(W)*	R/(W)*	$R/(W)^*$	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	TCHN	IO[1:0]	TSWNO	RCHN	IO[1:0]	RSWNO	IDST
Initial value:	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefine	dUndefined	Undefined	0	0	1	0	0	1	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Note: * The bit can be read or written to. Writing 0 initializes the bit, but writing 1 is ignored.

Bit	Bit Name	Initial Value	R/W	Description
31, 30	_	Undefined	R	Reserved
				The read value is undefined. The write value should always be 0.
29	TUIRQ	0	R/(W)*	Transmit Underflow Error Interrupt Status Flag
				This status flag indicates that transmit data was supplied at a lower rate than was required.
				This bit is set to 1 regardless of the value of the TUIEN bit and can be cleared by writing 0 to this bit.
				If TUIRQ = 1 and TUIEN = 1, an interrupt occurs.
				If TUIRQ = 1, SSITDR did not have data written to it before it was required for transmission. This will lead to the same data being transmitted once more and a potential corruption of multi-channel data. As a result, this module will output erroneous data.
				Note: When an underflow error occurs, the current data in the data buffer of this module is transmitted until the next data is written.

Bit	Bit Name	Initial Value	R/W	Description
28	TOIRQ	0	R/(W)*	Transmit Overflow Error Interrupt Status Flag
				This status flag indicates that transmit data was supplied at a higher rate than was required.
				This bit is set to 1 regardless of the value of the TOIEN bit and can be cleared by writing 0 to this bit.
				If TOIRQ = 1 and TOIEN = 1, an interrupt occurs.
				If TOIRQ = 1, SSIFTDR had data written to it while the transmit FIFO is full (TDC = H'8). This will lead to the loss of data and a potential corruption of multi-channel data.
27	RUIRQ	0	R/(W)*	Receive Underflow Error Interrupt Status Flag
				This status flag indicates that receive data was supplied at a lower rate than was required.
				This bit is set to 1 regardless of the value of the RUIEN bit and can be cleared by writing 0 to this bit.
				If RUIRQ = 1 and RUIEN = 1, an interrupt occurs.
				If RUIRQ = 1, SSIFRDR was read while the receive FIFO is empty (RDC = H'0). This can cause invalid receive data to be stored, which may lead to corruption of multi-channel data.
26	ROIRQ	0	R/(W)*	Receive Overflow Error Interrupt Status Flag
				This status flag indicates that receive data was supplied at a higher rate than was required.
				This bit is set to 1 regardless of the value of the ROIEN bit and can be cleared by writing 0 to this bit.
				If ROIRQ = 1 and ROIEN = 1, an interrupt occurs.
				If ROIRQ = 1, SSIRDR was not read before there was new unread data written to it. This will lead to the loss of data and a potential corruption of multi-channel data.
				Note: When an overflow error occurs, the current data in the data buffer of this module is overwritten by the next incoming data from the SSI interface.

Bit	Bit Name	Initial Value	R/W	Description
25	IIRQ	1	R	Idle Mode Interrupt Status Flag
				This interrupt status flag indicates whether this module is in idle state.
				This bit is set regardless of the value of the IIEN bit to allow polling.
				The interrupt can be masked by clearing IIEN, but cannot be cleared by writing to this bit.
				If IIRQ = 1 and IIEN = 1, an interrupt occurs.
				0: This module is not in idle state.
				1: This module is in idle state.
24 to 7	_	Undefined	R	Reserved
				The read value is undefined. The write value should always be 0.
6, 5	TCHNO	00	R	Transmit Channel Number
	[1:0]			These bits show the current channel number.
				These bits indicate which channel is required to be written to SSITDR. This value will change as the data is copied to the shift register, regardless of whether the data is written to SSITDR.
				When TDM or CONT is 1, these bits cannot be used.
4	TSWNO	1	R	Transmit Serial Word Number
				This status bit indicates the current word number.
				This bit indicates which system word is required to be written to SSITDR. This value will change as the data is copied to the shift register, regardless of whether the data is written to SSITDR.
				When TDM or CONT is 1, this bit cannot be used.
3, 2	RCHNO	00	R	Receive Channel Number
	[1:0]			These bits show the current channel number.
				These bits indicate which channel the data in SSIRDR currently represents. This value will change as the data in SSIRDR is updated from the shift register.
				When TDM or CONT is 1, these bits cannot be used.

Bit	Bit Name	Initial Value	R/W	Description
1	RSWNO	1	R	Receive Serial Word Number
				This status bit indicates the current word number.
				This bit indicates which system word the data in SSIRDR currently represents. This value will change as the data in SSIRDR is updated from the shift register, regardless of whether SSIRDR has been read.
				When TDM or CONT is 1, this bit cannot be used.
0	IDST	1	R	Idle Mode Status Flag
				This status flag indicates that the serial bus activity has stopped.
				This bit is cleared to 0 if the serial bus are currently active while $TEN = 1$ or $REN = 1$.
				This bit is automatically set to 1 if both TEN and REN are cleared to 0 and the current system word communication is completed.
				Note: If the external device stops the serial bus clock before the current system word is completed, this bit is not set.

Note: * The bit can be read or written to. Writing 0 initializes the bit, but writing 1 is ignored.

20.3.3 Transmit Data Register (SSITDR)

SSITDR is a 32-bit register that stores data to be transmitted. The data for transmission to be stored to SSITDR is automatically transferred from the transmit FIFO data register.

Data written to this register is transferred to the shift register upon transmission request. If the data word length is less than 32 bits, the alignment is determined by the setting of the PDTA control bit in SSICR.

The CPU cannot read or write data from/to SSITDR.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

20.3.4 Receive Data Register (SSIRDR)

SSIRDR is a 32-bit register that stores received data. The received data stored in SSIRDR is automatically transferred to the receive FIFO data register.

Data in this register is transferred from the shift register each time data word is received. If the data word length is less than 32 bits, the alignment is determined by the setting of the PDTA control bit in SSICR.

The CPU cannot read or write data from/to SSIRDR.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

20.3.5 FIFO Control Register (SSIFCR)

SSIFCR is a readable/writable 32-bit register that specifies the data trigger numbers and selects transmission from or reception by the FIFO data register, and enables or disables FIFO data resets and interrupt requests.

SSIFCR can always be read or written by the CPU.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	TTRO	ā[1:0]	RTRO	G[1:0]	TIE	RIE	TFRST	RFRST
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7, 6	TTRG[1:0]	00	R/W	Transmit Data Trigger Number
				When the FIFO is operating for transmission, these bits specify the number of bytes for transmission in the FIFO (trigger number for transmission) at which the TDE flag in the FIFO status register (SSIFSR) will be set. The TDE flag is set to 1 when the number of bytes for transmission in the transmit FIFO data register (SSIFTDR) has fallen to or below the trigger number corresponding to the setting as shown below.
				00: 7 (1)*
				01: 6 (2)*
				10: 4 (4)*
				11: 2 (6)*
				Note: * The values in parenthesis are the number of empty stages in SSIFTDR at which the TDE flag is set.

		Initial		
Bit	Bit Name	Value	R/W	Description
5, 4	RTRG[1:0]	00	R/W	Receive Data Trigger Number
				When the FIFO is operating for reception, these bits specify the number of received bytes in the FIFO (trigger number for reception) at which the RDF flag in the FIFO status register (SSIFSR) will be set. The RDF flag is set to 1 when the number of received bytes in the receive FIFO data register (SSIFRDR) has risen to or above the trigger number corresponding to the setting as shown below.
				00: 1
				01: 2
				10: 4
				11: 6
3	TIE	0	R/W	Transmit Interrupt Enable
				This bit enables or disables generation of transmit data empty interrupt (TXI) requests in the following situation: when the FIFO is operating for transmission, the data for transmission in the transmit FIFO data register (SSIFTDR) are transferred to the transmit data register (SSITDR) and the number of data bytes in the transmit FIFO data register has become less than the set transmit trigger number, so that the TDE flag in the FIFO status register (SSIFSR) is set to 1.
				Transmit data empty interrupt (TXI) request is disabled
				1: Transmit data empty interrupt (TXI) request is enabled*
				Note: * TXI can be cleared by clearing either the TDE flag (see the description of the TDE bit for details) or TIE bit.

Bit	Bit Name	Initial Value	R/W	Description
		value		Description
2	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables generation of receive data full interrupt (RXI) requests when the RDF flag in the FIFO status register (SSIFSR) is set to 1 while the FIFO is operating for reception.
				0: Receive data full interrupt (RXI) request is disabled
				1: Receive data full interrupt (RXI) request is enabled*
				Note: * RXI can be cleared by clearing either the RDF flag (see the description of the RDF bit for details) or RIE bit.
1	TFRST	0	R/W	Transmit FIFO Data Register Reset
				Invalidates the data in the transmit FIFO data register (SSIFTDR) to reset the FIFO to an empty state.
				0: Reset is disabled.
				1: Reset is enabled.
				Note: FIFO is reset at a power-on reset.
0	RFRST	0	R/W	Receive FIFO Data Register Reset
				Invalidates the data in the receive FIFO data register (SSIFRDR) to reset the FIFO to an empty state.
				0: Reset is disabled
				1: Reset is enabled
				Note: FIFO is reset at a power-on reset.

FIFO Status Register (SSIFSR) 20.3.6

SSIFSR contains status flags that indicate the state of operation of the transmit and receive FIFO data registers.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-		TDC	[3:0]		-	-	-	-	-	-	-	TDE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/(W)*
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-		RDC	[3:0]		-	-	-	-	-	-	-	RDF
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/(W)*

Bit	Bit Name	Initial Value	R/W	Description
31 to 28	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0 .
27 to 24	TDC[3:0]	0000	R	Number of Data Bytes Stored in SSIFTDR
				TDC[3:0] = H'0 indicates no data for transmission. TDC[3:0] = H'8 indicates that 32 bytes of data for transmission is stored in SSIFTDR.
23 to 17	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0 .
16	TDE	1	R/(W)*	Transmit Data Empty
				Indicates that, when the FIFO is operating for transmission, the data for transmission in the transmit FIFO data register (SSIFTDR) is transferred to the transmit data register (SSITDR), the number of data bytes in the FIFO data register has become less than the transmit trigger number specified by TTRG[1:0] in the FIFO control register (SSIFCR), and thus writing of data transmission to SSIFTDR has been enabled.

Bit Name	Initial Value	R/W	Description
TDE	1	R/(W)*	0: Number of data bytes for transmission in SSIFTDR is greater than the set transmit trigger number.
			[Clearing conditions]
			 0 is written to TDE after data of the number of bytes larger than the set transmit trigger number is written to SSIFTDR.
			 The direct memory access controller is activated by transmit data empty (TXI) interrupt, and data of the number of bytes larger than the set transmit trigger number is written to SSIFTDR.
			1: Number of data bytes for transmission in SSIFTDR is equal to or less than the set transmit trigger number.*
			[Setting conditions]
			Power-on reset
			 Number of transmission data bytes to be stored in SSIFTDR has become equal to or less than the set transmit trigger number.
			Note: * Since SSIFTDR is an 8-stage FIFO register, the amount of data that can be written to it while TDE = 1 is "8 – transmit trigger number to be specified" bytes at maximum. Writing more data will be ignored. The number of data bytes in SSIFTDR is indicated in the TDC bits in SSIFSR.
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
RDC[3:0]	0000	R	Number of Data Bytes Stored in SSIFRDR
			RDC[3:0] = H'0 indicates no received data. RDC[3:0] = H'8 indicates that 32 bytes of received data is stored in SSIFRDR.
_	All 0	R	Reserved
			This bit is always read as 0. The write value should always be 0.
	TDE	Bit Name 1 TDE 1 All 0 RDC[3:0] 00000	Bit Name Value R/W TDE 1 R/(W)*


Bit	Bit Name	Initial Value	R/W								
0	RDF	0	R/(W)*	Receive Data Full							
				Indicates that, when the FIFO is operating for reception, the received data is transferred to the receive FIFO data register (SSIFRDR) and the number of data bytes in the FIFO data register has become greater than the receive trigger number specified by RTRG[1:0] in the FIFO control register (SSIFCR).							
				0: Number of received data bytes in SSIFRDR is less than the set receive trigger number.							
				[Clearing conditions]							
				Power-on reset							
				• 0 is written to RDF after the receive FIFO is empty with writing 1 to RFRST.							
				0 is written to RDF after data is read from SSIFRDR until the number of data bytes in SSIFRDR becomes less than the set receive trigger number.							
				 The direct memory access controller is activated by receive data full (RXI) interrupt, and data is read from SSIFRDR until the number of data bytes in SSIFRDR becomes less than the set receive trigger number. 							
				1: Number of received data bytes in SSIFRDR is equal to or greater than the set receive trigger number.							
				[Setting condition]							
				 Data of the number of bytes that is equal to or greater than the set receive trigger number is stored in SSIFRDR.* 							
				Note: * Since SSIFRDR is an 8-stage FIFO register, the amount of data that can be read from it while RDF = 1 is the set receive trigger number of bytes at maximum. Continuing to read data from SSIFRDR after reading all the data will result in undefined data to be read. The number of data bytes in SSIFRDR is indicated in the RDC bits in SSIFSR.							

Note: * The bit can be read or written to. Writing 0 initializes the bit, but writing 1 is ignored.

20.3.7 Transmit FIFO Data Register (SSIFTDR)

SSIFTDR is a FIFO register consisting of eight stages of 32-bit registers for storing data to be serially transmitted. On detecting that the transmit data register (SSITDR) is empty, this module transfers the data for transmission written to SSIFTDR to SSITDR to start serial transmission, which can continue until SSIFTDR becomes empty. SSIFTDR can be written to by the CPU at any time.

Note that when SSIFTDR is full of data (32 bytes), the next data cannot be written to it. If writing is attempted, it will be ignored and an overflow occurs.



Note: * Not writable during reception.

20.3.8 Receive FIFO Data Register (SSIFRDR)

SSIFRDR is a FIFO register consisting of eight stages of 32-bit registers for storing serially received data. When four bytes of data have been received, this module transfers the received data in the receive data register (SSIRDR) to SSIFRDR to complete reception operation. Reception can continue until 32 bytes of data have been stored to SSIFRDR. SSIFRDR can be read by the CPU but cannot be written to. Note that when SSIFRDR is read while it does not hold received data, the value read is undefined and a reception underflow will occur.

After SSIFRDR becomes full of received data, the data received thereafter will be lost and a receive overflow occurs.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

20.3.9 TDM Mode Register (SSITDMR)

SSITDMR is a readable/writable 32-bit register that enables or disables TDM mode and WS continue mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	CONT	-	-	-	-	-	-	-	TDM
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	CONT	0	R/W	WS Continue Mode
				0: Disables WS continue mode.
				1: Enables WS continue mode.
				Note: This bit can be set only in master mode (SCKD = 1 and SWSD = 1)
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	TDM	0	R/W	TDM Mode
				0: Disables TDM mode.
				1: Enables TDM mode.

20.4 Operation Description

20.4.1 Bus Format

This module can operate as a transmitter or a receiver and can be configured into many serial bus formats in either mode.

The bus format can be selected from one of the twelve major modes shown in table 20.3.

Table 20.3 Bus Format for SSIF Module

	TEN	REN	SCKD	SWSD	TDM	MUEN	IIEN	TOIEN	TUIEN	ROIEN	RUIEN	CONT	SWSP	DEL	PDTA	SDTA	SPDP	SCKP	SWL[2:0]	DWL[2:0]	CHNL[1:0]
Non- Compression Slave Receiver	0	1	0	0	0		trol B		'				-	figura			99	"	<u> </u>		J
Non- Compression Slave Transmitter	1	0	0	0	0																
Non- Compression Slave Transceiver	1	1	0	0	0																
Non- Compression Master Receiver	0	1	1	1	0																
Non- Compression Master Transmitter	1	0	1	1	0																
Non- Compression Master Transceiver	1	1	1	1	0																
TDM Slave Receiver	0	1	0	0	1								0	Con	figura	ation	Bits				
TDM Slave Transmitter	1	0	0	0	1								0								
TDM Slave Transceiver	1	1	0	0	1								0								
TDM Master Receiver	0	1	1	1	1								0								
TDM Master Transmitter	1	0	1	1	1								0								
TDM Master Transceiver	1	1	1	1	1								0								

20.4.2 Non-Compressed Modes

The non-compressed modes support all serial audio streams split into channels. It supports the I²S compatible format as well as many more variants on these modes.

(1) Slave Receiver

This mode allows the module to receive serial data from another device. The clock and word select signal used for the serial data stream is also supplied from an external device. If these signals do not conform to the format specified in the configuration fields of this module, operation is not guaranteed.

(2) Slave Transmitter

This mode allows the module to transmit serial data to another device. The clock and word select signal used for the serial data stream is also supplied from an external device. If these signals do not conform to the format specified in the configuration fields of this module, operation is not guaranteed.

(3) Slave Transceiver

This mode allows serial data transmission and reception between this module and another device. The clock and word select signal used for the serial data stream is also supplied from an external device. If these signals do not conform to the format specified in the configuration fields of this module, operation is not guaranteed.

(4) Master Receiver

This mode allows the module to receive serial data from another device. The clock and word select signals are internally derived from the oversampling clock. The format of these signals is defined in the configuration fields of this module. If the incoming data does not follow the configured format, operation is not guaranteed.

(5) Master Transmitter

This mode allows the module to transmit serial data to another device. The clock and word select signals are internally derived from the oversampling clock. The format of these signals is defined in the configuration fields of this module.

(6) Master Transceiver

This mode allows serial data transmission and reception between this module and another device. The clock and word select signals are internally derived from the oversampling clock. The format of these signals is defined in the configuration fields of this module.

(7) Operating Setting Related to Word Length

All bits related to the SSICR's word length are valid in non-compressed modes. There are many configurations this module supports, but some of the combinations are shown below for the I²S compatible format, MSB-first and left-aligned format, and MSB-first and right-aligned format.

• I²S Compatible Format

Figures 20.2 and 20.3 show the I²S compatible formats without and with padding, respectively. Padding occurs when the data word length is smaller than the system word length.




Figure 20.2 I'S Compatible Format (without Padding)




Figure 20.3 I'S Compatible Format (with Padding)

Figure 20.4 shows the MSB-first and left-aligned format and figure 20.5 shows the MSB-first and right-aligned format.

• MSB-first and Left-aligned Format




Figure 20.4 MSB-first and Left-aligned Format (Transmitted and Received in the Order of Serial Data and Padding Bits)

• MSB-first and Right-aligned Format




Figure 20.5 MSB-first and Right-aligned Format (Transmitted and Received in the Order of Padding Bits and Serial Data)

(8) Multi-channel Formats

Some devices extend the definition of the I²S bus specification and allow more than 2 channels to be transferred within two system words.

This module supports the transfer of 4, 6, and 8 channels by using the CHNL, SWL and DWL bits only when the system word length (SWL) is greater than or equal to the data word length (DWL) multiplied by channels (CHNL).

Table 20.4 shows the number of padding bits for each of the valid setting. If setting is not valid, "—" is indicated instead of a number.

Table 20.4 The Number of Padding Bits for Each Valid Setting

Paddii	ng Bits per S	ystem								
	Word		DWL[2:0]	000	001	010	011	100	101	110
CHNL [1:0]	Decoded Channels per System Word	SWL [2:0]	Decoded Word Length	8	16	18	20	22	24	32
00	1	000	8	0	_	_	_	_	_	_
		001	16	8	0	_	_	_		
		010	24	16	8	6	4	2	0	
		011	32	24	16	14	12	10	8	0
		100	48	40	32	30	28	26	24	16
		101	64	56	48	46	44	42	40	32
		110	128	120	112	110	108	106	104	96
		111	256	248	240	238	236	234	232	224
01	2	000	8	_	_	_	_	_	_	_
		001	16	0				_		_
		010	24	8		_	_	_		_
		011	32	16	0	_	_	_	_	_
		100	48	32	16	12	8	4	0	_
		101	64	48	32	28	24	20	16	0
		110	128	112	96	92	88	84	80	64
		111	256	240	224	220	216	212	208	192

Paddir	ng Bits per S Word	ystem	DWL[2:0]	000	001	010	011	100	101	110
CHNL [1:0]	Decoded Channels per System Word	SWL [2:0]	Decoded Word Length	8	16	18	20	22	24	32
10	3	000	8	_	_	_	_	_	_	_
		001	16	_	_			_	_	
		010	24	0	_		_	_	_	_
		011	32	8				_	_	_
		100	48	24	0					_
		101	64	40	16	10	4	_	_	_
		110	128	104	80	74	68	62	56	32
		111	256	232	208	202	196	190	184	160
11	4	000	8	_	_	_	_	_	_	_
		001	16	_	_	_	_	_	_	_
		010	24	_						_
		011	32	0	_	_	_	_		_
		100	48	16	_	_	_	_	_	_
		101	64	32	0			_	_	_
		110	128	96	64	56	48	40	32	0
		111	256	224	192	184	176	168	160	128

When this module acts as a transmitter, each word written to SSITDR is transmitted to the serial audio bus in the order they are written. When this module acts as a receiver, each word received by the serial audio bus is read in the order received from the SSIRDR register.

Figures 20.6 to 20.8 show how the data on 4, 6, and 8 channels are transferred to the serial audio bus. Note that there are no padding bits in the first example, the second example is left-aligned and the third is right-aligned. The other conditions in these examples have been selected arbitrarily.




Figure 20.6 Multi-Channel Format (4 Channels Without Padding)




Figure 20.7 Multi-Channel Format (6 Channels with High Padding)




Figure 20.8 Multi-Channel Format (8 Channels; Transmitting and Receiving in the Order of Serial Data and Padding Bits; with Padding)

(9) Bit Setting Configuration Format

Several more configuration bits in non-compressed mode are shown below. These bits are not mutually exclusive, but some combinations may not be useful for any other device.

These configuration bits are described below with reference to figure 20.9.




Figure 20.9 Basic Sample Format (Transmit Mode with Example System/Data Word Length)

Figure 20.9 uses a system word length of 6 bits and a data word length of 4 bits. These settings are not possible with this module but are used only for clarification of the other configuration bits.

Inverted Clock




Figure 20.10 Inverted Clock

Inverted Word Select




Figure 20.11 Inverted Word Select

Inverted Padding Polarity




Figure 20.12 Inverted Padding Polarity

Transmitting and Receiving in the Order of Padding Bits and Serial Data; with Delay




Figure 20.13 Transmitting and Receiving in the Order of Padding Bits and Serial Data; with Delay

• Transmitting and Receiving in the Order of Padding Bits and Serial Data; without Delay




Figure 20.14 Transmitting and Receiving in the Order of Padding Bits and Serial Data; without Delay

• Transmitting and Receiving in the Order of Serial Data and Padding Bits; without Delay




Figure 20.15 Transmitting and Receiving in the Order of Serial Data and Padding Bits; without Delay

• Parallel Right-Aligned with Delay




Figure 20.16 Parallel Right-Aligned with Delay

Mute Enabled




Figure 20.17 Mute Enabled

20.4.3 TDM Mode

TDM mode is provided to enable connection to multi-channel devices for TDM. This mode can be set using the TDM bit in the TDM mode register (SSITDMR). In this mode, the SSIWS signal is high only for system word 1 period and low for the other periods. The pulse produced on the SSIWS signal is defined as SYNC pulse. Note that the SYNC pulse always has the positive polarity (high only for system word 1 period).

Figures 20.18 and 20.19 show the TDM formats without and with padding, respectively.




Figure 20.18 TDM Format (6 system words, no padding)




Figure 20.19 TDM Format (6 system words, with padding)

20.4.4 WS Continue Mode

In WS continue mode, the SSIWS signal continues to be output irrespective whether data transfer is enabled or disabled. This mode can be set using the CONT bit in the CONT bit in the TDM mode register (SSITDMR). With this mode enabled, the SSIWS signal does not stop but continues operating even if TEN and REN bits in the control register (SSICR) are both set to 0 (transfer disabled). With this mode disabled, the SSIWS signal stops if TEN and REN bits are both set to 0.

Figures 20.20 and 20.21 show the operations with WS continue mode enabled and disabled, respectively.




Figure 20.20 WS Continue Mode Enabled




Figure 20.21 WS Continue Mode Disabled

20.4.5 Operation Modes

There are three modes of operation: configuration, enabled and disabled. Figure 20.22 shows how the module enters each of these modes.




Figure 20.22 Operation Modes

(1) Configuration Mode

This mode is entered after the module is released from reset. All required configuration fields in the control register should be defined in this mode, before this module is enabled by setting the TEN and REN bits.

Setting the TEN and REN bits causes the module to enter the module enabled mode.

(2) Module Enabled Mode

Operation of the module in this mode is dependent on the operation mode selected. For details, refer to section 20.4.6, Transmit Operation, and section 20.4.7, Receive Operation, below.

20.4.6 Transmit Operation

Transmission can be controlled either by DMA transfer or interrupt.

DMA control is preferred to reduce the processor load. In DMA control mode, the processor will only receive interrupts if there is an underflow or overflow of data or if the DMA transfer has been completed.

The alternative method is using the interrupts that this module generates to supply data as required.

When disabling this module, the clock* must be kept supplied to this module until the IIRQ bit indicates that the module is in the idle state.

Figure 20.23 shows the transmit operation in DMA control mode, and figure 20.24 shows the transmit operation in interrupt control mode.

Note: * Input clock from the SSISCK pin when SCKD = 0. Oversampling clock when SCKD = 1.

(1) Transmission Using Direct Memory Access Controller




Figure 20.23 Transmission Using Direct Memory Access Controller

(2) Transmission Using Interrupt-Driven Data Flow Control




Figure 20.24 Transmission Using Interrupt-Driven Data Flow Control

20.4.7 Receive Operation

Like transmission, reception can be controlled either by DMA transfer or interrupt.

Figures 20.25 and 20.26 show the flow of operation.

When disabling this module, the clock* must be kept supplied to this module until the IIRQ bit indicates that the module is in the idle state.

Note: * Input clock from the SSISCK pin when SCKD = 0. Oversampling clock when SCKD = 1.

(1) Reception Using Direct Memory Access Controller




Figure 20.25 Reception Using Direct Memory Access Controller

(2) Reception Using Interrupt-Driven Data Flow Control




Figure 20.26 Reception Using Interrupt-Driven Data Flow Control

When an underflow or overflow error condition has matched, this module can be recovered to the status before underflow or overflow condition match by using the TCHNO [1:0] and TSWNO bits in transmission and the RCHNO[1:0] and RSWNO bits in reception. When an underflow or overflow occurs, the host can read the channel number and system word number to determine what point the serial audio stream has reached. In the transmitter case, the host can skip forward through the data it wants to transmit until it finds the sample data that matches what this module is expecting to transmit next, and so resynchronize with the audio data stream. In the receiver case the host CPU can store null data to make the number of receive data items consistent until it is ready to store the sample data that this module is indicating will be received next, and so resynchronize with the audio data stream.

20.4.8 Serial Bit Clock Control

This function is used to control and select which clock is used for the serial bus interface.

If the serial clock direction is set to input (SCKD = 0), this module is in clock slave mode and the shift register uses the bit clock that was input to the SSISCK pin.

If the serial clock direction is set to output (SCKD = 1), this module is in clock master mode, and the shift register uses the oversampling clock or a divided oversampling clock as the bit clock. The oversampling clock is divided by the ratio specified by the serial oversampling clock division ratio bits (CKDV) in SSICR for use as the bit clock by the shift register.

In either case the module pin, SSISCK, is the same as the bit clock.

20.5 Usage Notes

20.5.1 Limitations from Underflow or Overflow during DMA Operation

If an underflow or overflow occurs while the DMA is in operation, the module should be restarted. The transmit and receive buffers in the SSIF consists of 32-bit registers that share the L and R channels. Therefore, data to be transmitted and received at the L channel may sometimes be transmitted and received at the R channel if an underflow or overflow occurs, for example, under the following condition: the control register (SSICR) has a 32-bit setting for both data word length (DWL2 to DWL0) and system word length (SWL2 to SWL0).

If an error occurrence is confirmed with four types of error interrupts (transmit underflow, transmit overflow, receive underflow, and receive overflow) or the corresponding error status flag (the bits TUIRQ, TOIRQ, RUIRQ, and ROIRQ in SSISR), write 0 to the TEN or REN bit in SSICR to disable DMA transfer requests in this module, thus stopping the operation. (In this case, the direct memory access controller setting should also be stopped.) After this, if reception had been in progress, write 0 to the error status flag bit to clear the error status, set the direct memory access controller again and restart the transfer. For transmission, issue a software reset and execute the procedure to start again.

20.5.2 Note on Changing Mode from Master Transceiver to Master Receiver

If a transmit underflow occurs in master transceiver mode while WS continue mode is disabled (SSITDMR.CONT = 0) and the TEN bit in SSICR is set to 0 in order to disable transmit operation, SSIWS output is broken. In order to receive seamlessly after changing mode to master receiver mode, write dummy data to SSITDR to suppress transmit underflow.

20.5.3 Limits on TDM mode and WS Continue Mode

If TDM mode or WS continue mode setting is changed, the operation of the SSISCK and SSIWS signals immediately after switching are not guaranteed. If it affects the device to be connected, do not change the setting dynamically.

To temporarily halt and restart transmission while the WS continue mode is enabled (SSITDMR.CONT = 1), after writing to the transmit FIFO data register (SSIFTDR) a multiple of two times, use the transmit underflow error interrupt or the corresponding error status flag (SSISR.TUIRQ) to confirm that an error has occurred, and then write 0 to the TEN bit of the SSISCR register.

Note that after the transmit underflow error, the last value written to SSIFTDR will be repeatedly sent as long as SSISCR.TEN = 1. Therefore, write a dummy value as the last data for transmission or mute the signal by writing 1 to the MUEN bit of the SSISCR register.

To restart transmission, do not apply a software reset; after writing 0 to the error status flag bit to clear it, use the idle mode status flag (SSISR.IDST) to confirm that this module is in the idle state, and then write 1 to the TEN bit of the SSISCR register.

Section 21 Serial I/O with FIFO

This LSI includes a clock-synchronized serial I/O module with FIFO.

21.1 **Features**

- Serial transfer
 - 16-stage 32-bit FIFOs (independent transmission and reception)
 - Supports 8-bit monaural/16-bit monaural/16-bit stereo audio input and output
 - MSB first for data transmission
 - Supports a maximum of 48-kHz sampling rate
 - Synchronization by frame synchronization pulse
 - Connectable to linear, audio, or A-Law or μ-Law CODEC chip
 - Supports both master and slave modes
- Serial clock
 - AUDIO CLK or AUDIO X1 can be selected as the clock source.
- Interrupts: One type
- DMA transfer: Two types
 - Transmit FIFO transfer requests and receive FIFO transfer requests

Figure 21.1 shows a block diagram.




Figure 21.1 Block Diagram

21.2 Input/Output Pins

Table 21.1 shows the pin configuration.

Table 21.1 Pin Configuration

Pin Name	I/O	Function
AUDIO_CLK	Input	External clock for audio
AUDIO_X1	Input	Crystal resonator/external clock for audio
AUDIO_X2	Output	
SIOFSCK	I/O	Serial clock (common to transmission/reception)
SIOFSYNC	I/O	Frame synchronous signal (common to transmission/reception)
SIOFTxD	Output	Transmit data
SIOFRxD	Input	Receive data

21.3 Register Descriptions

Table 21.2 shows the register configuration.

Table 21.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Mode register	SIMDR	R/W	H'8000	H'FFFF4800	16
Clock select register	SISCR	R/W	H'8000	H'FFFF4802	16
Transmit data assign register	SITDAR	R/W	H'0000	H'FFFF4804	16
Receive data assign register	SIRDAR	R/W	H'0000	H'FFFF4806	16
Control register	SICTR	R/W	H'0000	H'FFFF480C	16
FIFO control register	SIFCTR	R/W*	H'1000	H'FFFF4810	16
Status register	SISTR	R/W*	H'0000	H'FFFF4814	16
Interrupt enable register	SIIER	R/W	H'0000	H'FFFF4816	16
Transmit data register	SITDR	W	Undefined	H'FFFF4820	8, 16, 32
Receive data register	SIRDR	R	Undefined	H'FFFF4824	8, 16, 32

Note: * This register has readable/writable bits and read-only bits. For details, see descriptions for each register.

21.3.1 Mode Register (SIMDR)

SIMDR sets the operating mode for this module.

Bi	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRMD1	TRMD0	SYNCAT	REDG	FL3	FL2	FL1	FL0	TXDIZ	-	SYNCAC	SYNCDL	-	-	-	-
Initial Value	e: 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	/: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15	TRMD1	1	R/W	Transfer Mode 1, 0
14	TRMD0	0	R/W	Select transfer mode.
				00: Slave mode
				01: Setting prohibited
				10: Master mode
				11: Setting prohibited
13	SYNCAT	0	R/W	SIOFSYNC Pin Valid Timing
				Indicates the position where the SIOFSYNC signal is output. This bit is valid in master mode.
				0: At the start-bit data of frame
				1: At the last-bit data of slot
				Note: If this bit is set to 1, make sure that valid data is transmitted/received or transmitted.
12	REDG	0	R/W	Receive Data Sampling Edge
				This bit is valid in master mode.
				0: The SIOFRxD signal is sampled at the falling edge of SIOFSCK (The SIOFTxD signal is transmitted at the rising edge of SIOFSCK.)
				1: The SIOFRxD signal is sampled at the rising edge of SIOFSCK (The SIOFTxD signal is transmitted at the falling edge of SIOFSCK.)

Bit	Bit Name	Initial Value	R/W	Description
11	FL3	0	R/W	Frame Length 3 to 0
10	FL2	0	R/W	00xx: Data length is 8 bits and frame length is 8 bits.
9	FL1	0	R/W	0100: Data length is 8 bits and frame length is 16 bits.
8	FL0	0	R/W	0101: Data length is 8 bits and frame length is 32 bits.
				0110: Data length is 8 bits and frame length is 64 bits.
				0111: Data length is 8 bits and frame length is 128 bits.
				10xx: Data length is 16 bits and frame length is 16 bits.
				1100: Data length is 16 bits and frame length is 32 bits.
				1101: Data length is 16 bits and frame length is 64 bits.
				1110: Data length is 16 bits and frame length is 128 bits.
				1111: Data length is 16 bits and frame length is 256 bits.
				Note: When data length is specified as 8 bits, control data cannot be transmitted or received.
				x: Don't care
7	TXDIZ	0	R/W	SIOFTxD Pin Output when Transmission is Invalid*
				0: High output (1 output) when invalid
				1: High-impedance state when invalid
				Note: Invalid means when disabled, and when a slot that is not assigned as transmit data or control data is being output.
6	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
5	SYNCAC	0	R/W	SIOFSYNC Pin Polarity
				This bit is valid in master mode.
				0: Active-high
				1: Active-low
4	SYNCDL	0	R/W	Data Pin Bit Delay for SIOFSYNC Pin
				Only 1-bit delay is valid in slave mode.
				0: No bit delay
				1: 1-bit delay
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

21.3.2 Control Register (SICTR)

SICTR sets the operating state for this module.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SCKE	FSE	-	-	-	-	TXE	RXE	-	-	1	1	-	-	TXRST	RXRST
Initial Value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W	R	R	R	R	R/W	R/W	R	R	R	R	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	SCKE	0	R/W	Serial Clock Output Enable
				This bit is valid in master mode.
				0: Disables the SIOFSCK output (outputs 0)
				1: Enables the SIOFSCK output
				 If this bit is set to 1, this module initializes the baud rate generator and initiates the operation. At the same time, the clock generated by the baud rate generator is output to the SIOFSCK pin.
14	FSE	0	R/W	Frame Synchronous Signal Output Enable
				This bit is valid in master mode.
				0: Disables the SIOFSYNC output (outputs 0)
				1: Enables the SIOFSYNC output
				• If this bit is set to 1, this module initializes the frame counter and initiates the operation.
13 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	TXE	0	R/W	Transmit Enable
				0: Disables data transmission from the SIOFTxD pin
				1: Enables data transmission from the SIOFTxD pin
				 This bit setting becomes valid at the start of the next frame (at the rising edge of the SIOFSYNC signal).
				 When the 1 setting for this bit becomes valid, this module issues a transmit transfer request according to the setting of the TFWM bit in SIFCTR. When transmit data is stored in the transmit FIFO, transmission of data from the SIOFTxD pin begins. This bit is initialized upon a transmit reset.

		Initial		
Bit	Bit Name	Value	R/W	Description
8	RXE	0	R/W	Receive Enable
				0: Disables data reception from SIOFRxD
				1: Enables data reception from SIOFRxD
				 This bit setting becomes valid at the start of the next frame (at the rising edge of the SIOFSYNC signal). When the 1 setting for this bit becomes valid, this
				module begins the reception of data from the SIOFRxD pin. When receive data is stored in the receive FIFO, a reception transfer request is issued according to the setting of the RFWM bit in SIFCTR. • This bit is initialized upon receive reset.
7 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	TXRST	0	R/W	Transmit Reset
				0: Does not reset transmit operation
				1: Resets transmit operation
				 This bit setting becomes valid immediately. This bit should be cleared to 0 before setting the register to be initialized.
				 When the 1 setting for this bit becomes valid, this module immediately sets the SIOFTxD pin output to 1, and initializes the following registers and data: SITDR
				 Valid data in transmit FIFO
				 The TFEMP and TDREQ bits in SISTR
				— The TXE bit
				Note: Set this bit to 1 for more than one transfer clock period.

D:4	Dia Norma	Initial	DAM	Description
Bit	Bit Name	Value	R/W	Description
0	RXRST	0	R/W	Receive Reset
				0: Does not reset receive operation
				1: Resets receive operation
				 This bit setting becomes valid immediately. This bit should be cleared to 0 before setting the register to be initialized.
				 When the 1 setting for this bit becomes valid, this module immediately disables reception from the SIOFRxD pin, and initializes the following registers and data:
				— SIRDR
				 Valid data in receive FIFO
				 The RFFUL and RDREQ bits in SISTR
				— The RXE bit
				Note: Set this bit to 1 for more than one transfer clock period.

R/W: W

21.3.3 Transmit Data Register (SITDR)

SITDR specifies transmit data. The data set in SITDR will be stored in the transmit FIFO.

SITDR is initialized by a transmit reset caused by the TXRST bit in SICTR.

Bi	t:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		SITDL[15:0]															
Initial Value	e: Un	defined I	Indefined	Undefined													
R/W	/ :	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
Bi	t:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									SITDF	R[15:0]							
Initial Value	e: Un	defined I	Indefined	Undefined													

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	SITDL	Undefined	W	Left-Channel Transmit Data
	[15:0]			Specify data to be transmitted from the SIOFTxD pin as left-channel data. The position of the left-channel data in the transmit frame is specified by the TDLA bit in SITDAR.
				 These bits are valid only when the TDLE bit in SITDAR is set to 1.
15 to 0	SITDR	Undefined	W	Right-Channel Transmit Data
	[15:0]			Specify data to be transmitted from the SIOFTxD pin as right-channel data. The position of the right-channel data in the transmit frame is specified by the TDRA bit in SITDAR.
				• These bits are valid only when the TDRE bit is set to 1 and the TLREP bit is cleared to 0 in SITDAR.

R

R/W:

21.3.4 Receive Data Register (SIRDR)

SIRDR reads receive data of this module. SIRDR stores data in the receive FIFO.

SIRDR is initialized by a receive reset caused by the RXRST bit in SICTR.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[SIRDL[15:0]															
Initial Value:	Undefined Undefi															
R/W:																
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[SIRDR[15:0]															
Initial Value																

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	SIRDL	Undefined	R	Left-Channel Receive Data
	[15:0]			Store data received from the SIOFRxD pin as left- channel data. The position of the left-channel data in the receive frame is specified by the RDLA bit in SIRDAR.
				 These bits are valid only when the RDLE bit in SIRDAR is set to 1.
15 to 0	SIRDR	Undefined	R	Right-Channel Receive Data
	[15:0]	15:0]		Store data received from the SIOFRxD pin as right- channel data. The position of the right-channel data in the receive frame is specified by the RDRA bit in SIRDAR.
				 These bits are valid only when the RDRE bit in SIRDAR is set to 1.

21.3.5 Status Register (SISTR)

SISTR shows the state of this module. Each bit in this register becomes an interrupt source for this module when the corresponding bit in SIIER is set to 1.

SISTR is initialized in module stop mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	TFEMP	TDREQ	-	-	RFFUL	RDREQ	-	-	-	FSERR	TFOVF	TFUDF	RFUDF	RFOVF
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	_	0	R	Reserved
				The read value is undefined. The write value should always be 0.
13	TFEMP	0	R	Transmit FIFO Empty
				0: Indicates that transmit FIFO is not empty
				1: Indicates that transmit FIFO is empty
				This bit is valid when the TXE bit in SICTR is 1.
				 If SITDR is written, this module clears this bit.
				Note: When this bit is set to 1, a transmit FIFO underflow may have occurred. Do not use this bit at the timing of writing to the transmit data register.

		Initial				
Bit	Bit Name	Value	R/W	Description		
12	TDREQ	0	R	Transmit Data Transfer Request		
				 Indicates that the size of empty space in the transmit FIFO is less than the size specified by the TFWM bit in SIFCTR. 		
				 Indicates that the size of empty space in the transmit FIFO is equal to or greater than the size specified by the TFWM bit in SIFCTR. 		
				A transmit data transfer request is issued when the empty space in the transmit FIFO exceeds the size specified by the TFWM bit in SIFCTR.		
				When transmit data is transferred through the direct memory access controller, this bit is always cleared by an access of the direct memory access controller. If the condition for setting this bit is satisfied after the access of the direct memory access controller, this module again sets this bit to 1.		
				• This bit is valid when the TXE bit in SICTR is 1.		
				 If the size of empty space in the transmit FIFO is less than the size specified by the TFWM bit in SIFCTR, this module clears this bit. 		
11, 10	_	All 0	R	Reserved		
				These bits are always read as 0. The write value should always be 0.		
9	RFFUL	0	R	Receive FIFO Full		
				0: Receive FIFO not full		
				1: Receive FIFO full		
				• This bit is valid when the RXE bit in SICTR is 1.		
				If SIRDR is read, this module clears this bit.		

Bit	Bit Name	Initial Value	R/W	Description
8	RDREQ	0	R	Receive Data Transfer Request
				0: Indicates that the size of valid space in the receive FIFO is less than the size specified by the RFWM bit in SIFCTR.
				 Indicates that the size of valid space in the receive FIFO is equal to or greater than the size specified by the RFWM bit in SIFCTR.
				A receive data transfer request is issued when the valid space in the receive FIFO exceeds the size specified by the RFWM bit in SIFCTR.
				When receive data is transferred through the direct memory access controller, this bit is always cleared by an access of the direct memory access controller. If the condition for setting this bit is satisfied after the access of the direct memory access controller, this module again sets this bit to 1.
				 This bit is valid when the RXE bit in SICTR is 1. If the size of valid space in the receive FIFO is less than the size specified by the RFWM bit in SIFCTR, this module clears this bit.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	FSERR	0	R/W	Frame Synchronization Error
				0: Indicates that no frame synchronization error occurs
				1: Indicates that a frame synchronization error occurs
				A frame synchronization error occurs when the next frame synchronization timing appears before the previous data transfer has been completed.
				If a frame synchronization error occurs, this module performs transmission or reception for slots that can be transferred.
				 This bit is valid when the TXE or RXE bit in SICTR is 1.
				When this bit is set to 1, it is cleared to 0 by this module. Writing 0 to this bit is invalid.

Bit	Bit Name	Initial Value	R/W	Description
3	TFOVF	0	R/W	Transmit FIFO Overflow
				0: No transmit FIFO overflow
				1: Transmit FIFO overflow
				A transmit FIFO overflow means that there has been an attempt to write to SITDR when the transmit FIFO is full.
				When an overflow of the transmit FIFO occurs, the write which caused the overflow is invalid.
				 This bit is valid when the TXE bit in SICTR is 1.
				 When this bit is set to 1, it is cleared to 0 by this module. Writing 0 to this bit is invalid.
2	TFUDF	0	R/W	Transmit FIFO Underflow
				0: No transmit FIFO underflow
				1: Transmit FIFO underflow
				A transmit FIFO underflow means that loading for transmission has occurred when the transmit FIFO is empty.
				When a transmit FIFO underflow occurs, this module repeatedly sends the previous transmit data.
				This bit is valid when the TXE bit in SICTR is 1.
				 When this bit is set to 1, it is cleared to 0 by this module. Writing 0 to this bit is invalid.
1	RFUDF	0	R/W	Receive FIFO Underflow
				0: No receive FIFO underflow
				1: Receive FIFO underflow
				A receive FIFO underflow means that reading of SIRDR has occurred when the receive FIFO is empty.
				When a receive FIFO underflow occurs, the value of data read from SIRDR is not guaranteed.
				This bit is valid when the RXE bit in SICTR is 1.
				 When this bit is set to 1, it is cleared to 0 by this module. Writing 0 to this bit is invalid.

Bit	Bit Name	Initial Value	R/W	Description
0	RFOVF	0	R/W	Receive FIFO Overflow
				0: No receive FIFO overflow
				1: Receive FIFO overflow
				A receive FIFO overflow means that writing has occurred due to reception operation when the receive FIFO is full.
				When an overflow of the receive FIFO occurs, the receive data which caused the overflow is lost.
				 When this bit is set to 1, it is cleared to 0 by this module. Writing 0 to this bit is invalid.

21.3.6 Interrupt Enable Register (SIIER)

SIIER enables the issue of interrupts from this module. When a bit in this register is set to 1 and the corresponding bit in SISTR is set to 1, this module issues an interrupt.

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TDMAE	-	TFEMPE	TDREQE	RDMAE	-	RFFULE	RDREQE	-	-	-	FSERRE	TFOVFE	TFUDFE	RFUDFE	RFOVFE
Initial Value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R	R/W	R/W	R/W	R	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	TDMAE	0	R/W	Transmit FIFO DMA Transfer Request Enable
				Uses a transmit FIFO transfer request as an interrupt or a DMA transfer request.
				0: Used as an interrupt to the CPU
				1: Used as a DMA transfer request to the direct memory access controller
14	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
13	TFEMPE	0	R/W	Transmit FIFO Empty Enable
				0: Disables interrupts due to transmit FIFO empty
				1: Enables interrupts due to transmit FIFO empty
12	TDREQE	0	R/W	Transmit FIFO Transfer Request Enable
				Disables interrupts/DMA transfer requests due to transmit FIFO transfer requests
				Enables interrupts/DMA transfer requests due to transmit FIFO transfer requests
11	RDMAE	0	R/W	Receive FIFO DMA Transfer Request Enable
				Uses a receive FIFO transfer request as an interrupt or a DMA transfer request.
				0: Used as a CPU interrupt
				1: Used as a DMA transfer request to the direct memory access controller
10	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9	RFFULE	0	R/W	Receive FIFO Full Enable
9	NFFULE	U	□/ VV	
				0: Disables interrupts due to receive FIFO full
				1: Enables interrupts due to receive FIFO full
8	RDREQE	0	R/W	Receive FIFO Transfer Request Enable
				 Disables interrupts/DMA transfer requests due to receive FIFO transfer requests
				 Enables interrupts/DMA transfer requests due to receive FIFO transfer requests
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	FSERRE	0	R/W	Frame Synchronization Error Enable
				0: Disables interrupts due to frame synchronization error
				1: Enables interrupts due to frame synchronization error
3	TFOVFE	0	R/W	Transmit FIFO Overflow Enable
				0: Disables interrupts due to transmit FIFO overflow
				1: Enables interrupts due to transmit FIFO overflow
2	TFUDFE	0	R/W	Transmit FIFO Underflow Enable
				0: Disables interrupts due to transmit FIFO underflow
				1: Enables interrupts due to transmit FIFO underflow
1	RFUDFE	0	R/W	Receive FIFO Underflow Enable
				0: Disables interrupts due to receive FIFO underflow
				1: Enables interrupts due to receive FIFO underflow
0	RFOVFE	0	R/W	Receive FIFO Overflow Enable
				0: Disables interrupts due to receive FIFO overflow
				1: Enables interrupts due to receive FIFO overflow

21.3.7 FIFO Control Register (SIFCTR)

SIFCTR indicates the area available for the transmit/receive FIFO transfer.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TFWM2	TFWM1	TFWM0	TFUA4	TFUA3	TFUA2	TFUA1	TFUA0	RFWM2	RFWM1	RFWM0	RFUA4	RFUA3	RFUA2	RFUA1	RFUA0
Initial Value	: 0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W	R/W	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	TFWM2	0	R/W	Transmit FIFO Watermark
14	TFWM1	0	R/W	000: Issue a transfer request when 16 stages of the
13	TFWM0	0	R/W	transmit FIFO are empty.
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Issue a transfer request when 12 or more stages of the transmit FIFO are empty.
				101: Issue a transfer request when 8 or more stages of the transmit FIFO are empty.
				110: Issue a transfer request when 4 or more stages of the transmit FIFO are empty.
				111: Issue a transfer request when 1 or more stages of transmit FIFO are empty.
				 A transfer request to the transmit FIFO is issued by the TDREQE bit in SISTR.
				 The transmit FIFO is always used as 16 stages of the FIFO regardless of these bit settings.
12	TFUA4	1	R	Transmit FIFO Usable Area
11	TFUA3	0	R	Indicate the number of stages of FIFO that can be
10	TFUA2	0	R	transferred as B'00000 (full) to B'10000 (empty).
9	TFUA1	0	R	
8	TFUA0	0	R	

Bit	Bit Name	Initial Value	R/W	Description
7	RFWM2	0	R/W	Receive FIFO Watermark
6	RFWM1	0	R/W	000: Issue a transfer request when 1 stage or more of the receive FIFO are valid.
5	RFWM0	0	R/W	001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Issue a transfer request when 4 or more stages of the receive FIFO are valid.
				101: Issue a transfer request when 8 or more stages of the receive FIFO are valid.
				110: Issue a transfer request when 12 or more stages of the receive FIFO are valid.
				111: Issue a transfer request when 16 stages of the receive FIFO are valid.
				• A transfer request to the receive FIFO is issued by the RDREQE bit in SISTR.
				 The receive FIFO is always used as 16 stages of the FIFO regardless of these bit settings.
4	RFUA4	0	R	Receive FIFO Usable Area
3	RFUA3	0	R	Indicate the number of stages of FIFO that can be
2	RFUA2	0	R	transferred as B'00000 (empty) to B'10000 (full).
1	RFUA1	0	R	
0	RFUA0	0	R	

21.3.8 Clock Select Register (SISCR)

SISCR sets the serial clock generation conditions for the master clock. SISCR can be specified when the TRMD1 and TRMD0 bits in SIMDR are specified as B'10.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
N	ISSEL	-	-	BRPS4	BRPS3	BRPS2	BRPS1	BRPS0	-	-	-	-	-	BRDV2	BRDV1	BRDV0
Initial Value:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description					
15	MSSEL	1	R/W	Master Clock Source Selection					
				0: Uses AUDIO_X1 as the master clock					
				1: Uses AUDIO_CLK as the master clock					
				The master clock is the clock input to the baud rate generator.					
14, 13	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					
12	BRPS4	0	R/W	Prescalar Setting					
11	BRPS3	0	R/W	Set the master clock division ratio according to the count					
10	BRPS2	0	R/W	value of the prescalar of the baud rate generator.					
9	BRPS1	0	R/W	The range of settings is from B'00000 (\times 1/1) to B'11111 (\times 1/32).					
8	BRPS0	0	R/W	(× 1/32).					
7 to 3	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					

Bit	Bit Name	Initial Value	R/W	Description
DIL	DIL INAIIIE	value	IT/ VV	Description
2	BRDV2	0	R/W	Baud rate generator's Division Ratio Setting
1	BRDV1	0	R/W	Set the frequency division ratio for the output stage of the
0	BRDV0	0	R/W	baud rate generator.
				000: Prescalar output \times 1/2
				001: Prescalar output × 1/4
				010: Prescalar output × 1/8
				011: Prescalar output × 1/16
				100: Prescalar output × 1/32
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				The final frequency division ratio of the baud rate generator is determined by BRPS \times BRDV (maximum 1/1024).

21.3.9 Transmit Data Assign Register (SITDAR)

SITDAR specifies the position of the transmit data in a frame (slot number).

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TDLE	-	-	-	TDLA3	TDLA2	TDLA1	TDLA0	TDRE	TLREP	-	-	TDRA3	TDRA2	TDRA1	TDRA0
Initial Value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/M	· P/W	R	R	R	R/W	R/W	R/W	R/M	R/W	R/W	R	R	R/M	R/W	R/M	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	TDLE	0	R/W	Transmit Left-Channel Data Enable
				0: Disables left-channel data transmission
				1: Enables left-channel data transmission
14 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial			
Bit	Bit Name	Value	R/W	Description	
11	TDLA3	0	R/W	Transmit Left-Channel Data Assigns 3 to 0	
10	TDLA2	0	R/W	Specify the position of left-channel data in a transmit	
9	TDLA1	0	R/W	frame as B'0000 (0) to B'1110 (14).	
8	TDLA0	0	R/W	1111: Setting prohibited	
				 Transmit data for the left channel is specified in the SITDL bit in SITDR. 	
7	TDRE	0	R/W	Transmit Right-Channel Data Enable	
				0: Disables right-channel data transmission	
				1: Enables right-channel data transmission	
6	TLREP	0	R/W	Transmit Left-Channel Repeat	
				0: Transmits data specified in the SITDR bit in SITDR as right-channel data	
				1: Repeatedly transmits data specified in the SITDL bit in SITDR as right-channel data	
				• This bit setting is valid when the TDRE bit is set to 1.	
				 When this bit is set to 1, the SITDR settings are ignored. 	
5, 4	_	All 0	R	Reserved	
				These bits are always read as 0. The write value should always be 0.	
3	TDRA3	0	R/W	Transmit Right-Channel Data Assigns 3 to 0	
2	TDRA2	0	R/W	Specify the position of right-channel data in a transmit	
1	TDRA1	0	R/W	frame as B'0000 (0) to B'1110 (14).	
0	TDRA0	0	R/W	V 1111: Setting prohibited	
				 Transmit data for the right channel is specified in the SITDR bit in SITDR. 	

21.3.10 Receive Data Assign Register (SIRDAR)

SIRDAR specifies the position of the receive data in a frame (slot number).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RDLE	-	-	-	RDLA3	RDLA2	RDLA1	RDLA0	RDRE	-	-	-	RDRA3	RDRA2	RDRA1	RDRA0
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	RDLE	0	R/W	Receive Left-Channel Data Enable
				0: Disables left-channel data reception
				1: Enables left-channel data reception
14 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11	RDLA3	0	R/W	Receive Left-Channel Data Assigns 3 to 0
10	RDLA2	0	R/W	Specify the position of left-channel data in a receive
9	RDLA1	0	R/W	frame as B'0000 (0) to B'1110 (14).
8	RDLA0	0	R/W	1111: Setting prohibited
				Receive data for the left channel is stored in the SIRDL bit in SIRDR.
7	RDRE	0	R/W	Receive Right-Channel Data Enable
				0: Disables right-channel data reception
				1: Enables right-channel data reception
6 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	RDRA3	0	R/W	Receive Right-Channel Data Assigns 3 to 0
2	RDRA2	0	R/W	Specify the position of right-channel data in a receive
1	RDRA1	0	R/W	frame as B'0000 (0) to B'1110 (14).
0	RDRA0	0	R/W	1111: Setting prohibited
				 Receive data for the right channel is stored in the SIRDR bit in SIRDR.

21.4 Operation

21.4.1 Serial Clocks

(1) Master/Slave Modes

The following two modes are available as a clock mode for this module.

- Slave mode: SIOFSCK, SIOFSYNC input
- Master mode: SIOFSCK, SIOFSYNC output

(2) Baud Rate Generator: In master mode, the baud rate generator (BRG) is used to generate the serial clock. The division ratio is from 1/2 to 1/1024.

Figure 21.2 shows connections for supply of the serial clock.




Figure 21.2 Serial Clock Supply

Table 21.3 shows an example of serial clock frequency.

Table 21.3 Serial Clock Frequency

Frame Length	8 kHz	44.1 kHz	48 kHz	,						
32 bits	256 kHz	1.4112 MHz	1.536 MHz							
64 bits	512 kHz	2.8224 MHz	3.072 MHz							
128 bits	1.024 MHz	5.6448 MHz	6.144 MHz							
256 bits	2.048 MHz	11.289 MHz	12.289 MHz							

Sampling Rate

21.4.2 Serial Timing

(1) SIOFSYNC

The SIOFSYNC is a frame synchronous signal.

Figure 21.3 shows the SIOFSYNC synchronization timing.




Figure 21.3 Serial Data Synchronization Timing

(2) Transmit/Receive Timing

The SIOFTxD transmit timing and SIOFRxD receive timing relative to the SIOFSCK can be set as the sampling timing in the following ways. The transmit/receive timing is set using the REDG bit in SIMDR.

- Falling-edge sampling
- Rising-edge sampling (possible only in master mode)

Figure 21.4 shows the transmit/receive timing.




Figure 21.4 Transmit/Receive Timing

21.4.3 Transfer Data Format

This module performs the following transfer.

Transmit/receive data: Transfer of 8-bit monaural/16-bit monaural/16-bit stereo data

(1) Transfer Mode

This module supports the following two transfer modes as listed in table 21.4. The transfer mode can be specified by the TRMD1 and TRMD0 bits in SIMDR.

Table 21.4 Serial Transfer Modes

Transfer Mode	SIOFSYNC	Bit Delay
Slave mode	Synchronous pulse	SYNCDL bit
Master mode	_	

(2) Frame Length

The length of the frame to be transferred by this module is specified with the FL3 to FL0 bits in SIMDR. Table 21.5 shows the relationship between the FL3 to FL0 bit settings and frame length.

Table 21.5 Frame Length

FL3 to FL0	Slot Length	Number of Bits in a Frame	Transfer Data
00xx	8	8	8-bit monaural data
0100	8	16	8-bit monaural data
0101	8	32	8-bit monaural data
0110	8	64	8-bit monaural data
0111	8	128	8-bit monaural data
10xx	16	16	16-bit monaural data
1100	16	32	16-bit monaural/stereo data
1101	16	64	16-bit monaural/stereo data
1110	16	128	16-bit monaural/stereo data
1111	16	256	16-bit monaural/stereo data

Note: x: Don't care.

(3) Slot Position

This module can specify the position of transmit data and receive data in a frame by slot numbers. The slot number of each data is specified by the following registers.

Transmit data: SITDARReceive data: SIRDAR

21.4.4 Register Allocation of Transfer Data

Writing and reading of transmit/receive data is performed for the following registers.

• Transmit data writing: SITDR (8-, 16-, or 32-bit access)

• Receive data reading: SIRDR (8-, 16-, or 32-bit access)

Figure 21.5 shows the transmit/receive data and the SITDR and SIRDR bit alignment.




Figure 21.5 Transmit/Receive Data Bit Alignment

Note: In the figure, only the shaded areas are transmitted or received as valid data. Data in unshaded areas is not transmitted or received.

Monaural or stereo can be specified for transmit data by the TDLE bit and TDRE bit in SITDAR. Monaural or stereo can be specified for receive data by the RDLE bit and RDRE bit in SIRDAR. To achieve left and right same audio output while stereo is specified for transmit data, specify the TLREP bit in SITDAR. Tables 21.6 and 21.7 show the audio mode specifications for transmit data and that for receive data, respectively.

 Table 21.6
 Audio Mode Specification for Transmit Data

		Bit		
Mode	TDLE	TDRE	TLREP	
Monaural	1	0	Х	
Stereo	1	1	0	
Left and right same audio output	1	1	1	

Note: x: Don't care

Table 21.7 Audio Mode Specification for Receive Data

		Bit	
Mode	RDLE	RDRE	
Monaural	1	0	
Stereo	1	1	

Note: Left and right same audio mode is not supported in receive data.

To execute monaural transmission or reception, use the left channel.

21.4.5 FIFO

(1) Overview

The transmit and receive FIFOs of this module have the following features.

- 16-stage 32-bit FIFOs for transmission and reception
- One FIFO buffer stage is used regardless of the access size. (One-stage 32-bit FIFO access cannot be divided into multiple accesses.)

(2) Transfer Request

The following FIFO transfer requests can be issued to the CPU or direct memory access controller.

- Transmit request: TDREQ (transmit FIFO transfer request)
- Receive request: RDREQ (receive FIFO transfer request)

The conditions to issue the transmit/receive FIFO transfer requests can be specified individually. The transmit request condition is specified with the TFWM2 to TFWM0 bits in SIFCTR, and the receive FIFO transfer request is specified with the RFWM2 to RFWM0 bits in SIFCTR. Tables 21.8 and 21.9 summarize the conditions specified by SIFCTR.

Table 21.8 Conditions to Issue Transmit Request

TFWM2 to	Number of Requested Stages	Transmit Request Issued	Used Areas
000	1	There are sixteen stages of empty area.	Smallest
100	4	There are twelve or more stages of empty area.	<u> </u>
101	8	There are eight or more stages of empty area.	
110	12	There are four or more stages of empty area.	↓
111	16	There is one or more stage of empty area.	Largest

Table 21.9 Conditions to Issue Receive Request

RFWM2 to RFWM0	Number of Requested Stages	Receive Request Issued	Used Areas
000	1	There is one or more stage of valid data.	Smallest
100	4	There are four stages of valid data or more.	_ ↑
101	8	There are eight stages of valid data or more.	_
110	12	There are twelve stages of valid data or more.	_
111	16	There are sixteen stages of valid data.	Largest

The number of stages of the FIFO is sixteen. Accordingly, an overflow error or underflow error occurs if data area or empty area exceeds sixteen FIFO stages. The transfer request is canceled when the above condition is not satisfied even if the FIFO is not empty or full.

(3) Number of FIFOs

The usage state of the transmit FIFO and receive FIFO are indicated by the TFUA and FRUA bits in the FIFO control register as below:

- Transmit FIFO: The number of empty FIFO stages is indicated by the TFUA4 to TFUA0 bits in SIFCTR.
- Receive FIFO: The number of valid data stages is indicated by the RFUA4 to RFUA0 bits in SIFCTR.

The above register contents indicate the possible data numbers that can be transferred by the CPU or direct memory access controller.

21.4.6 Transmit and Receive Procedures

(1) Transmission in Master Mode

Figure 21.6 shows an example of transmission settings and operation when this module is used as a master.




Figure 21.6 Example of Transmit Operation in Master Mode

(2) Reception in Master Mode

Figure 21.7 shows an example of reception settings and operation when this module is used as a master.




Figure 21.7 Example of Receive Operation in Master Mode

(3) Transmission in Slave Mode

Figure 21.8 shows an example of transmission settings and operation for when this module is used as a slave.




Figure 21.8 Example of Transmit Operation in Slave Mode

(4) Reception in Slave Mode

Figure 21.9 shows an example of reception settings and operation when this module is used as a slave.




Figure 21.9 Example of Receive Operation in Slave Mode

(5) Transmit/Receive Reset

This module can separately reset the transmit and receive units by setting the following bits to 1.

• Transmit reset: TXRST bit in SICTR

• Receive reset: RXRST bit in SICTR

Table 21.10 shows the details of initialization upon the transmit or receive reset.

Table 21.10 Transmit and Receive Reset

Туре	Objects Initialized
Transmit reset	SITDR
	Valid data in transmit FIFO
	The TFEMP and TDREQ bits in SISTR
	The TXE bit in SICTR
Receive reset	SIRDR
	Valid data in receive FIFO
	The RFFUL and RDREQ bits in SISTR
	The RXE bit in SICTR

21.4.7 Interrupts

This module has one type of interrupt.

(1) Interrupt Requests

Interrupts can be issued by several requests. Each source is shown as an status in SISTR. Table 21.11 lists the interrupt requests.

Table 21.11 Interrupt Requests

No.	Classification	Bit Name	Function Name	Description
1	Transmission	TDREQ	Transmit FIFO transfer request	The transmit FIFO stores data of specified size or more.
2	_	TFEMP	Transmit FIFO empty	The transmit FIFO is empty.
3	Reception	RDREQ	Receive FIFO transfer request	The receive FIFO stores data of specified size or more.
4	_	RFFUL	Receive FIFO full	The receive FIFO is full.
5	Error	TFUDF	Transmit FIFO underflow	Serial data transmit timing has arrived while the transmit FIFO is empty.
6		TFOVF	Transmit FIFO overflow	Write to the transmit FIFO is performed while the transmit FIFO is full.
7	_	RFOVF	Receive FIFO overflow	Serial data is received while the receive FIFO is full.
8	_	RFUDF	Receive FIFO underflow	The receive FIFO is read while the receive FIFO is empty.
9	-	FSERR	FS error	A synchronous signal is input before the specified bit number has been passed (in slave mode).

Whether the interrupt is issued or not by the request is determined by the SIIER settings. If an interrupt request is generated when the corresponding bit in SIIER is set to 1, this module issues the interrupt.

(2) Regarding Transmit and Receive Classification

The transmit request and receive request are signals indicating the state; after being set, if the state of the transmit/receive FIFO change, they are automatically cleared by this module.

When the DMA transfer is used, the signal is cleared to 0 by the direct memory access controller. If the setting condition is still satisfied after the access using the direct memory access controller, it is set to 1 again.

(3) Processing when Errors Occur

On occurrence of each of the errors indicated as a status in SISTR, this module performs the following operations.

- Transmit FIFO underflow (TFUDF)
 - The immediately preceding transmit data is again transmitted.
- Transmit FIFO overflow (TFOVF)

The contents of the transmit FIFO are protected, and the write operation causing the overflow is ignored.

- Receive FIFO overflow (RFOVF)
 - Data causing the overflow is discarded and lost.
- Receive FIFO underflow (RFUDF)
 - The read value is undefined.
- FS error (FSERR)

The internal counter is reset according to the sync signal in which an error occurs.

21.4.8 Transmit and Receive Timing

Examples of serial transmission and reception with this module are shown in figures 21.10 to 21.15.

(1) 8-bit Monaural Data (1)

Falling edge sampling, slot No.0 used for transmit and receive data, an frame length = 8 bits




Figure 21.10 Transmit and Receive Timing (8-Bit Monaural Data (1))

(2) 8-bit Monaural Data (2)

Falling edge sampling, slot No.0 used for transmit and receive data, and frame length = 16 bits




Figure 21.11 Transmit and Receive Timing (8-Bit Monaural Data (2))

(3) 16-bit Monaural Data

Falling edge sampling, slot No.0 used for transmit and receive data, and frame length = 64 bits




Figure 21.12 Transmit and Receive Timing (16-Bit Monaural Data)

(4) **16-bit Stereo Data** (1)

Falling edge sampling, slot No.0 used for left channel data, slot No.1 used for right channel data, and frame length = 128 bits




Figure 21.13 Transmit and Receive Timing (16-Bit Stereo Data (1))

(5) 16-bit Stereo Data (2)

Falling edge sampling, slot No.0 used for left channel data, slot No.2 used for right channel data, and frame length = 128 bits




Figure 21.14 Transmit and Receive Timing (16-Bit Stereo Data (2))

(6)Synchronization-Pulse Output Mode at End of Each Slot (SYNCAT Bit = 1)

Falling edge sampling, slot No.0 used for left channel data, slot No.1 used for right-channel data, and frame length = 128 bits

In this mode, valid data must be set to slot No. 0. In addition, make sure that valid data is transmitted/received or transmitted.




Figure 21.15 Transmit and Receive Timing (16-Bit Stereo Data)

Page 1034 of 1910

Sep 18, 2015

Section 22 Controller Area Network

22.1 Summary

22.1.1 Overview

This document primarily describes the programming interface for the controller area network (Renesas CAN Time Trigger Level 1) module. It serves to facilitate the hardware/software interface so that engineers involved in this module implementation can ensure the design is successful

Deep standby mode can be canceled by change on CRxn (PC5, PC7, PJ11, or PJ13) pin. For details, refer to section 32, Power-Down Modes.

22.1.2 Scope

The CAN Data Link Controller function is not described in this document. It is the responsibility of the reader to investigate the CAN Specification Document (see references). The interfaces from the CAN Controller are described, in so far as they pertain to the connection with the User Interface.

The programming model is described in some detail. It is not the intention of this document to describe the implementation of the programming interface, but to simply present the interface to the underlying CAN functionality.

The document places no constraints upon the implementation of this module in terms of process, packaging or power supply criteria. These issues are resolved where appropriate in implementation specifications.

22.1.3 Audience

In particular this document provides the design reference for software authors who are responsible for creating a CAN application using this module.

In the creation of this module user interface LSI engineers must use this document to understand the hardware requirements.

22.1.4 References

- 1. CAN Specification Version 2.0 part A, Robert Bosch GmbH, 1991
- 2. CAN Specification Version 2.0 part B, Robert Bosch GmbH, 1991
- 3. Implementation Guide for the CAN Protocol, CAN Specification 2.0 Addendum, CAN In Automation, Erlangen, Germany, 1997
- 4. Road vehicles Controller area network (CAN): Part 1: Data link layer and physical signalling (ISO-11898-1, 2003)
- 5. Road vehicles Controller area network (CAN): Part 4: Time triggered communication (ISO-11898-4, 2004)

22.1.5 Features

- Supports CAN specification 2.0B
- Bit timing compliant with ISO-11898-1
- 32 Mailbox version
- Clock frequency: Up to 36 MHz
- 31 programmable Mailboxes for transmit / receive + 1 receive-only mailbox
- Sleep mode for low power consumption and automatic recovery from sleep mode by detecting CAN bus activity
- Programmable receive filter mask (standard and extended identifier) supported by all Mailboxes
- Programmable CAN data rate up to 1MBit/s
- Transmit message queuing with internal priority sorting mechanism against the problem of priority inversion for real-time applications
- Data buffer access without SW handshake requirement in reception
- Flexible micro-controller interface
- Flexible interrupt structure
- 16-bit free running timer with flexible clock sources and pre-scaler, 3 Timer Compare Match Registers
- 6-bit Basic Cycle Counter for Time Trigger Transmission
- Timer Compare Match Registers with interrupt generation
- Timer counter clear / set capability
- Registers for Time-Trigger: Local_Time, Cycle_time, Ref_Mark, Tx_Enable Window, Ref_Trigger_Offset
- Flexible TimeStamp at SOF for both transmission and reception supported
- Time-Trigger Transmission, Periodic Transmission supported (on top of Event Trigger Transmission)
- Basic Cycle value can be embedded into a CAN frame and transmitted

22.2 Architecture

This module device offers a flexible and sophisticated way to organise and control CAN frames, providing the compliance to CAN2.0B Active and ISO-11898-1. The module is formed from 5 different functional entities. These are the Micro Processor Interface (MPI), Mailbox, Mailbox Control, Timer, and CAN Interface. The figure below shows the block diagram of the Module. The bus interface timing is designed according to the peripheral bus I/F required for each product.




Figure 22.1 This Module Architecture

Important: LongWord (32-bit) accesses are converted into two consecutive word (16-bit) accesses by the bus interface.

• Micro Processor Interface (MPI)

The MPI allows communication between the Renesas CPU and this module's registers/mailboxes to control the memory interface. It also contains the Wakeup Control logic that detects the CAN bus activities and notifies the MPI and the other parts of this module so that this module can automatically exit the Sleep mode.

It contains registers such as MCR, IRR, GSR and IMR.

Mailbox

The Mailboxes consists of RAM configured as message buffers and registers. There are 32 Mailboxes, and each mailbox has the following information.

< RAM >

- CAN message control (identifier, rtr, ide,etc)
- CAN message data (for CAN Data frames)
- Local Acceptance Filter Mask for reception

<Registers>

- CAN message control (dlc)
- Time Stamp for message reception/transmission
- 3-bit wide Mailbox Configuration, Disable Automatic Re-Transmission bit, Auto-Transmission for Remote Request bit, New Message Control bit
- Tx-Trigger Time

Mailbox Control

The Mailbox Control handles the following functions.

- For received messages, compare the IDs and generate appropriate RAM addresses/data to store messages from the CAN Interface into the Mailbox and set/clear appropriate registers accordingly.
- To transmit event-triggered messages, run the internal arbitration to pick the correct priority message, and load the message from the Mailbox into the Tx-buffer of the CAN Interface and set/clear appropriate registers accordingly. In the case of time-triggered transmission, compare match of Tx-Trigger time invoke loading the messages.
- Arbitrates Mailbox accesses between the CPU and the Mailbox Control.
- Contains registers such as TXPR, TXCR, TXACK, ABACK, RXPR, RFPR, UMSR and MBIMR.

Timer

The Timer function is the functional entity, which provides this module with support for transmitting messages at a specific time frame and recording the result.

The Timer is a 16-bit free running up counter which can be controlled by the CPU. It provides one 16-bit Compare Match Register to compare with Local Time and two 16-bit ones to compare with Cycle Time. The Compare Match Registers can generate interrupt signals and clear the Counter.

The clock period of this Timer offers a wide selection derived from the system clock or can be programmed to be incremented with one nominal bit timing of CAN Bus.

Contains registers such as TCNTR, TTCR0, CMAX TEW, RFTROFF, TSR, CCR, CYCTR, RFMK, TCMR0, TCMR1, TCMR2 and TTTSEL.

CAN Interface

This block conforms to the requirements for a CAN Bus Data Link Controller which is specified in Ref. [2, 4]. It fulfils all the functions of a standard DLC as specified by the OSI 7 Layer Reference model. This functional entity also provides the registers and the logic which are specific to a given CAN bus, which includes the Receive Error Counter, Transmit Error Counter, the Bit Configuration Registers and various useful Test Modes. This block also contains functional entities to hold the data received and the data to be transmitted for the CAN Data Link Controller.

22.3 Programming Model - Overview

The purpose of this programming interface is to allow convenient, effective access to the CAN bus for efficient message transfer. Please bear in mind that the user manual reports all settings allowed by this module IP. Different use of this module is not allowed.

22.3.1 Memory Map

The diagram of the memory map is shown below.




Figure 22.2 Memory Map

The locations not used (between H'000 and H'4F3) are reserved and cannot be accessed.

22.3.2 Mailbox Structure

Mailboxes play a role as message buffers to transmit/receive CAN frames. Each Mailbox is comprised of 3 identical storage fields that are 1): Message Control, 2): Local Acceptance Filter Mask, 3): Message Data. In addition some Mailboxes contain the following extra Fields: 4): Time Stamp, 5): Time Trigger configuration and 6): Time Trigger Control. The following table shows the address map for the control, LAFM, data, timestamp, Transmission Trigger Time and Time Trigger Control addresses for each mailbox.

Address

	Control0	LAFM	Data	Control1	Time Stamp	Trigger Time	TT control
Mailbox	4 bytes	4 bytes	8 bytes	2 bytes	2 bytes	2 bytes	2 bytes
0 (Receive Only)	100 – 103	104– 107	108 – 10F	110 – 111	112 – 113	No	No
1	120 – 123	124 – 127	128 – 12F	130 – 131	132 – 133	No	No
2	140 – 143	144 – 147	148 – 14F	150 – 151	152 – 153	No	No
3	160 – 163	164 – 167	168 – 16F	170 – 171	172 – 173	No	No
4	180 – 183	184 – 187	188 – 18F	190 – 191	192 – 193	No	No
5	1A0 – 1A3	1A4 – 1A7	1A8 – 1AF	1B0 – 1B1	1B2 – 1B3	No	No
6	1C0 - 1C3	1C4 – 1C7	1C8 – 1CF	1D0 – 1D1	1D2 – 1D3	No	No
7	1E0 – 1E3	1E4 – 1E7	1E8 – 1EF	1F0 – 1F1	1F2 – 1F3	No	No
8	200 – 203	204 – 207	208 – 20F	210 – 211	212 – 213	No	No
9	220 – 223	224 – 227	228 – 22F	230 – 231	232 – 233	No	No
10	240 – 243	244 – 247	248 – 24F	250 – 251	252 – 253	No	No
11	260 – 263	264 – 267	268 – 26F	270 – 271	272 – 273	No	No
12	280 – 283	284 – 287	288 – 28F	290 – 291	292 – 293	No	No
13	2A0 – 2A3	2A4 – 2A7	2A8 – 2AF	2B0 – 2B1	2B2 – 2B3	No	No
14	2C0 - 2C3	2C4 - 2C7	2C8 – 2CF	2D0 – 2D1	2D2 – 2D3	No	No
15	2E0 – 2E3	2E4 – 2E7	2E8 – 2EF	2F0 – 2F1	2F2 – 2F3	No	No
16	300 – 303	304 – 307	308 – 30F	310 – 311	No	No	No
17	320 – 323	324 – 327	328 – 32F	330 – 331	No	No	No
18	340 – 343	344 – 347	348 – 34F	350 – 351	No	No	No

Address

					Time	Trigger	
	Control0	LAFM	Data	Control1	Stamp	Time	TT control
Mailbox	4 bytes	4 bytes	8 bytes	2 bytes	2 bytes	2 bytes	2 bytes
19	360 – 363	364 – 367	368 – 36F	370 – 371	No	No	No
20	380 – 383	384 – 387	388 – 38F	390 – 391	No	No	No
21	3A0 – 3A3	3A4 – 3A7	3A8 – 3AF	3B0 – 3B1	No	No	No
22	3C0 - 3C3	3C4 - 3C7	3C8 – 3CF	3D0 – 3D1	No	No	No
23	3E0 – 3E3	3E4 – 3E7	3E8 – 3EF	3F0 – 3F1	No	No	No
24	400 – 403	404 – 407	408 – 40F	410 – 411	No	414 – 415	416 – 417
25	420 – 423	424 – 427	428 – 42F	430 – 431	No	434 – 435	436 – 437
26	440 – 443	444 – 447	448 – 44F	450 – 451	No	454 – 455	456 – 457
27	460 – 463	464 – 467	468 – 46F	470 – 471	No	474 – 475	476 – 477
28	480 – 483	484 – 487	488 – 48F	490 – 491	No	494 – 495	496 – 497
29	4A0 – 4A3	4A4 – 4A7	4A8 – 4AF	4B0 – 4B1	No	4B4 – 4B5	4B6 – 4B7
30	4C0 – 4C3	4C4 – 4C7	4C8 – 4CF	4D0 – 4D1	4D2 – 4D3	4D4 – 4D5	No
					(Local Time)		
31	4E0 – 4E3	4E4 – 4E7	4E8 – 4EF	4F0 – 4F1	4F2 – 4F3	No	No
					(Local Time)		

Mailbox-0 is a receive-only box, and all the other Mailboxes can operate as both receive and transmit boxes, dependant upon the MBC (Mailbox Configuration) bits in the Message Control. The following diagram shows the structure of a Mailbox in detail.

Table 22.1 Roles of Mailboxes

	Event	Trigger	Time T	rigger	Rer	mark
	Тх	Rx	Тх	Rx	TimeStamp	Tx-Trigger Time
MB31	Settable	Settable	_	Time reference reception	Available	_
MB30	Settable	Settable	Time reference transmission in time master mode	Reception in time slave mode	Available	Available
MB29 - 24	Settable	Settable	Settable	Settable	_	Available
MB23 - 16	Settable	Settable	— (ET)	Settable	_	_
MB15 - 1	Settable	Settable	— (ET)	Settable	Available	_
MB0	_	Settable	_	Settable	Available	_

(ET) shows that it works during merged arbitrating window, after completion of time-triggered transmission.

								Data Bus	3								
Address	15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0	Access Size	Field Name
H'100 + N*32	IDE	RTR	0					ST	DID[10:0]]				EXTI	0[17:16]	Word/LW	Control 0
H'102 + N*32							E	EXTID[15	:0]							Word	Control 0
H'104 + N*32	IDE _M	0	0					STDIE	_LAFM[1	0:0]				LAFN	TID 1[17:16]	Word/LW	LAFM
H'106 + N*32							EXT	ID_LAFM	[15:0]							Word	LAFIVI
H'108 + N*32		MS	G_DA	ΓA_0 (fi	rst Rx/∖	Γx Byte))				MSG_	DATA_	_1			Byte/Word/LW	
H'10A + N*32			N	ISG_D/	ATA_2						MSG_	DATA_	_3			Byte/Word	Data
H'10C + N*32			N	ISG_D/	ATA_4						MSG_	DATA_	_5			Byte/Word/LW	Data
H'10E + N*32			N	ISG_D/	ATA_6						MSG_	DATA_	_7			Byte/Word	
H'110 + N*32	0	0	NMC	0	0		MBC[2:0)] 0	0	0	0		DLC	[3:0]		Byte/Word	Control 1
LULIA DE NICOD																	
	with tim	estamp		TimeS BC[1] is		, ,	YCTR[15:	0] or CCF	R[5:0]/CY(CTR[15:	6] at SO	F)				Word	TimeStamp
,				BC[1] is		, ,		Data Bus	S		6] at SO						· · · · ·
MB15 to 1 (MB Address	with tim	14				, ,	·	•	S	CTR[15:	6] at SO	F) 3	2	1	0	Access Size	TimeStamp Field Name
MB15 to 1 (MB Address)	BC[1] is	fixed to	"1"	9	Data Bus 8 7 ST	6 DID[10:0]	5			2	<u> </u>	0 D[17:16]		· · · · ·
MB15 to 1 (MB Address H'100 + N*32 H'102 + N*32	15 IDE	14 RTR	13	BC[1] is	fixed to	"1"	9	Data Bus 8 7 ST EXTID[15	6 DID[10:0]	5			2	EXTI	D[17:16]	Access Size Word/LW Word	Field Name
MB15 to 1 (MB Address H'100 + N*32 H'102 + N*32	15	14 RTR	13	BC[1] is	fixed to	"1"	9	Data Bus 8 7 ST EXTID[15	6 DID[10:0]	5			2	EXTI	<u> </u>	Access Size Word/LW	Field Name
MB15 to 1 (MB Address H'100 + N*32 H'102 + N*32 H'104 + N*32	15 IDE	14 RTR	13	BC[1] is	fixed to	"1"	9 E	Data Bus 8 7 ST EXTID[15	6 DID[10:0] :0]	5			2	EXTI	D[17:16]	Access Size Word/LW Word	Field Name Control 0
MB15 to 1 (MB Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32	15 IDE	14 RTR	13 0	12	fixed to	"1"	9 EXT	Data Bus 8 7 ST EXTID[15	6 DID[10:0] :0]	5		3		EXTI	D[17:16]	Access Size Word/LW Word Word/LW	Field Name Control 0
MB15 to 1 (MB Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32	15 IDE	14 RTR	13 0 0	12	fixed to	10	9 EXT	Data Bus 8 7 ST EXTID[15	6 DID[10:0] :0]	5	4	3 DATA_	_1	EXTI	D[17:16]	Access Size Word/LW Word Word/LW Word/LW	Field Name Control 0 LAFM
MB15 to 1 (MB Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32 H'108 + N*32	15 IDE	14 RTR	13 0 0 GG_DA	12 TA_0 (fi	11 rst Rx/	10	9 EXT	Data Bus 8 7 ST EXTID[15	6 DID[10:0] :0]	5	4 MSG_	3 DATA_	_1	EXTI	D[17:16]	Access Size Word/LW Word Word/LW Word Byte/Word/LW	Field Name Control 0
MB15 to 1 (MB Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32 H'108 + N*32 H'107 + N*32 H'107 + N*32	15 IDE	14 RTR	13 0 0 GG_DA	12 TA_0 (fi	11 rst Rx/7 ATA_2 ATA_4	10	9 EXT	Data Bus 8 7 ST EXTID[15	6 DID[10:0] :0]	5	MSG_ MSG_	3 DATA_DATA_DATA_	_1 _3 _5	EXTI	D[17:16]	Access Size Word/LW Word Word/LW Word Byte/Word/LW Byte/Word/	Field Name Control 0 LAFM
MB15 to 1 (MB	15 IDE	14 RTR	13 0 0 GG_DA	12 FA_0 (fill ISG_DA	11 rst Rx/I ATA_2 ATA_4 ATA_6	10	9 EXT	Data Bus 8 7 ST EXTID[15 STDIC	6 DID[10:0] :0] D_LAFM[1] 1[15:0]	5	MSG_ MSG_ MSG_	3 DATA_DATA_DATA_	_1 _3 _5	EXTI	D[17:16]	Access Size Word/LW Word Word/LW Word Byte/Word/LW Byte/Word Byte/Word/LW	Field Name Control 0 LAFM

Figure 22.3 Mailbox-N Structure

	Data Bus																			
Address	15	14	13	12	11	10	9	8	7	6	Π	5	4		3	2	1	0	Access Size	Field Name
H'100 + N*32	IDE	RTR	0						STDI	D[10:0]							EXTI	D[17:16]	Word/LW	0
H'102 + N*32				EXTID[15:0]								Word	Control 0							
H'104 + N*32	IDE LAFM	0	0					S	TDID_L	AFM[1	0:0]						LAFN	TID /[17:16]	Word/LW	
H'106 + N*32							E)	XTID_L	AFM[15	5:0]							,	,	Word	LAFM
H'108 + N*32		MS	G_DA	ΓA_0 (fi	rst Rx/1	x Byte)							N	/ISG_	DAT	A_1			Byte/Word/LW	
H'10A + N*32			N	ISG_DA	ATA_2								N	ISG_	DAT	A_3			Byte/Word	Doto
H'10C + N*32			N	ISG_DA	ATA_4								N	ISG_	DAT	A_5			Byte/Word/LW	Data
H'10E + N*32			N	ISG_DA	ATA_6								N	/ISG_	DAT	A_7			Byte/Word	
H'110 + N*32	0	0	NMC	ATX	DART	1	MBC[2:	0]	0	0	П	0	0	Т		DLC	[3:0]		Byte/Word	Control 1
MB29 to 24 (Time-Tr	riggered	d Trans	mission	in Tim	e Trigge	er mode	e) Data	Bus									. 1	Assass Sizr	Gald Na
MB29 to 24 (Time-Tr	riggered	Trans	mission 12	in Time	e Trigge	er mode		Bus 7	6		5	4		3	2	1	0	Access Size	Field Name
Address		-						Data	7	6 D[10:0]	_	5	4		3	2	+ ·	0 D[17:16]	Access Size Word/LW	
Address H'100 + N*32	15	14	13					Data 8	7	-	_	5	4	_	3	2	EXTI	D[17:16]		Field Name Control 0
Address H'100 + N*32 H'102 + N*32	15	14 RTR	13					Data 8	7 STDII	D[10:0]			4		3	2	EXTI	D[17:16]	Word/LW	Control 0
Address H'100 + N*32 H'102 + N*32 H'104 + N*32	15 IDE	14 RTR	13				9	Data 8	7 STDII D[15:0]	D[10:0]			4		3	2	EXTI	_	Word/LW Word	
Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32	15 IDE	14 RTR	13 0	12		10	9 E)	Data 8 EXTII	7 STDII D[15:0]	D[10:0]				//SG_			EXTI	D[17:16]	Word/LW Word Word/LW	Control 0
Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32	15 IDE	14 RTR	13 0 0	12	11	10	9 E)	Data 8 EXTII	7 STDII D[15:0]	D[10:0]			N	MSG_ MSG_	DAT	A_1	EXTI	D[17:16]	Word/LW Word Word/LW Word	Control 0
Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32 H'10A + N*32	15 IDE	14 RTR	13 0 0	12	11 rst Rx/I	10	9 E)	Data 8 EXTII	7 STDII D[15:0]	D[10:0]			N N		DAT	A_1 A_3	EXTI	D[17:16]	Word/LW Word Word/LW Word Byte/Word/LW	Control 0
Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32 H'108 + N*32 H'107 + N*32 H'107 + N*32	15 IDE	14 RTR	13 0 0 0 G_DA1 M	12 FA_0 (fill ISG_DA	11 rrst Rx/1 ATA_2 ATA_4	10	9 E)	Data 8 EXTII	7 STDII D[15:0]	D[10:0]			N N	/ISG_	DAT DAT	A_1 A_3 A_5	EXTI	D[17:16]	Word/LW Word/LW Word Byte/Word/LW Byte/Word	Control 0
Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'106 + N*32 H'107 H'107 H'108 + N*32 H'107 H'108 + N*32 H'108 + N*32	15 IDE	14 RTR	13 0 0 0 G_DA1 M	TA_0 (fi	11 rrst Rx/1 ATA_2 ATA_4	10	9 E)	Data 8 EXTIL S' XTID_L	7 STDII D[15:0]	D[10:0]	0:0]		N N	ISG_ ISG_ ISG_	DAT DAT	A_1 A_3 A_5	EXTII	D[17:16]	Word/LW Word/LW Word Byte/Word/LW Byte/Word Byte/Word Byte/Word/LW	Control 0
Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32 H'10A + N*32 H'10C + N*32 H'10E + N*32	15 IDE	14 RTR	13 0 0 G_DAT M	TA_0 (fi	11 rst Rx/1 ATA_2 ATA_4 ATA_6	10	9 EX	Data 8 EXTIL ST XTID_L	7 STDII D[15:0] FDID_L AFM[15	D[10:0] AFM[1 5:0]	0:0]		N N	ISG_ ISG_ ISG_	DAT DAT	A_1 A_3 A_5 A_7	EXTII	D[17:16]	Word/LW Word Word/LW Word Byte/Word/LW Byte/Word/LW Byte/Word/LW Byte/Word/LW	Control 0 LAFM Data
,	15 IDE	14 RTR	13 0 0 G_DAT M	TA_0 (fi	11 rst Rx/1 ATA_2 ATA_4 ATA_6	10	9 EX	Data 8 EXTIL ST XTID_L	7 STDII D[15:0] FDID_L AFM[15 0	D[10:0] AFM[1 5:0]	0:0]		N N	ISG_ ISG_ ISG_	DAT DAT	A_1 A_3 A_5 A_7	EXTII	D[17:16]	Word/LW Word Word/LW Word Byte/Word/LW Byte/Word/LW Byte/Word/LW Byte/Word/LW	Control 0 LAFM Data Control 1

Figure 22.3 Mailbox-N Structure (continued)

		Data Bus																	
Address	15	14	13	12	11	10	9	8	7	6	5	1	4	3	2	1	0	Access Size	Field Name
H'100 + N*32	IDE	RTR	RTR 0 STDID[10:0] EXTID[17:1								[17:16]	Word/LW	Control 0						
H'102 + N*32	EXTID[15:0]											Word	Control 0						
H'104 + N*32	DE									TID_ [17:16]	Word/LW	LAFM							
H'106 + N*32							EX	(TID_L	AFM[15	:0]								Word	LAFIVI
H'108 + N*32		MS	G_DA	ΓA_0 (f	rst Rx/	Гх Byte)			N	∕ISG_D	ATA	A_1					Byte/Word/LW	
H'10A + N*32			N	ISG_D	ATA_2					N	//SG_D	ATA	A_3					Byte/Word	Data
H'10C + N*32			N	ISG_D	ATA_4					N	/ISG_D	ATA	A_5					Byte/Word/LW	Data
H'10E + N*32			N	ISG_D	ATA_6					N	//SG_D)ATA	A_7					Byte/Word	
H'110 + N*32	0	0	NMC	ATX	DART		MBC[2	2:0]	0	0	0	(0		DLC	[3:0]		Byte/Word	Control 1
H'112 + N*32												Word	TimeStamp						
02	12 22											TTOTA	rimootamp						
					Т			, ,,										Word	Trigger Time
H'114 + N*32 MB31 (Time	Referer	nce Rec	eption i	n Time		-Trigge	red Tim	, ,,) as Tir									Word	Trigger Time
H'114 + N*32	Referer	nce Reco	eption i	n Time		-Trigge	red Tim	ne (TTT) as Tir				4	3	2	1	0		
H'114 + N*32 MB31 (Time					Trigge	-Trigge mode)	red Tim	Data	Bus	ne Refe	erence		4	3	2	1 EXTID	_	Word	Trigger Time Field Name
H'114 + N*32 MB31 (Time	15 IDE	14 RTR	13		Trigge	-Trigge mode)	red Tim	Data 8	Bus	ne Refe	erence		4	3	2	EXTID	[17:16]	Word Access Size	Trigger Time
MB31 (Time Address H'100 + N*32	15	14 RTR	13		Trigge	-Trigge mode)	g ST	Data 8	Bus 7 0:0] 0[15:0]	ne Refe	erence		4	3	2	<u>'</u>	[17:16]	Word Access Size Word/LW	Trigger Time Field Name Control 0
MB31 (Time Address H'100 + N*32 H'102 + N*32	15 IDE	14 RTR	13		Trigge	-Trigge mode)	9 ST	Data 8 FDID[10 EXTIL	Bus 7 0:0] 0[15:0]	ne Refe	erence		4	3	2	EXTID	[17:16]	Word Access Size Word/LW Word	Trigger Time Field Name
MB31 (Time Address H'100 + N*32 H'102 + N*32 H'104 + N*32	15 IDE	14 RTR	13 0		Trigge	-Trigge mode)	9 ST	Data 8 FDID[10 EXTIL	Bus 7 0:0] 0[15:0] 0[10:0]	6	erence			3	2	EXTID	[17:16]	Word Access Size Word/LW Word Word/LW	Trigger Time Field Name Control 0
MB31 (Time Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32	15 IDE	14 RTR	13 0 0	12	Trigge	-Trigge mode)	9 ST	Data 8 FDID[10 EXTIL	Bus 7 0:0] 0[15:0] 0[10:0]	6 6:0]	5	DATA	A_1	3	2	EXTID	[17:16]	Word Access Size Word/LW Word Word/LW Word	Trigger Time Field Name Control 0 LAFM
MB31 (Time Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32	15 IDE	14 RTR	13 0 0	12 TA_0 (f	Trigge	-Trigge mode)	9 ST	Data 8 FDID[10 EXTIL	Bus 7 0:0] 0[15:0] 0[10:0]	6 i:0]	5 MSG_D)AT/	A_1 A_3	3	2	EXTID	[17:16]	Word Access Size Word/LW Word Word/LW Word Byte/Word/LW	Trigger Time Field Name Control 0
MB31 (Time Address H'100 + N*32 H'102 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32 H'104 + N*32	15 IDE	14 RTR	13 0 0 0 GG_DA	12 TA_0 (f	Trigger 11 irst Rx/ ATA_2 ATA_4	-Trigge mode)	9 ST	Data 8 FDID[10 EXTIL	Bus 7 0:0] 0[15:0] 0[10:0]	6	5 MSG_D MSG_D	DATA DATA	A_1 A_3 A_5	3	2	EXTID	[17:16]	Word Access Size Word/LW Word Word/LW Word Byte/Word/LW Byte/Word	Field Name Control 0 LAFM
MB31 (Time Address H'100 + N*32 H'100 + N*32 H'104 + N*32 H'106 + N*32 H'108 + N*32 H'10A + N*32 H'10A + N*32	15 IDE	14 RTR	13 0 0 0 GG_DA	12 TA_0 (ff fSG_D, fSG_D, fSG_D, fSG_D,	Trigger 11 irst Rx/ ATA_2 ATA_4	-Trigge mode) 10	9 ST	Data 8 FDID[10 EXTID D_LAFN (TID_L)	Bus 7 0:0] 0[15:0] 0[10:0]	6	5 MSG_D MSG_D MSG_D	DATA	A_1 A_3 A_5	3		EXTID	[17:16]	Word Access Size Word/LW Word Word/LW Word Byte/Word/LW Byte/Word/LW Byte/Word/LW	Trigger Time Field Name Control 0 LAFM

Figure 22.3 Mailbox-N Structure (continued)

Notes: 1. All bits shadowed in grey are reserved and must be written LOW. The value returned by a read may not always be '0' and should not be relied upon.

- 2. ATX and DART are not supported by Mailbox-0, and the MBC setting of Mailbox-0 is limited.
- 3. ID Reorder (MCR15) can change the order of STDID, RTR, IDE and EXTID of both message control and LAFM.

(1) Message Control Field

STDID[10:0]: These bits set the identifier (standard identifier) of data frames and remote frames.

EXTID[17:0]: These bits set the identifier (extended identifier) of data frames and remote frames.

RTR (Remote Transmission Request bit): Used to distinguish between data frames and remote frames. This bit is overwritten by received CAN Frames depending on Data Frames or Remote Frames.

Important: Please note that, when ATX bit is set with the setting MBC = 001(bin), the RTR bit will never be set. When a Remote Frame is received, the CPU can be notified by the corresponding RFPR set or IRR[2] (Remote Frame Receive Interrupt), however, as this module needs to transmit the current message as a Data Frame, the RTR bit remains unchanged.

Important: In order to support automatic answer to remote frame when MBC = 001 (bin) is used and ATX = 1 the RTR flag must be programmed to zero to allow data frame to be transmitted.

Note: when a Mailbox is configured to send a remote frame request the DLC used for transmission is the one stored into the Mailbox.

RTR	Description
0	Data frame
1	Remote frame

IDE (Identifier Extension bit): Used to distinguish between the standard format and extended format of CAN data frames and remote frames.

IDE	Description
0	Standard format
1	Extended format

Mailbox-0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	NMC	0	0	N	/BC[2:0)]	0	0	0	0		DLC	[3:0]	
Initial value:	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R	R	R/W	R	R/W	R	R	R	R	R/W	R/W	R/W	R/W

Note: MBC[1] of MB0 is always "1".

Mailbox-31 to 1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	NMC	ATX	DART		MBC[2:0]	0	0	0	0		DLC	[3:0]	
Initial value:	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W

NMC (New Message Control): When this bit is set to '0', the Mailbox of which the RXPR or RFPR bit is already set does not store the new message but maintains the old one and sets the UMSR correspondent bit. When this bit is set to '1', the Mailbox of which the RXPR or RFPR bit is already set overwrites with the new message and sets the UMSR correspondent bit.

Important: Please note that if a remote frame is overwritten with a data frame or vice versa could be that both RXPR and RFPR flags (together with UMSR) are set for the same Mailbox. In this case the RTR bit within the Mailbox Control Field should be relied upon.

Important: Please note that when the Time Triggered mode is used NMC needs to be set to '1' for Mailbox 31 to allow synchronization with all incoming reference messages even when RXPR[31] is not cleared.

NMC	Description
0	Overrun mode (Initial value)
1	Overwrite mode

ATX (Automatic Transmission of Data Frame): When this bit is set to '1' and a Remote Frame is received into the Mailbox DLC is stored. Then, a Data Frame is transmitted from the same Mailbox using the current contents of the message data and updated DLC by setting the corresponding TXPR automatically. The scheduling of transmission is still governed by ID priority or Mailbox priority as configured with the Message Transmission Priority control bit (MCR.2). In order to use this function, MBC[2:0] needs to be programmed to be '001' (Bin). When a transmission is performed by this function, the DLC (Data Length Code) to be used is the one that has been received. Application needs to guarantee that the DLC of the remote frame correspond to the DLC of the data frame requested.

Important: When ATX is used and MBC = 001 (Bin) the filter for the IDE bit cannot be used since ID of remote frame has to be exactly the same as that of data frame as the reply message.

Important: Please note that, when this function is used, the RTR bit will never be set despite receiving a Remote Frame. When a Remote Frame is received, the CPU will be notified by the corresponding RFPR set, however, as this module needs to transmit the current message as a Data Frame, the RTR bit remains unchanged.

Important: Please note that in case of overrun condition (UMSR flag set when the Mailbox has its NMC = 0) the message received is discarded. In case a remote frame is causing overrun into a Mailbox configured with ATX = 1, the transmission of the corresponding data frame may be triggered only if the related PFPR flag is cleared by the CPU when the UMSR flag is set. In such case PFPR flag would get set again.

ATX	Description
0	Automatic Transmission of Data Frame disabled (Initial value)
1	Automatic Transmission of Data Frame enabled

DART (Disable Automatic Re-Transmission): When this bit is set, it disables the automatic retransmission of a message in the event of an error on the CAN bus or an arbitration lost on the CAN bus. In effect, when this function is used, the corresponding TXCR bit is automatically set at the start of transmission. When this bit is set to '0', this module tries to transmit the message as many times as required until it is successfully transmitted or it is cancelled by the TXCR.

DART	Description
0	Re-transmission enabled (Initial value)
1	Re-Transmission disabled

MBC[2:0] (Mailbox Configuration): These bits configure the nature of each Mailbox as follows. When MBC = 111 (Bin), the Mailbox is inactive, i.e., it does not receive or transmit a message regardless of TXPR or other settings. The MBC = '110', '101' and '100' settings are prohibited. When the MBC is set to any other value, the LAFM field becomes available. Please don't set TXPR when MBC is set as reception as there is no hardware protection, and TXPR will remain set. MBC[1] of Mailbox-0 is fixed to "1" by hardware. This is to ensure that MB0 cannot be configured to transmit Messages.

			Data Frame	Remote Frame	Data Frame	Remote Frame	
MBC[2]	MBC[1]	MBC[0]	Transmit	Transmit	Receive	Receive	Remarks
0	0	0	Yes	Yes	No	No	 Not allowed for Mailbox-0
							 Time-Triggered transmission can be used
0	0	1	Yes	Yes	No	Yes	Can be used with ATX*
							 Not allowed for Mailbox-0
							LAFM can be used
0	1	0	No	No	Yes	Yes	 Allowed for Mailbox-0
							 LAFM can be used
0	1	1	No	No	Yes	No	 Allowed for Mailbox-0
							 LAFM can be used
1	0	0			Se	tting prohib	pited
1	0	1			Se	tting prohib	pited
1	1	0			Se	tting prohib	pited
1	1	1			Mailbox	inactive (In	itial value)

Notes: * In order to support automatic retransmission, RTR shall be "0" when MBC = 001(bin) and ATX = 1.

When ATX = 1 is used the filter for IDE must not be used.

DLC[3:0] (**Data Length Code**): These bits encode the number of data bytes from 0,1, 2, ... 8 that will be transmitted in a data frame. Please note that when a remote frame request is transmitted the DLC value to be used must be the same as the DLC of the data frame that is requested.

DLC[3]	DLC[2]	DLC[1]	DLC[0]	Description
0	0	0	0	Data Length = 0 bytes (Initial value)
0	0	0	1	Data Length = 1 byte
0	0	1	0	Data Length = 2 bytes
0	0	1	1	Data Length = 3 bytes
0	1	0	0	Data Length = 4 bytes
0	1	0	1	Data Length = 5 bytes
0	1	1	0	Data Length = 6 bytes
0	1	1	1	Data Length = 7 bytes
1	Х	Х	Х	Data Length = 8 bytes

(2) Local Acceptance Filter Mask (LAFM)

This area is used as Local Acceptance Filter Mask (LAFM) for receive boxes.

LAFM: When MBC is set to 001, 010, 011(Bin), this field is used as LAFM Field. It allows a Mailbox to accept more than one identifier. The LAFM is comprised of two 16-bit read/write areas as follows.




Figure 22.4 Acceptance filter

If a bit is set in the LAFM, then the corresponding bit of a received CAN identifier is ignored when this module searches a Mailbox with the matching CAN identifier. If the bit is cleared, then the corresponding bit of a received CAN identifier must match to the STDID/IDE/EXTID set in the mailbox to be stored. The structure of the LAFM is same as the message control in a Mailbox. If this function is not required, it must be filled with '0'.

Important: This module starts to find a matching identifier from Mailbox-31 down to Mailbox-0. As soon as this module finds one matching, it stops the search. The message will be stored or not depending on the NMC and RXPR/RFPR flags. This means that, even using LAFM, a received message can only be stored into 1 Mailbox.

Important: When a message is received and a matching Mailbox is found, the whole message is stored into the Mailbox. This means that, if the LAFM is used, the STDID, RTR, IDE and EXTID may differ to the ones originally set as they are updated with the STDID, RTR, IDE and EXTID of the received message.

STD LAFM[10:0] — Filter mask bits for the CAN base identifier [10:0] bits.

STD_LAFM[10:0]	Description
0	Corresponding STD_ID bit is cared
1	Corresponding STD_ID bit is "don't cared"

EXT LAFM[17:0] — Filter mask bits for the CAN Extended identifier [17:0] bits.

EXT_LAFM[17:0]	Description
0	Corresponding EXT_ID bit is cared
1	Corresponding EXT_ID bit is "don't cared"

IDE LAFM — Filter mask bit for the CAN IDE bit.

IDE_LAFM	Description
0	Corresponding IDE bit is cared
1	Corresponding IDE bit is "don't cared"

(3) Message Data Fields

Storage for the CAN message data that is transmitted or received. MSG_DATA[0] corresponds to the first data byte that is transmitted or received. The bit order on the CAN bus is bit 7 through to bit 0.

When CMAX!= 3'b111/MBC[30] = 3'b000 and TXPR[30] is set, Mailbox-30 is configured as transmission of time reference. Its DLC must be greater than 0 and its RTR must be zero (as specified for TTCAN Level 1) so that the Cycle_count (CCR register) is embedded in the first byte of the data field instead of MSG_DATA_0[5:0] when this Mailbox starts transmission. This function shall be used when this module is enabled to work in TTCAN mode to perform a Potential Time Master role to send the Time reference message. MSG_DATA_0[7:6] is still transmitted as stored in the Mailbox. User can set MSG_DATA_0[7] when a Next_is_Gap needs to be transmitted.

Please note that the CCR value is only embedded on the frame transmitted but not stored back into Mailbox 30.

When CMAX!= 3'b111, MBC[31] = 3'b011 and TXPR[31] is cleared, Mailbox-31 is configured as reception of time reference. When a valid reference message is received (DLC > 0) this module performs internal synchronisation (modifying its RFMK and basic cycle CCR).

MB30 - 31																	
H'108 + N*32	_								MSG DATA 1						Byte/Word/LW		
		Next_is_Gap/Cycle_Counter (first Rx/Tx Byte)						112 -							,		
H'10A + N*32		MSG_DATA_2									MSG_D	ATA_3	3			Byte/Word	Data
H'10C + N*32		MSG_DATA_4					MSG_DATA_5							Byte/Word/LW			
H'10E + N*32		MSG_DATA_6							1	MSG_D	ATA_7	7			Byte/Word		

Figure 22.5 Message Data Field

(4) Timestamp

Storage for the Timestamp recorded on messages for transmit/receive. The Timestamp will be a useful function to monitor if messages are received/transmitted within expected schedule.

Timestamp

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS15	TS14	TS13	TS12	TS11	TS10	TS9	TS8	TS7	TS6	TS5	TS4	TS3	TS2	TS1	TS0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Message Receive: For received messages of Mailbox-15 to 0, Timestamp always captures the CYCTR (Cycle Time Register) value or Cycle_Counter CCR[5:0] + CYCTR[15:6] value, depending on the programmed value in the bit 14 of TTCR0 (Timer Trigger Control Register 0) at SOF.

For messages received into Mailboxes 30 and 31, Timestamp captures the TCNTR (Timer Counter Register) value at SOF.

Message Transmit: For transmitted messages of Mailbox-15 to 1, Timestamp always captures the CYCTR (Cycle Time Register) value or Cycle_Counter CCR[5:0] + CYCTR[15:6] value, depending on the programmed value in the bit 14 of TTCR0 (Timer Trigger Control Register 0), at SOF.

For messages transmitted from Mailboxes30 and 31, Timestamp captures the TCNTR (Timer Counter Register) value at SOF.

Important: Please note that the TimeStamp is stored in a temporary register. Only after a successful transmission or reception the value is then copied into the related Mailbox field. The TimeStamp may also be updated if the CPU clears RXPR[N]/RFPR[N] at the same time that UMSR[N] is set in overrun, however it can be read properly before clearing RXPR[N]/RFPR[N].

(5) Tx-Trigger Time (TTT) and Time Trigger control

For Mailbox-29 to 24, when MBC is set to 000 (Bin) in time trigger mode (CMAX!= 3'b111), Tx-Trigger Time works as Time Mark to determine the boundary between time windows. The TTT and TT control are comprised of two 16-bit read/write areas as follows. Mailbox-30 doesn't have TT control and works as Time Ref.

Mailbox 30 to 24 can be used for reception if not used for transmission in TT mode. However they cannot join the event trigger transmission queue when the TT mode is used.

Tx-Trigger Time

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TTT15	TTT14	TTT13	TTT12	TTT11	TTT10	TTT9	TTT8	TTT7	TTT6	TTT5	TTT4	TTT3	TTT2	TTT1	TTT0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Time Trigger control

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TTW	[1:0]			Offse	et[5:0]			0	0	0	0	0	rep	_factor[2	2:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R/W	R/W	R/W

The following figure shows the differences between all Mailboxes supporting Time Triggered mode.




Figure 22.6 Tx-Trigger control field

• TTW[1:0] (Time Trigger Window): These bits show the attribute of time windows. Please note that once a merged arbitrating window is opened by TTW = 2'b10, the window must be closed by TTW = 2'b11. Several messages with TTW = 2'b10 may be used within the start and the end of a merged arbitrating window.

TTW[1]	TTW[0]	Description
0	0	Exclusive window (initial value)
0	1	Arbitrating window
1	0	Start of merged arbitrating window
1	1	End of merged arbitrating window

The first 16-bit area specifies the time that triggers the transmission of the message in cycle time. The second 16-bit area specifies the basic cycle in the system matrix where the transmission must start (Offset) and the frequency for periodic transmission. When the internal TTT register matches to the CYCTR value, and the internal Offset matches to CCR value transmission is attempted from the corresponding Mailbox. In order to enable this function, the CMAX (Cycle Maximum Register) must be set to a value different from 3'b111, the Timer (TCNTR) must be running (TTCR0 bit15 = 1), the corresponding MBC must be set to 3'b000 and the corresponding TXPR bit must be set. Once TXPR is set by S/W, this module does not clear the corresponding TXPR bit (among Mailbox-30 to 24) to carry on performing the periodic transmission. In order to stop the periodic transmission, TXPR must be cleared by TXCR. Please note that in this case it is possible that both TXACK and ABACK are set for the same Mailbox if TXACK is not cleared right after completion of transmission. Please refer to figure 22.7.




Figure 22.7 TXACK and ABACK in Time Trigger Transmission

Please note that for Mailbox 30 TTW is fixed to '01', Offset to '00' and rep_factor to '0'. The following tables report the combinations for the rep_factor and the offset.

Rep_factor	Description
3'b000	Every basic cycle (initial value)
3'b001	Every two basic cycle
3'b010	Every four basic cycle
3'b011	Every eight basic cycle
3'b100	Every sixteen basic cycle
3'b101	Every thirty two basic cycle
3'b110	Every sixty four basic cycle (once in system matrix)
3'b111	Reserved

The Offset Field determines the first cycle in which a Time Triggered Mailbox may start transmitting its Message.

Offset	Description
6'b000000	Initial Offset = 1 st Basic Cycle (initial value)
6'b000001	Initial Offset = 2 nd Basic Cycles
6'b000010	Initial Offset = 3 rd Basic Cycles
6'b000011	Initial Offset = 4 th Basic Cycles
6'b000100	Initial Offset = 5 th Basic Cycles
6'b111110	Initial Offset = 63 rd Basic Cycles
6'b111111	Initial Offset = 64 th Basic Cycles

The following relation must be maintained:

Cycle_Count_Maximum + 1 >= Repeat_Factor > Offset
Cycle_Count_Maximum =
$$2^{CMAX}$$
 - 1
Repeat_Factor = 2^{rep_factor}

CMAX, Repeat_Factor, and Offset are register values




Figure 22.8 System Matrix

Tx-Trigger Times must be set in ascending order such that the difference between them satisfies the following condition.

TTT(mailbox i) –1 TTT(mailbox i-1) > TEW + Maximum frame length + 9

22.3.3 Control Registers

The following sections describe control registers. The address is mapped as follow.

Important: These registers can only be accessed in Word size (16-bit).

Register Name	Address	Abbreviation	Access Size (bits)
Master Control Register	000	MCR	16
General Status Register	002	GSR	16
Bit Configuration Register 1	004	BCR1	16
Bit Configuration Register 0	006	BCR0	16
Interrupt Register	800	IRR	16
Interrupt Mask Register	00A	IMR	16
Error Counter Register	00C	TEC/REC	16

Figure 22.9 Control Registers

(1) Master Control Register (MCR)

The Master Control Register (MCR) is a 16-bit read/write register that controls this module.

• MCR (Address = H'000)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MCR15	MCR14	-	-	-		TST[2:0]		MCR7	MCR6	MCR5	-	-	MCR2	MCR1	MCR0
Initial value:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W·	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W

Bit 15 — ID Reorder (MCR15): This bit changes the order of STDID, RTR, IDE and EXTID of both message control and LAFM.

Bit15: MCR15	Description
0	This module is the same as HCAN2
1	This module is not the same as HCAN2 (Initial value)




Figure 22.10 ID Reorder

This bit can be modified only in reset mode.

Bit 14 — Auto Halt Bus Off (MCR14): If both this bit and MCR6 are set, MCR1 is automatically set as soon as this module enters BusOff.

Bit14: MCR14	Description
0	This module remains in BusOff for normal recovery sequence (128 x 11 Recessive Bits) (Initial value)
1	This module moves directly into Halt Mode after it enters BusOff if MCR6 is set.

This bit can be modified only in reset mode.

Bit 13 — Reserved. The written value should always be '0' and the returned value is '0'.

Bit 12 — Reserved. The written value should always be '0' and the returned value is '0'.

Bit 11 — Reserved. The written value should always be '0' and the returned value is '0'.

Bit 10 - 8 — **Test Mode (TST[2:0]):** This bit enables/disables the test modes. Please note that before activating the Test Mode it is requested to move this module into Halt mode or Reset mode. This is to avoid that the transition to Test Mode could affect a transmission/reception in progress. For details, please refer to section 22.4.1, Test Mode Settings.

Please note that the test modes are allowed only for diagnosis and tests and not when this module is used in normal operation.

Bit10: TST2	Bit9: TST1	Bit8: TST0	Description
0	0	0	Normal Mode (initial value)
0	0	1	Listen-Only Mode (Receive-Only Mode)
0	1	0	Self Test Mode 1 (External)
0	1	1	Self Test Mode 2 (Internal)
1	0	0	Write Error Counter
1	0	1	Error Passive Mode
1	1	0	Setting prohibited
1	1	1	Setting prohibited

Bit 7 — **Auto-wake Mode (MCR7):** MCR7 enables or disables the Auto-wake mode. If this bit is set, this module automatically cancels the sleep mode (MCR5) by detecting CAN bus activity (dominant bit). If MCR7 is cleared this module does not automatically cancel the sleep mode.

This module cannot store the message that wakes it up.

Note: This bit can be modified only Reset or Halt mode.

Bit7: MCR7	Description
0	Auto-wake by CAN bus activity disabled (Initial value)
1	Auto-wake by CAN bus activity enabled

Bit 6 — **Halt during Bus Off (MCR6):** MCR6 enables or disables entering Halt mode immediately when MCR1 is set during Bus Off. This bit can be modified only in Reset or Halt mode. Please note that when Halt is entered in Bus Off the CAN engine is also recovering immediately to Error Active mode.

Bit6: MCR6	Description
0	If MCR[1] is set, this module will not enter Halt mode during Bus Off but wait up to end of recovery sequence (Initial value)
1	Enter Halt mode immediately during Bus Off if MCR[1] or MCR[14] are asserted.

Bit 5 — **Sleep Mode** (MCR5): Enables or disables Sleep mode transition. If this bit is set, while this module is in halt mode, the transition to sleep mode is enabled. Setting MCR5 is allowed after entering Halt mode. The two Error Counters (REC, TEC) will remain the same during Sleep mode. This mode will be exited in two ways:

- 1. by writing a '0' to this bit position,
- 2. or, if MCR[7] is enabled, after detecting a dominant bit on the CAN bus.

If Auto wake up mode is disabled, this module will ignore all CAN bus activities until the sleep mode is terminated. When leaving this mode this module will synchronise to the CAN bus (by checking for 11 recessive bits) before joining CAN Bus activity. This means that, when the No.2 method is used, this module will miss the first message to receive. CAN transceivers stand-by mode will also be unable to cope with the first message when exiting stand by mode, and the S/W needs to be designed in this manner.

In sleep mode only the following registers can be accessed: MCR, GSR, IRR and IMR.

Important: This module is required to be in Halt mode before requesting to enter in Sleep mode. That allows the CPU to clear all pending interrupts before entering sleep mode. Once all interrupts are cleared this module must leave the Halt mode and enter Sleep mode simultaneously (by writing MCR[5] = 1 and MCR[1] = 0 at the same time).

Bit 5: MCR5	Description
0	This module sleep mode released (Initial value)
1	Transition to this module sleep mode enabled

- Bit 4 Reserved. The written value should always be '0' and the returned value is '0'.
- Bit 3 Reserved. The written value should always be '0' and the returned value is '0'.
- **Bit 2 Message Transmission Priority** (MCR2): MCR2 selects the order of transmission for pending transmit data. If this bit is set, pending transmit data are sent in order of the bit position in the Transmission Pending Register (TXPR). The order of transmission starts from Mailbox-31 as the highest priority, and then down to Mailbox-1 (if those mailboxes are configured for transmission). Please note that this feature cannot be used for time trigger transmission of the Mailboxes 24 to 30.

If MCR2 is cleared, all messages for transmission are queued with respect to their priority (by running internal arbitration). The highest priority message has the Arbitration Field (STDID + IDE bit + EXTID (if IDE = 1) + RTR bit) with the lowest digital value and is transmitted first. The internal arbitration includes the RTR bit and the IDE bit (internal arbitration works in the same way as the arbitration on the CAN Bus between two CAN nodes starting transmission at the same time).

This bit can be modified only in Reset or Halt mode.

Bit 2: MCR2	Description
0	Transmission order determined by message identifier priority (Initial value)
1	Transmission order determined by mailbox number priority (Mailbox-31 → Mailbox-1)

Bit 1—Halt Request (MCR1): Setting the MCR1 bit causes the CAN controller to complete its current operation and then enter Halt mode (where it is cut off from the CAN bus). This module remains in Halt Mode until the MCR1 is cleared. During the Halt mode, the CAN Interface does not join the CAN bus activity and does not store messages or transmit messages. All the user registers (including Mailbox contents and TEC/REC) remain unchanged with the exception of IRR0 and GSR4 which are used to notify the halt status itself. If the CAN bus is in idle or intermission state regardless of MCR6, this module will enter Halt Mode within one Bit Time. If MCR6 is set, a halt request during Bus Off will be also processed within one Bit Time. Otherwise the full Bus Off recovery sequence will be performed beforehand. Entering the Halt Mode can be notified by IRR0 and GSR4.

If both MCR14 and MCR6 are set, MCR1 is automatically set as soon as this module enters BusOff.

In the Halt mode, this module configuration can be modified with the exception of the Bit Timing setting, as it does not join the bus activity. MCR[1] has to be cleared by writing a '0' in order to rejoin the CAN bus. After this bit has been cleared, this module waits until it detects 11 recessive bits, and then joins the CAN bus.

- Notes: 1. After issuing a Halt request the CPU is not allowed to set TXPR or TXCR or clear MCR1 until the transition to Halt mode is completed (notified by IRR0 and GSR4). After MCR1 is set this can be cleared only after entering Halt mode or through a reset operation (SW or HW).
 - 2. Transition into or recovery from HALT mode, is only possible if the BCR1 and BCR0 registers are configured to a proper Baud Rate.

Bit 1: MCR1	Description
0	Clear Halt request (Initial value)
1	Halt mode transition request

Bit 0 — **Reset Request (MCR0):** Controls resetting of this module. When this bit is changed from '0' to '1' this module controller enters its reset routine, re-initialising the internal logic, which then sets GSR3 and IRR0 to notify the reset mode. During a re-initialisation, all user registers are initialised.

This module can be re-configured while this bit is set. This bit has to be cleared by writing a '0' to join the CAN bus. After this bit is cleared, this module waits until it detects 11 recessive bits, and then joins the CAN bus. The Baud Rate needs to be set up to a proper value in order to sample the value on the CAN Bus.

After Power On Reset, this bit and GSR3 are always set. This means that a reset request has been made and this module needs to be configured.

The Reset Request is equivalent to a Power On Reset but controlled by Software.

Bit 0: MCR0	Description
0	Clear Reset Request
1	CAN Interface reset mode transition request (Initial value)

(2) General Status Register (GSR)

The General Status Register (GSR) is a 16-bit read-only register that indicates the status of this module.

• GSR (Address = H'002)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	GSR5	GSR4	GSR3	GSR2	GSR1	GSR0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bits 15 to 6: Reserved. The written value should always be '0' and the returned value is '0'.

Bit 5 — Error Passive Status Bit (GSR5): Indicates whether the CAN Interface is in Error Passive or not. This bit will be set high as soon as this module enters the Error Passive state and is cleared when the module enters again the Error Active state (this means the GSR5 will stay high during Error Passive and during Bus Off). Consequently to find out the correct state both GSR5 and GSR0 must be considered.

Bit 5: GSR5	Description
0	This module is not in Error Passive or in Bus Off status (Initial value)
	[Reset condition] This module is in Error Active state
1	This module is in Error Passive (if GSR0 = 0) or Bus Off (if GSR0 = 1)
	[Setting condition] When TEC \geq 128 or REC \geq 128 or if Error Passive Test Mode is selected

Bit 4 — Halt/Sleep Status Bit (GSR4): Indicates whether the CAN engine is in the halt/sleep state or not. Please note that the clearing time of this flag is not the same as the setting time of IRR12.

Please note that this flag reflects the status of the CAN engine and not of the full this module IP. This module exits sleep mode and can be accessed once MCR5 is cleared. The CAN engine exits sleep mode only after two additional transmission clocks on the CAN Bus.

Bit 4: GSR4	Description
0	This module is not in the Halt state or Sleep state (Initial value)
1	Halt mode (if MCR1 = 1) or Sleep mode (if MCR5 = 1)
	[Setting condition] If MCR1 is set and the CAN bus is either in intermission or idle or MCR5 is set and this module is in the halt mode or this module is moving to Bus Off when MCR14 and MCR6 are both set

Bit 3 — Reset Status Bit (GSR3): Indicates whether this module is in the reset state or not.

Bit 3: GSR3	Description
0	This module is not in the reset state
1	Reset state (Initial value)
	[Setting condition] After an internal reset of this module (due to SW or HW reset)

Bit 2 — **Message Transmission in progress Flag (GSR2):** Flag that indicates to the CPU if this module is in Bus Off or transmitting a message or an error/overload flag due to error detected during transmission. The timing to set TXACK is different from the time to clear GSR2. TXACK is set at the 7th bit of End Of Frame. GSR2 is set at the 3rd bit of intermission if there are no more messages ready to be transmitted. It is also set by arbitration lost, bus idle, reception, reset or halt transition.

Bit 2: GSR2	Description
0	This module is in Bus Off or a transmission is in progress
1	[Setting condition] Not in Bus Off and no transmission in progress (Initial value)

Bit 1—Transmit/Receive Warning Flag (GSR1): Flag that indicates an error warning.

Bit 1: GSR1	Description
0	[Reset condition] When (TEC < 96 and REC < 96) or Bus Off (Initial value)
1	[Setting condition] When 96 ≤ TEC < 256 or 96 ≤ REC < 256

Note: REC is incremented during Bus Off to count the recurrences of 11 recessive bits as requested by the Bus Off recovery sequence. However the flag GSR1 is not set in Bus Off.

Bit 0—Bus Off Flag (GSR0): Flag that indicates that this module is in the bus off state.

Bit 0: GSR0	Description
0	[Reset condition] Recovery from bus off state or after a HW or SW reset (Initial value)
1	[Setting condition] When TEC ≥ 256 (bus off state)

Note: Only the lower 8 bits of TEC are accessible from the user interface. The 9th bit is equivalent to GSR0.

(3) Bit Configuration Register (BCR0, BCR1)

The bit configuration registers (BCR0 and BCR1) are 2 X 16-bit read/write register that are used to set CAN bit timing parameters and the baud rate pre-scaler for the CAN Interface.

The Time quanta is defined as:

$$Timequanta = \frac{2*BRP}{f_{clk}}$$

Where: BRP (Baud Rate Pre-scaler) is the value stored in BCR0 incremented by 1 and fclk is the used peripheral bus frequency.

• BCR1 (Address = H'004)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		TSG	1[3:0]		-	1	TSG2[2:0)]	-	-	SJW	/[1:0]	-	-	-	BSP
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W	R	R	R	R/W

Bits 15 to 12 — Time Segment 1 (TSG1[3:0] = BCR1[15:12]): These bits are used to set the segment TSEG1 (= PRSEG + PHSEG1) to compensate for edges on the CAN Bus with a positive phase error. A value from 4 to 16 time quanta can be set.

Bit 15: Bit 14: Bit 13: Bit 12: TSG1[3] TSG1[2] TSG1[1] TSG1[0] Description

0	0	0	0	Setting prohibited (Initial value)
0	0	0	1	Setting prohibited
0	0	1	0	Setting prohibited
0	0	1	1	PRSEG + PHSEG1 = 4 time quanta
0	1	0	0	PRSEG + PHSEG1 = 5 time quanta
:	:	:	:	:
:	:	:	:	:
1	1	1	1	PRSEG + PHSEG1 = 16 time quanta

Bit 11: Reserved. The written value should always be '0' and the returned value is '0'.

Bits 10 to 8 — Time Segment 2 (TSG2[2:0] = BCR1[10:8]): These bits are used to set the segment TSEG2 (= PHSEG2) to compensate for edges on the CAN Bus with a negative phase error. A value from 2 to 8 time quanta can be set as shown below.

Bit 10: Bit 9: Bit 8: TSG2[2] TSG2[1] TSG2[0] Description

0	0	0	Setting prohibited (Initial value)	
0	0	1	PHSEG2 = 2 time quanta (conditionally prohibited)	
0	1	0	PHSEG2 = 3 time quanta	
0	1	1	PHSEG2 = 4 time quanta	
1	0	0	PHSEG2 = 5 time quanta	
1	0	1	PHSEG2 = 6 time quanta	
1	1	0	PHSEG2 = 7 time quanta	
1	1	1	PHSEG2 = 8 time quanta	
1	1	1	PHSEG2 = 8 time quanta	

Bits 7 and 6: Reserved. The written value should always be '0' and the returned value is '0'.

Bits 5 and 4 - ReSynchronisation Jump Width (SJW[1:0] = BCR0[5:4]): These bits set the synchronisation jump width.

Bit 5: SJW[1]	Bit 4: SJW[0]	Description
0	0	Synchronisation Jump width = 1 time quantum (Initial value)
0	1	Synchronisation Jump width = 2 time quanta
1	0	Synchronisation Jump width = 3 time quanta
1	1	Synchronisation Jump width = 4 time quanta

Bits 3 to 1: Reserved. The written value should always be '0' and the returned value is '0'.

Bit 0 — Bit Sample Point (BSP = BCR1[0]): Sets the point at which data is sampled.

Bit 0 : BSP	Description
0	Bit sampling at one point (end of time segment 1) (Initial value)
1	Bit sampling at three points (rising edge of the last three clock cycles of PHSEG1)

BCR0 (Address = H'006)


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-				BRP	[7:0]			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits 8 to 15: Reserved. The written value should always be '0' and the returned value is '0'.

Bits 7 to 0—Baud Rate Pre-scale (BRP[7:0] = BCR0 [7:0]): These bits are used to define the peripheral bus clock periods contained in a Time Quantum.

Bit 7: BRP[7]	Bit 6: BRP[6]	Bit 5: BRP[5]	Bit 4: BRP[4]	Bit 3: BRP[3]	Bit 2: BRP[2]	Bit 1: BRP[1]	Bit 0: BRP[0]	Description
0	0	0	0	0	0	0	0	2 X peripheral bus clock (Initial value)
0	0	0	0	0	0	0	1	4 X peripheral bus clock
0	0	0	0	0	0	1	0	6 X peripheral bus clock
:	:	:	:	:	:	:	:	2*(register value + 1) X peripheral bus clock
1	1	1	1	1	1	1	1	512 X peripheral bus clock

Requirements of Bit Configuration Register



SYNC_SEG: Segment for establishing synchronisation of nodes on the CAN bus. (Normal bit edge transitions occur in this segment.)

PRSEG: Segment for compensating for physical delay between networks.

PHSEG1: Buffer segment for correcting phase drift (positive). (This segment is extended

when synchronisation (resynchronisation) is established.)

PHSEG2: Buffer segment for correcting phase drift (negative). (This segment is shortened

when synchronisation (resynchronisation) is established)

TSEG1: TSG1 + 1 TSEG2: TSG2 + 1

The Bit Rate Calculation is:

Bit Rate =
$$\frac{f_{Clk}}{2 \times (BRP + 1) \times (TSEG1 + TSEG2 + 1)}$$

Where BRP is given by the register value and TSEG1 and TSEG2 are derived values from TSG1 and TSG2 register values. The '+1' in the above formula is for the Sync-Seg which duration is 1 time quanta.

 f_{CLK} = Peripheral bus clock

BCR Setting Constraints

$$TSEG1min > TSEG2 \ge SJWmax$$
 (SJW = 1 to 4)

$$8 \le TSEG1 + TSEG2 + 1 \le 25$$
 time quanta (TSEG1 + TSEG2 + 1 = 7 is not allowed)

$$TSEG2 \ge 2$$

These constraints allow the setting range shown in the table below for TSEG1 and TSEG2 in the Bit Configuration Register. The number in the table shows possible setting of SJW. "No" shows that there is no allowed combination of TSEG1 and TSEG2.

		001	010	011	100	101	110	111	TSG2
		2	3	4	5	6	7	8	TSEG2
TSG1	TSEG1								
0011	4	No	1-3	No	No	No	No	No	
0100	5	1-2	1-3	1-4	No	No	No	No	
0101	6	1-2	1-3	1-4	1-4	No	No	No	
0110	7	1-2	1-3	1-4	1-4	1-4	No	No	
0111	8	1-2	1-3	1-4	1-4	1-4	1-4	No	
1000	9	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1001	10	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1010	11	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1011	12	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1100	13	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1101	14	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1110	15	1-2	1-3	1-4	1-4	1-4	1-4	1-4	
1111	16	1-2	1-3	1-4	1-4	1-4	1-4	1-4	

Example 1: To have a Bit rate of 500 Kbps with a frequency of fclk = 30 MHz it is possible to set: BRP = 1, TSEG1 = 10, TSEG2 = 4.

Then the configuration to write is BCR1 = H'9300 and BCR0 = H'0001.

Example 2: To have a Bit rate of 500 Kbps with a frequency of fclk = 36 MHz it is possible to set: BRP = 1, TSEG1 = 10, TSEG2 = 7.

Then the configuration to write is BCR1 = H'9600 and BCR0 = H'0001.

(4) Interrupt Request Register (IRR)

The interrupt register (IRR) is a 16-bit read/write-clearable register containing status flags for the various interrupt sources.

• IRR (Address = H'008)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IRR15	IRR14	IRR13	IRR12	IRR11	IRR10	IRR9	IRR8	IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R/W·	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R/W

Bit 15 — Timer Compare Match Interrupt 1 (IRR15): Indicates that a Compare-Match condition occurred to the Timer Compare Match Register 1 (TCMR1). When the value set in the TCMR1 matches to Cycle Time (TCMR1 = CYCTR), this bit is set.

Bit 15: IRR15	Description
0	Timer Compare Match has not occurred to the TCMR1 (Initial value)
	[Clearing condition] Writing 1
1	Timer Compare Match has occurred to the TCMR1
	[Setting condition] TCMR1 matches to Cycle Time (TCMR1 = CYCTR)

Bit 14 — Timer Compare Match Interrupt 0 (IRR14): Indicates that a Compare-Match condition occurred to the Timer Compare Match Register 0 (TCMR0). When the value set in the TCMR0 matches to Local Time (TCMR0 = TCNTR), this bit is set.

Bit 14: IRR14	Description
0	Timer Compare Match has not occurred to the TCMR0 (Initial value)
	[Clearing condition] Writing 1
1	Timer Compare Match has occurred to the TCMR0
	[Setting condition] TCMR0 matches to the Timer value (TCMR0 = TCNTR)

Bit 13 - Timer Overrun Interrupt/Next_is_Gap Reception Interrupt/Message Error Interrupt (IRR13): This interrupt assumes a different meaning depending on this module mode. It indicates that:

— The Timer (TCNTR) has overrun when this module is working in event-trigger mode (including test modes)

- Time reference message with Next_is_Gap set has been received when working in time-trigger mode. Please note that when a Next_is_Gap is received the application is responsible to stop all transmission at the end of the current basic cycle (including test modes)
- Message error has occurred when in test mode. Note: If a Message Overload condition occurs when in Test Mode, then this bit will not be set.

Bit 13: IRR13	Description
0	Timer (TCNTR) has not overrun in event-trigger mode (including test modes) (Initial value)
	Time reference message with Next_is_Gap has not been received in time-trigger mode (including test modes)
	Message error has not occurred in test mode
	[Clearing condition] Writing 1
1	[Setting condition]
	Timer (TCNTR) has overrun and changed from H'FFFF to H'0000 in event-trigger mode (including test modes)
	Time reference message with Next_is_Gap has been received in time-trigger mode (including test modes)
	Message error has occurred in test mode

Bit 12 – Bus activity while in sleep mode (IRR12): IRR12 indicates that a CAN bus activity is present. While this module is in sleep mode and a dominant bit is detected on the CAN bus, this bit is set. This interrupt is cleared by writing a '1' to this bit position. Writing a '0' has no effect. If auto wakeup is not used and this interrupt is not requested it needs to be disabled by the related interrupt mask register. If auto wake up is not used and this interrupt is requested it should be cleared only after recovering from sleep mode. This is to avoid that a new falling edge of the reception line causes the interrupt to get set again.

Please note that the setting time of this interrupt is different from the clearing time of GSR4.

Bit 12: IRR12	Description
0	Bus idle state (Initial value)
	[Clearing condition] Writing 1
1	CAN bus activity detected in this module sleep mode
	[Setting condition]
	Dominant bit level detection on the Rx line while in sleep mode

Bit 11 — Timer Compare Match Interrupt 2 (IRR11): Indicates that a Compare-Match condition occurred to the Timer Compare Match Register 2 (TCMR2). When the value set in the TCMR2 matches to Cycle Time (TCMR2 = CYCTR), this bit is set.

Bit 11: IRR11	Description
0	Timer Compare Match has not occurred to the TCMR2 (initial value)
	[Clearing condition] Writing 1
1	Timer Compare Match has occurred to the TCMR2
	[Setting condition] TCMR2 matches to Cycle Time (TCMR2 = CYCTR)

Bit 10 — Start of new system matrix Interrupt (IRR10): Indicates that a new system matrix is starting.

When CCR = 0, this bit is set at the successful completion of reception/transmission of time reference message. Please note that when CMAX = 0 this interrupt is set at every basic cycle.

Bit 10: IRR10	Description
0	A new system matrix is not starting (initial value)
	[Clearing condition] Writing 1
1	Cycle counter reached zero.
	[Setting condition]
	Reception/transmission of time reference message is successfully completed when CMAX!= 3 'b111 and CCR = 0

Bit 9 – Message Overrun/Overwrite Interrupt Flag (IRR9): Flag indicating that a message has been received but the existing message in the matching Mailbox has not been read as the corresponding RXPR or RFPR is already set to '1' and not yet cleared by the CPU. The received message is either abandoned (overrun) or overwritten dependant upon the NMC (New Message Control) bit. This bit is cleared when all bit in UMSR (Unread Message Status Register) are cleared (by writing '1') or by setting MBIMR (MailBox interrupt Mast Register) for all UMSR flag set. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit position has no effect.

Bit 9: IRR9	Description
0	No pending notification of message overrun/overwrite
	[Clearing condition]
	Clearing of all bit in UMSR/setting MBIMR for all UMSR set (initial value)
1	A receive message has been discarded due to overrun condition or a message has been overwritten
	[Setting condition]
	Message is received while the corresponding RXPR and/or RFPR = 1 and MBIMR = 0

Bit 8 - Mailbox Empty Interrupt Flag (IRR8): This bit is set when one of the messages set for transmission has been successfully sent (corresponding TXACK flag is set) or has been successfully aborted (corresponding ABACK flag is set). In Event Triggered mode the related TXPR is also cleared and this mailbox is now ready to accept a new message data for the next transmission. In Time Trigger mode TXPR for the Mailboxes from 30 to 24 is not cleared after a successful transmission in order to keep transmitting at each programmed basic cycle. In effect, this bit is set by an OR'ed signal of the TXACK and ABACK bits not masked by the corresponding MBIMR flag. Therefore, this bit is automatically cleared when all the TXACK and ABACK bits are cleared. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit position has no effect.

Bit 8: IRR8	Description
0	Messages set for transmission or transmission cancellation request NOT progressed. (Initial value)
	[Clearing Condition]
	All the TXACK and ABACK bits are cleared/setting MBIMR for all TXACK and ABACK set
1	Message has been transmitted or aborted, and new message can be stored (in TT mode Mailbox 24 to 30 can be programmed with a new message only in case of abortion)
	[Setting condition]
	When a TXACK or ABACK bit is set (if related MBIMR = 0).

Bit 7 - Overload Frame (IRR7): Flag indicating that this module has detected a condition that should initiate the transmission of an overload frame. Note that in the condition of transmission being prevented, such as listen only mode, an Overload Frame will NOT be transmitted, but IRR7 will still be set. IRR7 remains asserted until reset by writing a '1' to this bit position - writing a '0' has no effect.

Bit 7: IRR7	Description
0	[Clearing condition] Writing 1 (Initial value)
1	[Setting conditions] Overload condition detected

Bit 6 - Bus Off Interrupt Flag (IRR6): This bit is set when this module enters the Bus-off state or when this module leaves Bus-off and returns to Error-Active. The cause therefore is the existing condition $TEC \ge 256$ at the node or the end of the Bus-off recovery sequence (128X11 consecutive recessive bits) or the transition from Bus Off to Halt (automatic or manual). This bit remains set even if this module node leaves the bus-off condition, and needs to be explicitly cleared by S/W. The S/W is expected to read the GSR0 to judge whether this module is in the bus-off or error active status. It is cleared by writing a '1' to this bit position even if the node is still bus-off. Writing a '0' has no effect.

Bit 6: IRR6	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Enter Bus off state caused by transmit error or Error Active state returning from Bus-off
	[Setting condition]
	When TEC becomes \geq 256 or End of Bus-off after 128X11 consecutive recessive bits or transition from Bus Off to Halt

Bit 5 - Error Passive Interrupt Flag (IRR5): Interrupt flag indicating the error passive state caused by the transmit or receive error counter or by Error Passive forced by test mode. This bit is reset by writing a '1' to this bit position, writing a '0' has no effect. If this bit is cleared the node may still be error passive. Please note that the SW needs to check GSR0 and GSR5 to judge whether this module is in Error Passive or Bus Off status.

Bit 5: IRR5	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Error passive state caused by transmit/receive error
	[Setting condition]
	When TEC \geq 128 or REC \geq 128 or Error Passive test mode is used

Bit 4 - Receive Error Counter Warning Interrupt Flag (IRR4): This bit becomes set if the receive error counter (REC) reaches a value greater than 95 when this module is not in the Bus Off status. The interrupt is reset by writing a '1' to this bit position, writing '0' has no effect.

Bit 4: IRR4	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Error warning state caused by receive error
	[Setting condition] When REC \geq 96 and this module is not in Bus Off

Bit 3 - Transmit Error Counter Warning Interrupt Flag (IRR3): This bit becomes set if the transmit error counter (TEC) reaches a value greater than 95. The interrupt is reset by writing a '1' to this bit position, writing '0' has no effect.

Bit 3: IRR3	Description
0	[Clearing condition] Writing 1 (Initial value)
1	Error warning state caused by transmit error
	[Setting condition] When TEC ≥ 96

Bit 2 - Remote Frame Receive Interrupt Flag (IRR2): Flag indicating that a remote frame has been received in a mailbox. This bit is set if at least one receive mailbox, with related MBIMR not set, contains a remote frame transmission request. This bit is automatically cleared when all bits in the Remote Frame Receive Pending Register (RFPR), are cleared. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit has no effect.

Bit 2: IRR2	Description
0	[Clearing condition] Clearing of all bits in RFPR (Initial value)
1	At least one remote request is pending
	[Setting condition]
	When remote frame is received and the corresponding MBIMR = 0

Bit 1 – Data Frame Received Interrupt Flag (IRR1): IRR1 indicates that there are pending Data Frames received. If this bit is set at least one receive mailbox contains a pending message. This bit is cleared when all bits in the Data Frame Receive Pending Register (RXPR) are cleared, i.e. there is no pending message in any receiving mailbox. It is in effect a logical OR of the RXPR flags from each configured receive mailbox with related MBIMR not set. It is also cleared by writing a '1' to all the correspondent bit position in MBIMR. Writing to this bit has no effect.

Bit 1: IRR1	Description
0	[Clearing condition] Clearing of all bits in RXPR (Initial value)
1	Data frame received and stored in Mailbox
	[Setting condition] When data is received and the corresponding MBIMR = 0

Bit 0 – Reset/Halt/Sleep Interrupt Flag (IRR0): This flag can get set for three different reasons. It can indicate that:

- 1. Reset mode has been entered after a SW (MCR0) or HW reset
- 2. Halt mode has been entered after a Halt request (MCR1)
- 3. Sleep mode has been entered after a sleep request (MCR5) has been made while in Halt mode.

The GSR may be read after this bit is set to determine which state this module is in.

Important: When a Sleep mode request needs to be made, the Halt mode must be used beforehand. Please refer to the MCR5 description and Figure 22.15 Halt Mode/Sleep Mode.

IRR0 is set by the transition from "0" to "1" of GSR3 or GSR4 or by transition from Halt mode to Sleep mode. So, IRR0 is not set if this module enters Halt mode again right after exiting from Halt mode, without GSR4 being cleared. Similarly, IRR0 is not set by direct transition from Sleep mode to Halt Request. At the transition from Halt/Sleep mode to Transition/Reception, clearing GSR4 needs (one-bit time - TSEG2) to (one-bit time * 2 - TSEG2).

In the case of Reset mode, IRR0 is set, however, the interrupt to the CPU is not asserted since IMR0 is automatically set by initialisation.

Bit 0: IRR0	Description						
0	[Clearing condition] Writing 1						
1	Transition to S/W reset mode or transition to halt mode or transition to sleep mode (Initial value)						
	[Setting condition]						
	When reset/halt/sleep transition is completed after a reset (MCR0 or HW) or Halt mode (MCR1) or Sleep mode (MCR5) is requested						

(5) Interrupt Mask Register (IMR)

The interrupt mask register is a 16 bit register that protects all corresponding interrupts in the Interrupt Request Register (IRR) from generating an output signal on the IRQ. An interrupt request is masked if the corresponding bit position is set to '1'. This register can be read or written at any time. The IMR directly controls the generation of IRQ, but does not prevent the setting of the corresponding bit in the IRR.

• IMR (Address = H'00A)



Bit 15 to 0: Maskable interrupt sources corresponding to IRR[15:0] respectively. When a bit is set, the interrupt signal is not generated, although setting the corresponding IRR bit is still performed.

Bit[15:0]: IMRn	Description					
0	Corresponding IRR is not masked (IRQ is generated for interrupt conditions)					
1	Corresponding interrupt of IRR is masked (Initial value)					

(6) Transmit Error Counter (TEC) and Receive Error Counter (REC)

The Transmit Error Counter (TEC) and Receive Error Counter (REC) is a 16-bit read/(write) register that functions as a counter indicating the number of transmit/receive message errors on the CAN Interface. The count value is stipulated in the CAN protocol specification Refs. [1], [2], [3] and [4]. When not in (Write Error Counter) test mode this register is read only, and can only be modified by the CAN Interface. This register can be cleared by a Reset request (MCR0) or entering to bus off.

In Write Error Counter test mode (i.e. TST[2:0] = 3'b100), it is possible to write to this register. The same value can only be written to TEC/REC, and the value written into TEC is set to TEC and REC. When writing to this register, this module needs to be put into Halt Mode. This feature is only intended for test purposes.

• TEC/REC (Address = H'00C)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R/W*	R/W*	R/M∗	R/M*	R/M∗	R/M*	R/₩*	R/M∗	R/M*	R/M*	R/W*	R/M∗	R/M*	R/M*	R/₩*	R/M*

Note: * It is only possible to write the value in test mode when TST[2:0] in MCR is 3'b100.

REC is incremented during Bus Off to count the recurrences of 11 recessive bits as requested by the Bus Off recovery sequence.

22.3.4 Mailbox Registers

The following sections describe Mailbox registers that control/flag individual Mailboxes. The address is mapped as follows.

Important: LongWord access is carried out as two consecutive Word accesses.

32-Mailboxes version


Description	Address	Name	Access Size (bits)
Transmit Pending 1	020	TXPR1	LW
Transmit Pending 0	022	TXPR0	_
	024		
	026		
Transmit Cancel 1	028	TXCR1	Word/LW
Transmit Cancel 0	02A	TXCR0	Word
	02C		
	02E		
Transmit Acknowledge 1	030	TXACK1	Word/LW
Transmit Acknowledge 0	032	TXACK0	Word
	034		
	036		
Abort Acknowledge 1	038	ABACK1	Word/LW
Abort Acknowledge 0	03A	ABACK0	Word
	03C		
	03E		
Data Frame Receive Pending 1	040	RXPR1	Word/LW
Data Frame Receive Pending 0	042	RXPR0	Word
	044		
	046		
Remote Frame Receive Pending 1	048	RFPR1	Word/LW
Remote Frame Receive Pending 0	04A	RFPR0	Word
	04C		
	04E		
Mailbox Interrupt Mask Register 1	050	MBIMR1	Word/LW
Mailbox Interrupt Mask Register 0	052	MBIMR0	Word
	054		
	056		
Unread message Status Register 1	058	UMSR1	Word/LW
Unread message Status Register 0	05A	UMSR0	Word
	05C		
	05E		

Figure 22.11 Mailbox Registers

(1) Transmit Pending Register (TXPR1, TXPR0)

The concatenation of TXPR1 and TXPR0 is a 32-bit register that contains any transmit pending flags for the CAN module. In the case of 16-bit bus interface, Long Word access is carried out as two consecutive word accesses.


<Longword Write Operation>



Data is stored into Temp instead of TXPR1.

Longword data are stored into both TXPR1 and TXPR0 at the same time.

<Longword Read Operation>




The TXPR1 controls Mailbox-31 to Mailbox-16, and the TXPR0 controls Mailbox-15 to Mailbox-1. The CPU may set the TXPR bits to affect any message being considered for transmission by writing a '1' to the corresponding bit location. Writing a '0' has no effect, and TXPR cannot be cleared by writing a '0' and must be cleared by setting the corresponding TXCR bits. TXPR may be read by the CPU to determine which, if any, transmissions are pending or in progress. In effect there is a transmit pending bit for all Mailboxes except for the Mailbox-0. Writing a '1' to a bit location when the mailbox is not configured to transmit is not allowed.

In Event Triggered Mode this module will clear a transmit pending flag after successful transmission of its corresponding message or when a transmission abort is requested successfully from the TXCR. In Time Trigger Mode, TXPR for the Mailboxes from 30 to 24 is NOT cleared after a successful transmission, in order to keep transmitting at each programmed basic cycle. The TXPR flag is not cleared if the message is not transmitted due to the CAN node losing the arbitration process or due to errors on the CAN bus, and this module automatically tries to transmit it again unless its DART bit (Disable Automatic Re-Transmission) is set in the Message-Control of the corresponding Mailbox. In such case (DART set), the transmission is cleared and notified through Mailbox Empty Interrupt Flag (IRR8) and the correspondent bit within the Abort Acknowledgement Register (ABACK).

If the status of the TXPR changes, this module shall ensure that in the identifier priority scheme (MCR2 = 0), the highest priority message is always presented for transmission in an intelligent way even under circumstances such as bus arbitration losses or errors on the CAN bus. Please refer to the Application Note for details.

When this module changes the state of any TXPR bit position to a '0', an empty slot interrupt (IRR8) may be generated. This indicates that either a successful or an aborted mailbox transmission has just been made. If a message transmission is successful it is signalled in the TXACK register, and if a message transmission abortion is successful it is signalled in the ABACK register. By checking these registers, the contents of the Message of the corresponding Mailbox may be modified to prepare for the next transmission.

TXPR1




Note: * It is possible only to write a '1' for a Mailbox configured as transmitter.

Bit 15 to 0 — Requests the corresponding Mailbox to transmit a CAN Frame. The bit 15 to 0 corresponds to Mailbox-31 to 16 respectively. When multiple bits are set, the order of the transmissions is governed by the MCR2 – CAN-ID or Mailbox number.

Bit[15:0]: TXPR1	Description
0	Transmit message idle state in corresponding mailbox (Initial value)
	[Clearing Condition]
	Completion of message transmission (for Event Triggered Messages) or message transmission abortion (automatically cleared)
1	Transmission request made for corresponding mailbox

TXPR0



Note: * It is possible only to write a '1' for a Mailbox configured as transmitter.

Bit 15 to 1 — Indicates that the corresponding Mailbox is requested to transmit a CAN Frame. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively. When multiple bits are set, the order of the transmissions is governed by the MCR2 – CAN-ID or Mailbox number.

Bit[15:1]: TXPR0	Description
0	Transmit message idle state in corresponding mailbox (Initial value)
	[Clearing Condition]
	Completion of message transmission (for Event Triggered Messages) or message transmission abortion (automatically cleared)
1	Transmission request made for corresponding mailbox

Bit 0— Reserved: This bit is always '0' as this is a receive-only Mailbox. Writing a '1' to this bit position has no effect. The returned value is '0'.

(2) Transmit Cancel Register (TXCR1, TXCR0)

The TXCR1 and TXCR0 are 16-bit read/conditionally-write registers. The TXCR1 controls Mailbox-31 to Mailbox-16, and the TXCR0 controls Mailbox-15 to Mailbox-1. This register is used by the CPU to request the pending transmission requests in the TXPR to be cancelled. To clear the corresponding bit in the TXPR the CPU must write a '1' to the bit position in the TXCR. Writing a '0' has no effect.

When an abort has succeeded the CAN controller clears the corresponding TXPR + TXCR bits, and sets the corresponding ABACK bit. However, once a Mailbox has started a transmission, it cannot be cancelled by this bit. In such a case, if the transmission finishes in success, the CAN controller clears the corresponding TXPR + TXCR bit, and sets the corresponding TXACK bit, however, if the transmission fails due to a bus arbitration loss or an error on the bus, the CAN controller clears the corresponding TXPR + TXCR bit, and sets the corresponding ABACK bit. If an attempt is made by the CPU to clear a mailbox transmission that is not transmit-pending it has no effect. In this case the CPU will be not able at all to set the TXCR flag.

TXCR1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								TXCR	1[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W⋅	R/M*	R/M∗	R/M*	R/M*	R/M*	R/M*	R/W*	R/W*	R/M*	R/M∗	R/M∗	R/M*	R/M∗	R/M*	R/M∗	R/M*

Note: * Only writing a '1' to a Mailbox that is requested for transmission and is configured as transmit.

Bit 15 to 0 — Requests the corresponding Mailbox, that is in the queue for transmission, to cancel its transmission. The bit 15 to 0 corresponds to Mailbox-31 to 16 (and TXPR1[15:0]) respectively.

Bit[15:0]:TXCR1	Description
0	Transmit message cancellation idle state in corresponding mailbox (Initial value)
	[Clearing Condition]
	Completion of transmit message cancellation (automatically cleared)
1	Transmission cancellation request made for corresponding mailbox

TXCR0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							T	KCR0[15	:1]							-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R							

Note: * Only writing a '1' to a Mailbox that is requested for transmission and is configured as transmit.

Bit 15 to 1 — Requests the corresponding Mailbox, that is in the queue for transmission, to cancel its transmission. The bit 15 to 1 corresponds to Mailbox-15 to 1 (and TXPR0[15:1]) respectively.


Bit[15:1]: TXCR0	Description
0	Transmit message cancellation idle state in corresponding mailbox (Initial value)
	[Clearing Condition]
	Completion of transmit message cancellation (automatically cleared)
1	Transmission cancellation request made for corresponding mailbox

Bit 0 — This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

(3) Transmit Acknowledge Register (TXACK1, TXACK0)

The TXACK1 and TXACK0 are 16-bit read/conditionally-write registers. These registers are used to signal to the CPU that a mailbox transmission has been successfully made. When a transmission has succeeded this module sets the corresponding bit in the TXACK register. The CPU may clear a TXACK bit by writing a '1' to the corresponding bit location. Writing a '0' has no effect.

TXACK1




Note: * Only when writing a '1' to clear.

Bit 15 to 0 — Notifies that the requested transmission of the corresponding Mailbox has been finished successfully. The bit 15 to 0 corresponds to Mailbox-31 to 16 respectively.

Bit[15:0]:TXACK1	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has successfully transmitted message (Data or Remote Frame)
	[Setting Condition]
	Completion of message transmission for corresponding mailbox

TXACK0



Note: * Only when writing a '1' to clear.

Bit 15 to 1 — Notifies that the requested transmission of the corresponding Mailbox has been finished successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively.


Bit[15:1]:TXACK0	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has successfully transmitted message (Data or Remote Frame)
	[Setting Condition]
	Completion of message transmission for corresponding mailbox

Bit 0 — This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

(4) Abort Acknowledge Register (ABACK1, ABACK0)

The ABACK1 and ABACK0 are 16-bit read/conditionally-write registers. These registers are used to signal to the CPU that a mailbox transmission has been aborted as per its request. When an abort has succeeded this module sets the corresponding bit in the ABACK register. The CPU may clear the Abort Acknowledge bit by writing a '1' to the corresponding bit location. Writing a '0' has no effect. An ABACK bit position is set by this module to acknowledge that a TXPR bit has been cleared by the corresponding TXCR bit.

ABACK1




Note: * Only when writing a '1' to clear.

Bit 15 to 0 — Notifies that the requested transmission cancellation of the corresponding Mailbox has been performed successfully. The bit 15 to 0 corresponds to Mailbox-31 to 16 respectively.

Bit[15:0]:ABACK1 Description

0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has cancelled transmission of message (Data or Remote Frame)
	[Setting Condition]
	Completion of transmission cancellation for corresponding mailbox

ABACK0



Note: * Only when writing a '1' to clear.

Bit 15 to 1 — Notifies that the requested transmission cancellation of the corresponding Mailbox has been performed successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively.

Sep 18, 2015


Bit[15:1]:ABACK0	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has cancelled transmission of message (Data or Remote Frame)
	[Setting Condition]
	Completion of transmission cancellation for corresponding mailbox

Bit 0 — This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

(5) Data Frame Receive Pending Register (RXPR1, RXPR0)

The RXPR1 and RXPR0 are 16-bit read/conditionally-write registers. The RXPR is a register that contains the received Data Frames pending flags associated with the configured Receive Mailboxes. When a CAN Data Frame is successfully stored in a receive mailbox the corresponding bit is set in the RXPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. However, the bit may only be set if the mailbox is configured by its MBC (Mailbox Configuration) to receive Data Frames. When a RXPR bit is set, it also sets IRR1 (Data Frame Received Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and the interrupt signal is generated if IMR1 is not set. Please note that these bits are only set by receiving Data Frames and not by receiving Remote frames.

RXPR1




Note: * Only when writing a '1' to clear.

Bit 15 to 0 — Configurable receive mailbox locations corresponding to each mailbox position from 31 to 16 respectively.

Bit[15:0]: RXPR1	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox received a CAN Data Frame
	[Setting Condition] Completion of Data Frame receive on corresponding mailbox

RXPR0



Note: * Only when writing a '1' to clear.


Bit 15 to 0 — Configurable receive mailbox locations corresponding to each mailbox position from 15 to 0 respectively.

0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox received a CAN Data Frame
	[Setting Condition] Completion of Data Frame receive on corresponding mailbox

(6) Remote Frame Receive Pending Register (RFPR1, RFPR0)

The RFPR1 and RFPR0 are 16-bit read/conditionally-write registers. The RFPR is a register that contains the received Remote Frame pending flags associated with the configured Receive Mailboxes. When a CAN Remote Frame is successfully stored in a receive mailbox the corresponding bit is set in the RFPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. In effect there is a bit position for all mailboxes. However, the bit may only be set if the mailbox is configured by its MBC (Mailbox Configuration) to receive Remote Frames. When a RFPR bit is set, it also sets IRR2 (Remote Frame Receive Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and the interrupt signal is generated if IMR2 is not set. Please note that these bits are only set by receiving Remote Frames and not by receiving Data frames.

RFPR1




Note: * Only when writing a '1' to clear.

Bit 15 to 0 — Remote Request pending flags for mailboxes 31 to 16 respectively.

Bit[15:0]: RFPR1	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox received Remote Frame
	[Setting Condition] Completion of remote frame receive in corresponding mailbox

RFPR0



Note: * Only when writing a '1' to clear.

Bit 15 to 0 — Remote Request pending flags for mailboxes 15 to 0 respectively.


Bit[15:0]: RFPR0	Description
0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox received Remote Frame
	[Setting Condition] Completion of remote frame receive in corresponding mailbox

(7) Mailbox Interrupt Mask Register (MBIMR)

The MBIMR1 and MBIMR0 are 16-bit read/write registers. The MBIMR only prevents the setting of IRR related to the Mailbox activities, that are IRR[1] – Data Frame Received Interrupt, IRR[2] – Remote Frame Receive Interrupt, IRR[8] – Mailbox Empty Interrupt, and IRR[9] – Message OverRun/OverWrite Interrupt. If a mailbox is configured as receive, a mask at the corresponding bit position prevents the generation of a receive interrupt (IRR[1] and IRR[2] and IRR[9]) but does not prevent the setting of the corresponding bit in the RXPR or RFPR or UMSR. Similarly when a mailbox has been configured for transmission, a mask prevents the generation of an Interrupt signal and setting of an Mailbox Empty Interrupt due to successful transmission or abortion of transmission (IRR[8]), however, it does not prevent this module from clearing the corresponding TXPR/TXCR bit + setting the TXACK bit for successful transmission, and it does not prevent this module from clearing the corresponding TXPR/TXCR bit + setting the ABACK bit for abortion of the transmission.

A mask is set by writing a '1' to the corresponding bit position for the mailbox activity to be masked. At reset all mailbox interrupts are masked.

MBIMR1




Bit 15 to 0 — Enable or disable interrupt requests from individual Mailbox-31 to Mailbox-16 respectively.

Bit[15:0]: MBIMR1 Description

0	Interrupt Request from IRR1/IRR2/IRR8/IRR9 enabled
1	Interrupt Request from IRR1/IRR2/IRR8/IRR9 disabled (initial value)

MBIMR0



Bit 15 to 0 — Enable or disable interrupt requests from individual Mailbox-15 to Mailbox-0 respectively.

Bit[15:0]: MBIMR0 Description

0	Interrupt Request from IRR1/IRR2/IRR8/IRR9 enabled
1	Interrupt Request from IRR1/IRR2/IRR8/IRR9 disabled (initial value)

(8) Unread Message Status Register (UMSR)

This register is a 32-bit read/conditionally write register and it records the mailboxes whose contents have not been accessed by the CPU prior to a new message being received. If the CPU has not cleared the corresponding bit in the RXPR or RFPR when a new message for that mailbox is received, the corresponding UMSR bit is set to '1'. This bit may be cleared by writing a '1' to the corresponding bit location in the UMSR. Writing a '0' has no effect.

If a mailbox is configured as transmit box, the corresponding UMSR will not be set.

UMSR1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								UMSR	1[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*								


Note: * Only when writing a '1' to clear.

Bit 15 to 0 — Indicate that an unread received message has been overwritten or overrun condition has occurred for Mailboxes 31 to 16.

Bit[15:0]	: UMSR1	Description

0	[Clearing Condition] Writing '1' (initial value)
1	Unread received message is overwritten by a new message or overrun condition
	[Setting Condition]
	When a new message is received before RXPR or RFPR is cleared

UMSR0



Note: * Only when writing a '1' to clear.

Bit 15 to 0 — Indicate that an unread received message has been overwritten or overrun condition has occurred for Mailboxes 15 to 0.

Bit[15:0]: UMSR0	Description
0	[Clearing Condition] Writing '1' (initial value)
1	Unread received message is overwritten by a new message or overrun condition
	[Setting Condition]
	When a new message is received before RXPR or RFPR is cleared

22.3.5 Timer Registers

The Timer is 16 bits and supports several source clocks. A pre-scale counter can be used to reduce the speed of the clock. It also supports three Compare Match Registers (TCMR2, TCMR1, TCMR0). The address map is as follows.

Important: These registers can only be accessed in Word size (16-bit).

Description	Address	Name	Access Size (bits)
Timer Trigger Control Register 0	080	TTCR0	Word (16)
Cycle Maximum/Tx-Enable Window Register	084	CMAX_TEW	Word (16)
Reference Trigger Offset Register	086	RFTROFF	Word (16)
Timer Status Register	088	TSR	Word (16)
Cycle Counter Register	08A	CCR	Word (16)
Timer Counter Register	08C	TCNTR	Word (16)
Cycle Time Register	090	CYCTR	Word (16)
Reference Mark Register	094	RFMK	Word (16)
Timer Compare Match Register 0	098	TCMR0	Word (16)
Timer Compare Match Register 1	09C	TCMR1	Word (16)
Timer Compare Match Register 2	0A0	TCMR2	Word (16)
Tx-Trigger Time Selection Register	0A4	TTTSEL	Word (16)

Figure 22.12 Timer Registers

(1) Time Trigger Control Register (TTCR0)

The Time Trigger Control Register0 is a 16-bit read/write register and provides functions to control the operation of the Timer. When operating in Time Trigger Mode, please refer to section 22.4.3 (1), Time Triggered Transmission.

• TTCR0 (Address = H'080)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TCR15	TCR14	TCR13	TCR12	TCR11	TCR10	-	-	-	TCR6	TPSC5	TPSC4	TPSC3	TPSC2	TPSC1	TPSC0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 15 — **Enable Timer:** When this bit is set, the timer TCNTR is running. When this bit is cleared. TCNTR and CCR are cleared.

Bit15: TTCR0 15	Description
0	Timer and CCR are cleared and disabled (initial value)
1	Timer is running

Bit 14 — **TimeStamp value:** Specifies if the Timestamp for transmission and reception in Mailboxes 15 to 0 must contain the Cycle Time (CYCTR) or the concatenation of CCR[5:0] + CYCTR[15:6]. This feature is very useful for time triggered transmission to monitor Rx_Trigger.

This register does not affect the TimeStamp for Mailboxes 30 and 31.

Bit14: TTCR0 14	Description
0	CYCTR[15:0] is used for the TimeStamp in Mailboxes 15 to 0 (initial value)
1	CCR[5:0] + CYCTR[15:6] is used for the TimeStamp in Mailboxes 15 to 0

Bit 13 — **Cancellation by TCMR2:** The messages in the transmission queue are cancelled by setting TXCR, when both this bit and bit12 are set and compare match occurs when this module is not in the Halt status, causing the setting of all TXCR bits with the corresponding TXPR bits set.

Bit13: TTCR0 13	Description
0	Cancellation by TCMR2 compare match is disabled (initial value)
1	Cancellation by TCMR2 compare match is enabled

Bit 12 — TCMR2 compare match enable: When this bit is set, IRR11 is set by TCMR2 compare match.

Bit12 TTCR0 12	Description
0	IRR11 isn't set by TCMR2 compare match (initial value)
1	IRR11 is set by TCMR2 compare match

Bit 11 — TCMR1 compare match enable: When this bit is set, IRR15 is set by TCMR1 compare match.

Bit11 TTCR0 11	Description
0	IRR15 isn't set by TCMR1 compare match (initial value)
1	IRR15 is set by TCMR1 compare match

Bit 10 — TCMR0 compare match enable: When this bit is set, IRR14 is set by TCMR0 compare match.

Bit10 TTCR0 10	Description
0	IRR14 isn't set by TCMR0 compare match (initial value)
1	IRR14 is set by TCMR0 compare match

Bits 9 to 7: Reserved. The written value should always be '0' and the returned value is '0'.

Bit 6 — Timer Clear-Set Control by TCMR0: Specifies if the Timer is to be cleared and set to H'0000 when the TCMR0 matches to the TCNTR. Please note that the TCMR0 is also capable to generate an interrupt signal to the CPU via IRR14.

Note: If this module is working in TTCAN mode (CMAX isn't 3'b111), TTCR0 bit6 has to be '0' to avoid clearing Local Time.

Bit6: TTCR0 6	Description
0	Timer is not cleared by the TCMR0 (initial value)
1	Timer is cleared by the TCMR0

Bit5 to 0 — **Timer Prescaler (TPSC[5:0]):** This control field allows the timer source clock (4*[this module system clock]) to be divided before it is used for the timer. This function is available only in event-trigger mode. In time trigger mode (CMAX is not 3'b111), one nominal Bit Timing (= one bit length of CAN bus) is automatically chosen as source clock of TCNTR.

The following relationship exists between source clock period and the timer period.

Bit[5:0]: TPSC[5:0]	Description
000000	1 X Source Clock (initial value)
000001	2 X Source Clock
000010	3 X Source Clock
000011	4 X Source Clock
000100	5 X Source Clock
111111	64 X Source Clock

(2) Cycle Maximum/Tx-Enable Window Register (CMAX_TEW)

This register is a 16-bit read/write register. CMAX specifies the maximum value for the cycle counter (CCR) for TT Transmissions to set the number of basic cycles in the matrix system. When the Cycle Counter reaches the maximum value (CCR = CMAX), after a full basic cycle, it is cleared to zero and an interrupt is generated on IRR.10.

TEW specifies the width of Tx-Enable window.

• CMAX TEW (Address = H'084)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	C	MAX[2:0	0]	-	-	-	-		TEW	/[3:0]	
Initial value:	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W

Bits 15 to 11: Reserved. The written value should always be '0' and the returned value is '0'.

Bit 10 to 8 — Cycle Count Maximum (CMAX): Indicates the maximum number of CCR. The number of basic cycles available in the matrix cycle for Timer Triggered transmission is (Cycle Count Maximum + 1).

Unless CMAX = 3'b111, this module is in time-trigger mode and time trigger function is available. If CMAX = 3'b111, this module is in event-trigger mode.

Bit[10:8]: CMAX[2:0]	Description
0 0 0	Cycle Count Maximum = 0
0 0 1	Cycle Count Maximum = 1
0 1 0	Cycle Count Maximum = 3
0 1 1	Cycle Count Maximum = 7
1 0 0	Cycle Count Maximum = 15
1 0 1	Cycle Count Maximum = 31
1 1 0	Cycle Count Maximum = 63
111	CCR is cleared and this module is in event-trigger mode. (initial value)

Important: Please set CMAX = 3'b111 when event-trigger mode is used.

Bits 7 to 4: Reserved. The written value should always be '0' and the returned value is '0'.

Bit 3 to 0 — Tx-Enable Window (TEW): Indicates the width of Tx-Enable Window. TEW = H'00 shows the width is one nominal Bit Timing. All values from 0 to 15 are allowed to be set.

Bit[3:0]: TEW[3:0]	Description
0000	The width of Tx-Enable Window = 1 (initial value)
0 0 0 1	The width of Tx-Enable Window = 2
0 0 1 0	The width of Tx-Enable Window = 3
0 0 1 1	The width of Tx-Enable Window = 4
1111	The width of Tx-Enable Window = 16

Note: The CAN core always needs a time between 1 to 2 bit timing to initiate transmission. The above values are not considering this accuracy.

(3) Reference Trigger Offset Register (RFTROFF)

This is a 8-bit read/write register that affects Tx-Trigger Time (TTT) of Mailbox-30. The TTT of Mailbox-30 is compared with CYCTR after RFTROFF extended with sign is added to the TTT. However, the value of TTT is not modified. The offset value doesn't affect others except Mailbox-30.

• RFTROFF (Address = H'086)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RFTROFF[7:0]								-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R

Bit 15 to 8 — Indicate the value of Reference Trigger Offset.

Bits 7 to 0: Reserved. The written value should always be '0' and the returned value is '0'.

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Description
0	0	0	0	0	0	0	0	Ref_trigger_offset = +0 (initial value)
0	0	0	0	0	0	0	1	Ref_trigger_offset = +1
0	0	0	0	0	0	1	0	Ref_trigger_offset = +2
0	1	1	1	1	1	1	1	Ref_trigger_offset = +127
1	1	1	1	1	1	1	1	Ref_trigger_offset = -1
1	1	1	1	1	1	1	0	Ref_trigger_offset = -2
		-		-			-	
1	0	0	0	0	0	0	1	Ref_trigger_offset = -127
1	0	0	0	0	0	0	0	Prohibited

(4) Timer Status Register (TSR)

This register is a 16-bit read-only register, and allows the CPU to monitor the Timer Compare Match status and the Timer Overrun Status.

• TSR (Address = H'088)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	TSR4	TSR3	TSR2	TSR1	TSR0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bits 15 to 5: Reserved. The written value should always be '0' and the returned value is '0'.

Bit 4 to 0 — Timer Status (TSR[4:0]): This read-only field allows the CPU to monitor the status of the Cycle Counter, the Timer and the Compare Match registers. Writing to this field has no effect.

Bit 4 — Start of New System Matrix (TSR4): Indicates that a new system matrix is starting. When CCR = 0, this bit is set at the successful completion of reception/transmission of time reference message.

Bit4: TSR4	Description
0	A new system matrix is not starting (initial value)
	[Clearing condition] Writing '1' to IRR10 (Cycle Counter Overflow Interrupt)
1	Cycle counter reached zero [Setting condition] When the Cycle Counter value changes from the maximum value (CMAX) to H'0. Reception/transmission of time reference message is successfully completed when CMAX!= 3'b111 and CCR = 0

Bit 3 — Timer Compare Match Flag 2 (TSR3): Indicates that a Compare-Match condition occurred to the Timer Compare Match Register 2 (TCMR2). When the value set in the TCMR2 matches to Cycle Time Register (TCMR2 = CYCTR), this bit is set if TTCR0 bit12 = 1. Please note that this bit is read-only and is cleared when IRR11 (Timer Compare Match Interrupt 2) is cleared.

Bit3: TSR3	Description
0	Timer Compare Match has not occurred to the TCMR2 (Initial value) [Clearing condition] Writing '1' to IRR11 (Timer Compare Match Interrupt 1)
1	Timer Compare Match has occurred to the TCMR2 [Setting condition]
	TCMR2 matches to Cycle Time (TCMR2 = CYCTR), if TTCR0 bit12 = 1.

Bit 2 — Timer Compare Match Flag 1 (TSR2): Indicates that a Compare-Match condition occurred to the Timer Compare Match Register 1 (TCMR1). When the value set in the TCMR1 matches to Cycle Time Register (TCMR1 = CYCTR), this bit is set if TTCR0 bit11 = 1. Please note that this bit is read-only and is cleared when IRR15 (Timer Compare Match Interrupt 1) is cleared.

Bit2: TSR2	Description
0	Timer Compare Match has not occurred to the TCMR1 (Initial value) [Clearing condition] Writing '1' to IRR15 (Timer Compare Match Interrupt 1)
1	Timer Compare Match has occurred to the TCMR1 [Setting condition]
	TCMR1 matches to Cycle Time (TCMR1 = CYCTR), if TTCR0 bit11 = 1.

Bit 1 — **Timer Compare Match Flag 0 (TSR1):** Indicates that a Compare-Match condition occurred to the Compare Match Register 0 (TCMR0). When the value set in the TCMR0 matches to the Timer value (TCMR0 = TCNTR), this bit is set if TTCR0 bit10 = 1. Please note that this bit is read-only and is cleared when IRR14 (Timer Compare Match Interrupt 0) is cleared.

Bit1: TSR1	Description
0	Compare Match has not occurred to the TCMR0 (Initial value) [Clearing condition] Writing '1' to IRR14 (Timer Compare Match Interrupt 0)
1	Compare Match has occurred to the TCMR0 [Setting condition] TCMR0 matches to the Timer value (TCMR0 = TCNTR)

Bit 0 — Timer Overrun/Next_is_Gap Reception/Message Error (TSR0): This flag is assigned to three different functions. It indicates that the Timer has overrun when working in event-trigger mode, time reference message with Next_is_Gap set has been received in time-trigger mode, and error detected on the CAN bus has occurred in test mode, respectively. Test mode has higher priority with respect to the other settings.

Bit0: TSR0	Description
0	Timer (TCNTR) has not overrun in event-trigger mode (Initial value)
	Time reference message with Next_is_Gap has not been received in time-trigger mode message error has not occurred in test mode.
	[Clearing condition] Writing '1' to IRR13
1	[Setting condition]
	Timer (TCNTR) has overrun and changed from H'FFFF to H'0000 in event- trigger mode.time reference message with Next_is_Gap has been received in time-trigger mode message error has occurred in test mode

(5) Cycle Counter Register (CCR)

This register is a 6-bit read/write register. Its purpose is to store the number of the basic cycle for Time -Triggered Transmissions. Its value is updated in different fashions depending if this module is programmed to work as a potential time master or as a time slave. If this module is working as (potential) time master, CCR is:

- Incremented by one every time the cycle time (CYCTR) matches to Tx-Trigger Time of Mailbox-30 or
- Overwritten with the value contained in MSG_DATA_0[5:0] of Mailbox 31 when a valid reference message is received.

If this module is working as a time slave, CCR is only overwritten with the value of MSG_DATA_0[5:0] of Mailbox 31 when a valid reference message is received.

If CMAX = 3'111, CCR is always H'0000.

• CCR (Address = H'08A)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	-	-	-	-	-	-	-	-	-			CCR	[5:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bits 15 to 6: Reserved. The written value should always be '0' and the returned value is '0'.

Bit 5 to 0 — Cycle Counter Register (CCR): Indicates the number of the current Base Cycle of the matrix cycle for Timer Triggered transmission.

(6) Timer Counter Register (TCNTR)

This is a 16-bit read/write register that allows the CPU to monitor and modify the value of the Free Running Timer Counter. When the Timer meets TCMR0 (Timer Compare Match Register 0) + TTCR0 [6] is set to '1', the TCNTR is cleared to H'0000 and starts running again. In Time-Trigger mode, this timer can be used as Local Time and TTCR0[6] has to be cleared to work as a free running timer.

- Notes: 1. It is possible to write into this register only when it is enabled by the bit 15 in TTCR0. If TTCR0 bit15 = 0, TCNTR is always H'0000.
 - There could be a delay of a few clock cycles between the enabling of the timer and the moment where TCNTR starts incrementing. This is caused by the internal logic used for the pre-scaler.

• TCNTR (Address = H'08C)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								TCNTI	R[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W-	R/M*	R/M∗	R/M*	R/M*	R/M*	R/M∗	R/M∗	R/W*	R/W*	R/M*	R/M*	R/M∗	R/M*	R/M∗	R/M*	R/W*

Note: * The register can be written only when enabled in TTCR0[15]. Write operation is not allowed in Time Trigger mode (i.e. CMAX is not 3'b111).

Bit 15 to 0 — Indicate the value of the Free Running Timer.

(7) Cycle Time register (CYCTR)

This register is a 16-bit read-only register. This register shows Cycle Time = Local Time (TCNTR) - Reference_Mark (RFMK). In ET mode this register is the exact copy of TCNTR as RFMK is always fixed to zero.

• CYCTR (Address = H'090)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CYCTI	R[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(8) Reference Mark Register (RFMK)

This register is a 16-bit read-only register. The purpose of this register is to capture Local Time (TCNTR) at SOF of the reference message when the message is received or transmitted successfully. In ET mode this register is not used and it is always cleared to zero.

• RFMK (Address = H'094)



Bit 15 to 0 — Reference Mark Register (RFMK): Indicates the value of TCNTR at SOF of time reference message.

(9) Timer Compare Match Registers (TCMR0, TCMR1, TCMR2)

These three registers are 16-bit read/write registers and are capable of generating interrupt signals, clearing-setting the Timer value (only supported by TCMR0) or clear the transmission messages in the queue (only supported by TCMR2). TCMR0 is compared with TCNTR, however, TCMR1 and TCMR2 are compared with CYCTR.

The value used for the compare can be configured independently for each register. In order to set flags, TTCR0 bit 12-10 needs to be set.

In Time-Trigger mode, TTCR0 bit6 has to be cleared by software to prevent TCNTR from being cleared.

TMCR0 is for Init_Watch_Trigger, and TCMR2 is for Watch_Trigger.

Interrupt:

The interrupts are flagged by the Bit11, Bit15 and 14 in the IRR accordingly when a Compare Match occurs, and setting these bits can be enabled by Bit12, Bit11, Bit10 in TTCR0. The generation of interrupt signals itself can be prevented by the Bit11, Bit15 and Bit14 in the IMR. When a Compare Match occurs and the IRR11 (or IRR15 or IRR14) is set, the Bit3 or Bit2 or Bit1 in the TSR (Timer Status Register) is also set. Clearing the IRR bit also clears the corresponding bit of TSR.


Timer Clear-Set:

The Timer value can only be cleared when a Compare Match occurs if it is enabled by the Bit6 in the TTCR0. TCMR1 and TCMR2 do not have this function.

Cancellation of the messages in the transmission queue:


The messages in the transmission queue can only be cleared by the TCMR2 through setting TXCR when a Compare Match occurs while this module is not in the halt status. TCMR1 and TCMR0 do not have this function.

• TCMR0 (Address = H'098)




Bit 15 to 0 — Timer Compare Match Register (TCMR0): Indicates the value of TCNTR when compare match occurs.

• TCMR1 (Address = H'09C)



Bit 15 to 0 — Timer Compare Match Register (TCMR1): Indicates the value of CYCTR when compare match occurs.

• TCMR2 (Address = H'0A0)



Bit 15 to 0 — Timer Compare Match Register (TCMR2): Indicates the value of CYCTR when compare match occurs.


(10) Tx-Trigger Time Selection Register (TTTSEL)

This register is a 16-bit read/write register and specifies the Tx-Trigger Time waiting for compare match with Cycle Time. Only one bit is allowed to be set. Please don't set more bits than one, or clear all bits.

This register may only be modified during configuration mode. The modification algorithm is shown in figure 22.13.

Please note that this register is only indented for test and diagnosis. When not in test mode, this register must not be written to and the returned value is not guaranteed.

• TTTSEL (Address = H'0A4)



Note: Only one bit is allowed to be set.

Bit 15: Reserved. The written value should always be '0' and the returned value is '0'.

Bit 14 to 8 — Specifies the Tx-Trigger Time waiting for compare match with CYCTR The bit 14 to 8 corresponds to Mailbox-30 to 24, respectively.

Bits 7 to 0: Reserved. The written value should always be '0' and the returned value is '0'.




Figure 22.13 TTTSEL modification algorithm

22.4 Application Note

22.4.1 Test Mode Settings

This module has various test modes. The register TST[2:0] (MCR[10:8]) is used to select this module test mode. The default (initialised) settings allow this module to operate in Normal mode. The following table is examples for test modes.

Test Mode can be selected only while in configuration mode. The user must then exit the configuration mode (ensuring BCR0/BCR1 is set) in order to run the selected test mode.

Bit10: TST2	Bit9: TST1	Bit8: TST0	Description
0	0	0	Normal Mode (initial value)
0	0	1	Listen-Only Mode (Receive-Only Mode)
0	1	0	Self Test Mode 1 (External)
0	1	1	Self Test Mode 2 (Internal)
1	0	0	Write Error Counter
1	0	1	Error Passive Mode
1	1	0	Setting prohibited
1	1	1	Setting prohibited

Normal Mode: This module operates in the normal mode.

Listen-Only Mode: ISO-11898 requires this mode for baud rate detection. The Error Counters

are cleared and disabled so that the TEC/REC does not increase the values, and the CTxn $(n=0,\,1)$ Output is disabled so that this module does not generate error frames or acknowledgment bits. IRR13 is set when a

message error occurs.

Self Test Mode 1: This module generates its own Acknowledge bit, and can store its own

messages into a reception mailbox (if required). The CRxn/CTxn (n = 0, 1)

pins must be connected to the CAN bus.

Self Test Mode 2:

This module generates its own Acknowledge bit, and can store its own messages into a reception mailbox (if required). The CRxn/CTxn (n = 0, 1) pins do not need to be connected to the CAN bus or any external devices, as the internal CTxn (n = 0, 1) is looped back to the internal CRxn (n = 0, 1). CTxn (n = 0, 1) pin outputs only recessive bits and CRxn (n = 0, 1) pin is disabled.

Write Error Counter:

TEC/REC can be written in this mode. This module can be forced to become an Error Passive mode by writing a value greater than 127 into the Error Counters. The value written into TEC is used to write into REC, so only the same value can be set to these registers. Similarly, this module can be forced to become an Error Warning by writing a value greater than 95 into them

This module needs to be in Halt Mode when writing into TEC/REC (MCR1 must be "1" when writing to the Error Counter). Furthermore this test mode needs to be exited prior to leaving Halt mode.

Error Passive Mode:

This module can be forced to enter Error Passive mode.

Note: The REC will not be modified by implementing this Mode.

However, once running in Error Passive Mode, the REC will increase normally should errors be received. In this Mode, this module will enter BusOff if TEC reaches 256 (Dec). However when this mode is used this module will not be able to become Error Active. Consequently, at the end of the Bus Off recovery sequence, this module will move to Error Passive and not to Error Active.

When message error occurs, IRR13 is set in all test modes.

22.4.2 Configuration of This Module

This module is considered in configuration mode or after a H/W (Power On Reset)/S/W (MCR[0]) reset or when in Halt mode. In both conditions this module cannot join the CAN Bus activity and configuration changes have no impact on the traffic on the CAN Bus.

• After a Reset request

The following sequence must be implemented to configure this module after (S/W or H/W) reset. After reset, all the registers are initialised, therefore, this module needs to be configured before joining the CAN bus activity. Please read the notes carefully.




Figure 22.14 Reset Sequence

Halt mode

When this module is in Halt mode, it cannot take part to the CAN bus activity. Consequently the user can modify all the requested registers without influencing existing traffic on the CAN Bus. It is important for this that the user waits for this module to be in halt mode before to modify the requested registers—note that the transition to Halt Mode is not always immediate (transition will occurs when the CAN Bus is idle or in intermission). After this module transit to Halt Mode, GSR4 is set.

Once the configuration is completed the Halt request needs to be released. This module will join CAN Bus activity after the detection of 11 recessive bits on the CAN Bus.

Sleep mode

When this module is in sleep mode the clock for the main blocks of the IP is stopped in order to reduce power consumption. Only the following user registers are clocked and can be accessed: MCR, GSR, IRR and IMR. Interrupt related to transmission (TXACK and ABACK) and reception (RXPR and RFPR) cannot be cleared when in sleep mode (as TXACK, ABACK, RXPR and RFPR are not accessible) and must to be cleared beforehand.

The following diagram shows the flow to follow to move this module into sleep mode.




Figure 22.15 shows allowed state transitions.

- Please don't set MCR5 (Sleep Mode) without entering Halt Mode.
- After MCR1 is set, please don't clear it before GSR4 is set and this module enters Halt Mode.




Figure 22.15 Halt Mode/Sleep Mode

Notes: 1. MCR5 can be cleared by automatically by detecting a dominant bit on the CAN Bus if MCR7 is set or by writing '0'.

- MCR1 is cleared in SW. Clearing MCR1 and setting MCR5 have to be carried out by the same instruction.
- 3. MCR1 must not be cleared in SW, before GSR4 is set. MCR1 can be set automatically in HW when this module moves to Bus Off and MCR14 and MCR6 are both set.
- 4. When MCR5 is cleared and MCR1 is set at the same time, this module moves to Halt Request. Right after that, it moves to Halt Mode with no reception/transmission.

The following table shows conditions to access registers.

Re	qis	ters

Status Mode	MCR IRR GSR IMR BCR		MBIMR timer TT_register	Flag_ register	Mailbox (ctrl0, LAFM)		Mailbox (data)	Mailbox (ctrl1)	Mailbox Trigger Time TT control	
Reset	yes	yes	yes	yes	yes	yes		yes	yes	yes
Transmission Reception Halt Request	yes	yes	no*1	yes	yes	no* ¹ yes	S* ²	yes* ²	no*1 yes*2	yes* ²
Halt	yes	yes	no*1	yes	yes	yes		yes	yes	yes
Sleep	yes	yes	no	no	no	no		no	no	no

Notes: 1. No hardware protection.

2. When TXPR is not set.

22.4.3 Message Transmission Sequence

• Message Transmission Request

The following sequence is an example to transmit a CAN frame onto the bus. As described in the previous register section, please note that IRR8 is set when one of the TXACK or ABACK bits is set, meaning one of the Mailboxes has completed its transmission or transmission abortion and is now ready to be updated for the next transmission, whereas, the GSR2 means that there is currently no transmission request made (No TXPR flags set).




Figure 22.16 Transmission request

• Internal Arbitration for transmission

The following diagram explains how this module manages to schedule transmission-requested messages in the correct order based on the CAN identifier. 'Internal arbitration' picks up the highest priority message amongst transmit-requested messages.




Figure 22.17 Internal Arbitration for transmission

This module has two state machines. One is for transmission, and the other is for reception.

- 1-1: When a TXPR bit(s) is set while the CAN bus is idle, the internal arbitration starts running immediately and the transmission is started.
- 1-2: Operations for both transmission and reception starts at SOF. Since there is no reception frame, this module becomes transmitter.
- 2-1: At crc delimiter, internal arbitration to search next message transmitted starts.
- 2-2: Operations for both transmission and reception starts at SOF. Because of a reception frame with higher priority, this module becomes receiver. Therefore, Reception is carried out instead of transmitting Frame-3.
- 3-1: At crc delimiter, internal arbitration to search next message transmitted starts.
- 3-2: Operations for both transmission and reception starts at SOF. Since a transmission frame has higher priority than reception one, this module becomes transmitter.

Internal arbitration for the next transmission is also performed at the beginning of each error delimiter in case of an error is detected on the CAN Bus. It is also performed at the beginning of error delimiters following overload frame.

As the arbitration for transmission is performed at CRC delimiter, in case a remote frame request is received into a Mailbox with ATX = 1 the answer can join the arbitration for transmission only at the following Bus Idle, CRC delimiter or Error Delimiter.

Depending on the status of the CAN bus, following the assertion of the TXCR, the corresponding Message abortion can be handled with a delay of maximum 1 CAN Frame.

(1) Time Triggered Transmission

This module offers a H/W support to perform communication in Time Trigger mode in line with the emerging ISO-11898-4 Level 1 Specification.

This section reports the basic procedures to use this mode.

• Setting Time Trigger Mode

In order to set up the time trigger mode the following settings need to be used.

- CMAX in CMAX_TEW must be programmed to a value different from 3'b111.
- Bit 15 in TTCR0 has to be set, to start TCNTR.
- Bit 6 in TTCR0 has to be cleared to prevent TCNTR from being cleared after a match.
- DART in Mailboxes used for time-triggered transmission cannot be used, since for Time Triggered Mailboxes, TXPR is not cleared to support periodic transmission.

Roles of Registers

The user registers of this module can be used to handle the main functions requested by the TTCAN standard.

TCNTR	Local Time		
RFMK	Ref_Mark		
CYCTR	Cycle Time = TCNTR - RFMK		
RFTROFF	Ref_Trigger_Offset for Mailbox-30		
Mailbox-31	Mailbox dedicated to the reception of time reference message		
Mailbox-30	Mailbox dedicated to the transmission of time reference message when working as a potential time master		
Mailbox-29 to 24	Mailboxes supporting time-triggered transmission		
Mailbox-23 to 16	Mailboxes supporting reception without timestamp (may also be implemented as Mailboxes supporting Event Triggered transmission)		
Mailbox-15 to 0	Mailboxes supporting reception with timestamp timestamp (may also be implemented as Mailboxes supporting Event Triggered transmission)		
Tx-Trigger Time	Time_Mark to specify when a message should be transmitted		

CMAX			king as potential

time master

TEW Specify the width of Tx Enable

TCMR0 Init Watch Trigger (compare match with Local Time)

TCMR1 Compare match with Cycle Time to monitor users-specified events

TCMR2 Watch_Trigger (compare match with Cycle Time). This can be programmed

to abort all pending transmissions

TTW Specifies the attribute of a time window used for transmission

TTTSEL Specifies the next Mailbox waiting for transmission

• Time Master/Time Slave

This module can be programmed to work as a potential time master of the network or as a time slave. The following table shows the settings and the operation automatically performed by this module in each mode.

mode	requested setting	function			
Time Slave	TXPR[30] = 0 & MBC[30]!= 3'b000	TCNTR is sampled at each SOF detected on the CAN Bus and stored into an internal register. When a valid Time Reference Message is received into Mailbox-31 the value of TCNTR (stored at the SOF) is copied into Ref_Mark.			
	& CMAX!= 3'b111	CCR embedded in the received Reference Message is copied to CCR.			
	&	If Next_is_Gap = 1, IRR13 is set.			
	MBC[31] = 3'b011				
(Potential)	TXPR[30] = 1	Two cases are covered:			
Time Master	& MBC[30] = 3'b000 & DLC[30] > 0 & CMAX!= 3'b111 & MBC[31] = 3'b011	 (1) When a valid Time Reference message is received into Mailbox-31 the value of TCNTR stored into an internal register at the SOF is copied into Ref_Mark. CCR embedded in the received Reference Message is copied to CCR. If Next_is_Gap = 1, IRR13 is set. (2) When a Time Reference message is transmitted from Mailbox-30 the value of TCNTR stored into an internal register at the SOF is copied into Ref_Mark. CCR is incremented when TTT of Mailbox-30 matches 			
		with CYCTR. CCR is embedded into the first data byte of the time reference message { Data0[7:6], CCR[5:0] }.			

• Setting Tx-Trigger Time

The Tx-Trigger Time(TTT) must be set in ascending order shown below, and the difference between them has to satisfy the following expressions. TEW in the following expressions is the register value.

TTT (Mailbox-24) < TTT (Mailbox-25) < TTT (Mailbox-26) < TTT (Mailbox-27) < TTT (Mailbox-28) < TTT (Mailbox-29) < TTT (Mailbox-30)

and

TTT (Mailbox-i) – TTT (Mailbox-i-1) > TEW + the maximum frame length + 9

TTT (Mailbox-24) to TTT (Mailbox-29) correspond to Time_Marks, and TTT (Mailbox-30) corresponds to Time_Ref showing the length of a basic cycle, respectively when working as potential time master.

The above limitation is not applied to mailboxes which are not set as time-triggered transmission.

Important: Because of limitation on setting Tx-Trigger Time, only one Mailbox can be assigned to one time window.




Figure 22.18 Limitation on Tx-Trigger Time

The value of TCMR2 as Watch_Trigger has to be larger than TTT(Mailbox-30), which shows the length of a basic cycle.

Figures 22.19 and 22.20 show examples of configurations for (Potential) Time Master and Time Slave. "L" in diagrams shows the length in time of the time reference messages.




Figure 22.19 (Potential) Time Master




Figure 22.20 Time Slave

• Function to be implemented by software

Some of the TTCAN functions need to be implemented in software. The main details are reported hereafter. Please refer to ISO-11898-4 for more details.

— Change from Init_Watch_Trigger to Watch_Trigger
This module offers the two registers TCMR0 and TCMR2 as H/W support for Init_Watch_Trigger and Watch_Trigger respectively. The SW is requested to enable TCMR0 and disable TCMR2 up to the first reference message is detected on the CAN Bus and then disable TCMR0 and enable TCMR2.- Schedule Synchronization state machine.

Only reception of Next_is_Gap interrupt is supported. The application needs to take care of stopping all transmission at the end of the current basic cycle by setting the related TXCR flags.Master-Slave Mode control.

Only automatic cycle time synchronization and CCR increment is supported.

Message status count
 Software has to count scheduling errors for periodic messages in exclusive windows.

Message Transmission Request for Time Triggered communication

When the Time Triggered mode is used communications must fulfils the ISO11898-4 requirements.

The following procedure should be used.

- Send this module to reset or halt mode
- Set TCMR0 to the Init Watch Trigger (0xFFFF)
- Enable TCMR0 compare match setting bit 10 of TTCR0
- Set TCMR2 to the specified Watch Trigger value
- Keep TCMR2 compare match disabled by keeping cleared the bit 12 of TTCR0
- Set CMAX to the requested value (different from 111 bin)
- Set TEW to the requested value
- Configure the necessary Mailboxes for Time Trigger transmission and reception
- Set LAFM for the 3 LSBs of Mailbox 31
- Configure MCR, BCR1 and BCR0 to the requested values
- If working as a potential time master:
- Set RFTROFF to the requested Init Ref Offset value
- Set TXPR for Mailbox 30
- Write H'4000 into TTTSEL
 - Enable the TCNTR timer through the bit 15 of TTCR0
 - Move to Transmission Reception mode
 - Wait for the reception or transmission of a valid reference message or for TCMR0 match
 - If the local time reaches the value of TCMR0 the Init Watch Trigger is reached and the application needs to set TXCR for Mailbox 30 and start again
 - If the reference message is transmitted (TXACK[30] is set) set RFTROFF to zero
 - If a valid reference message is received (RXPR[31] is set) then:
- If 3 LSBs of ID of Mailbox 31 have high priority than the 3 LSBs of Mailbox 30 (if working as potential time master) keep RFTROFF to Init Ref Offset
- If 3 LSBs of ID of Mailbox 31 have lower priority than the 3 LSBs of Mailbox 30 (if working as potential time master) decrement by 1 the value in RFTROFF
 - Disable TCMR0 compare match by clearing bit 10 of TTCR0
 - Enable TCMR2 compare match by setting bit 12 of TTCR0
 - Only after two reference messages have been detected on the CAN Bus (transmitted or received) can the application set TXPR for the other Time Triggered Mailboxes.

If, at any time, a reference message cannot be detected on the CAN Bus, and the cycle time CYCTR reaches TCMR2, this module automatically aborts all pending transmissions (including the Reference Message).

The following is the sequence to request further transmission in Time Triggered mode.




Figure 22.21 Message transmission request

S/W has to ensure that a message is updated before a Tx trigger for transmission occurs.

When the CYCTR reaches to TTT (Tx-Trigger Time) of a Mailbox and CCR matches with the programmed cycle for transmission, this module immediately transfers the message into the Tx buffer. At this point, this module will attempt a transmission within the specified Time Enable Window. If this module misses this time slot, it will suspend the transmission request up to the next Tx Trigger, keeping the corresponding TXPR bit set to '1' if the transmission is periodic (Mailbox-24 to 30). There are three factors that may cause this module to miss the time slot –

- 1. The CAN bus currently used
- 2. An error on the CAN bus during the time triggered message transmission
- 3. Arbitration loss during the time triggered message transmission

In case of Merged Arbitrating Window the slot for transmission goes from the Tx_Trig of the Mailbox opening the Window (TTW = 10 bin) to the end to the TEW of the Mailbox closing the Window (TTW = 11 bin). The TXPR can be modified at any time. This module ensures the transmission of Time Triggered messages is always scheduled correctly. However, in order to guarantee the correct schedule, there are some important rules that are:

- TTT (Tx Trigger Time) can be modified during configuration mode.
- TTT cannot be set outside the range of Time_Ref, which specifies the length of basic cycle. This could cause a scheduling problem.
- TXPR is not automatically cleared for periodic transmission. If a periodic transmission needs to be cancelled, the corresponding TXCR bit needs to be set by the application.

Example of Time Triggered System

The following diagram shows a simple example of how time trigger system works using this module in time slave mode.




Figure 22.22 Example of Time trigger system as Time Slave

The following settings were used in the above example:

	rep_factor (register)	Offset	TTW[1:0]	MBC[2:0]
Mailbox-24	3'b001	6'b000000	2'b00	3'b000
Mailbox-25	3'b000	6'b000000	2'b10	3'b000
Mailbox-26	3'b000	6'b000000	2'b10	3'b000
Mailbox-27	3'b000	6'b000000	2'b11	3'b000
Mailbox-28	3'b010	6'b000001	2'b00	3'b000
Mailbox-29	3'b011	6'b000110	2'b01	3'b000
Mailbox-30	_	_	_	3'b111
Mailbox-31	_	_	_	3'b011

CMAX = 3'b011, TXPR[30] = 0

During merged arbitrating window, request by time-triggered transmission is served in the way of FCFS (First Come First Served). For example, if Mailbox-25 cannot be transmitted between Tx-Trigger Time 25 (TTT25) and TTT26, Mailbox-25 has higher priority than Mailbox-26 between TTT26 and 28.

MBC needs to be set into 3'b111, in order to disable time-triggered transmission. If this module is Time Master, MBC[30] has to be 3'b000 and time reference window is automatically recognized as arbitrating window.

Timer Operation

Figure 22.23 shows the timing diagram of the timer. By setting Tx-Trigger Time = n, time trigger transmission starts between CYCTR = n + 2 and CYCTR = n + 3.




Figure 22.23 Timing Diagram of Timer


During merged arbitrating window, event-trigger transmission is served after completion of time-triggered transmission. For example, If transmission of Mailbox-25 is completed and CYCTR doesn't reach TTT26, event-trigger transmission starts based on message transmission priority specified by MCR2. TXPR of time-triggered transmission is not cleared after transmission completion, however, that of event-triggered transmission is cleared.

Note: that in the case that the TXPR is not set for the Mailbox which is assigned to close the Merged Arbitrating Window (MAW), then the MAW will still be closed (at the end of the TEW following the TTT of the assigned Mailbox.

Please refer to Table Roles of Mailboxes in section 22.3.2, Mailbox Structure.

22.4.4 Message Receive Sequence

The diagram below shows the message receive sequence.



message has not been updated. TimeStamp may also be updated, however it can be read properly before clearing RXPR[N]/RFPR[N].

Figure 22.24 Message receive sequence

^{2.} In case overwrite configuration (NMC = 1) is used for the Mailbox N the message must be discarded when UMSR[N] = 1, UMSR[N] cleared and the full Interrupt Service Routine started again. In case of overrun configuration (NMC = 0) is used clear again RXPR[N]/RFPR[N]/ UMSR[N] when UMSR[N] = 1 and consider the message obsolate.

When this module recognises the end of the Arbitration field while receiving a message, it starts comparing the received identifier to the identifiers set in the Mailboxes, starting from Mailbox-31 down to Mailbox-0. It first checks the MBC if it is configured as a receive box, and reads LAFM, and reads the CAN-ID of Mailbox-31 (if configured as receive) to finally compare them to the received ID. If it does not match, the same check takes place at Mailbox-30 (if configured as receive). Once this module finds a matching identifier, it stores the number of Mailbox-[N] into an internal buffer, stops the search, and goes back to idle state, waiting for the EndOfFrame (EOF) to come. When the 6th bit of EOF is notified by the CAN Interface logic, the received message is written or abandoned, depending on the NMC bit. No modification of configuration during communication is allowed. Entering Halt Mode is one of ways to modify configuration. If it is written into the corresponding Mailbox, including the CAN-ID, i.e., there is a possibility that the CAN-ID is overwritten by a different CAN-ID of the received message due to the LAFM used. This also implies that, if the identifier of a received message matches to ID + LAFM of 2 or more Mailboxes, the higher numbered Mailbox will always store the relevant messages and the lower numbered Mailbox will never receive messages. Therefore, the settings of the identifiers and LAFMs need to be carefully selected.

With regards to the reception of data and remote frames described in the above flow diagram the clearing of the UMSR flag after the reading of IRR is to detect situations where a message is overwritten by a new incoming message stored in the same mailbox (if its NMC = 1) while the interrupt service routine is running. If during the final check of UMSR a overwrite condition is detected the message needs to be discarded and read again.

In case UMSR is set and the Mailbox is configured for overrun (NMC = 0) the message is still valid, however it is obsolete as it is not reflecting the latest message monitored on the CAN Bus.

Please access the full Mailbox content before clearing the related RXPR/RFPR flag.

Please note that in the case a received remote frame is overwritten by a data frame, both the remote frame receive interrupt (IRR2) and data frame received interrupt (IRR1) and also the Receive Flags (RXPR and RFPR) are set. In an analogous way, the overwriting of a data frame by a remote frame, leads to setting both IRR2 and IRR1.

When a message is received and stored into a Mailbox all the fields of the data not received are stored as zero. The same applies when a standard frame is received. The extended identifier part (EXTID[17:0]) is written as zero.

22.4.5 **Reconfiguration of Mailbox**

When re-configuration of Mailboxes is required, the following procedures should be taken.

- Change configuration of transmit box Two cases are possible.
 - Change of ID, RTR, IDE, LAFM, Data, DLC, NMC, ATX, DART This change is possible only when MBC = 3'b000. Confirm that the corresponding TXPR is not set. The configuration (except MBC bit) can be changed at any time.
 - Change from transmit to receive configuration (MBC) Confirm that the corresponding TXPR is not set. The configuration can be changed only in Halt or reset state. Please note that it might take longer for this module to transit to halt state if it is receiving or transmitting a message (as the transition to the halt state is delayed until the end of the reception/transmission), and also this module will not be able to receive/transmit messages during the Halt state.
 - In case this module is in the Bus Off state the transition to halt state depends on the configuration of the bit 6 of MCR and also bit and 14 of MCR.
- Change configuration (ID, RTR, IDE, LAFM, Data, DLC, NMC, ATX, DART, MBC) of receiver box or Change receiver box to transmitter box
 - The configuration can be changed only in Halt Mode.
 - This module will not lose a message if the message is currently on the CAN bus and this module is a receiver. This module will be moving into Halt Mode after completing the current reception. Please note that it might take longer if this module is receiving or transmitting a message (as the transition to the halt state is delayed until the end of the reception/transmission), and also this module will not be able to receive/transmit messages during the Halt Mode.

In case this module is in the Bus Off state the transition to halt mode depends on the configuration of the bit 6 and 14 of MCR.




Figure 22.25 Change ID of receive box or Change receive box to transmit box

22.5 Interrupt Sources

Table 22.2 lists this module interrupt sources. These sources can be masked. Masking is implemented using the mailbox interrupt mask registers (MBIMR) and interrupt mask register (IMR). For details on the interrupt vector of each interrupt source, see section 7, Interrupt Controller.

Table 22.2 Interrupt Sources

Interrupt	Description	Interrupt Flag	DMAC Activation
ERSn*1	Error Passive Mode (TEC \geq 128 or REC \geq 128)	IRR5	Not possible
	Bus Off (TEC ≥ 256)/Bus Off recovery	IRR6	_
	Error warning (TEC ≥ 96)	IRR3	_
	Error warning (REC ≥ 96)	IRR4	_
OVRn*1	Reset/halt/CAN sleep transition	IRR0	_
	Overload frame transmission	IRR7	_
	Unread message overwrite (overrun)	IRR9	_
	Start of new system matrix	IRR10	_
	TCMR2 compare match	IRR11	_
	Bus activity while in sleep mode	IRR12	_
	Timer overrun/Next_is_Gap reception/message error	IRR13	_
	TCMR0 compare match	IRR14	_
	TCMR1 compare match	IRR15	_
	Data frame reception	IRR1*3	Possible* ⁴
RM1n* ¹ * ²	Remote frame reception	IRR2*3	_
SLEn*1	Message transmission/transmission disabled (slot empty)	IRR8	Not possible

Notes: 1. n = 0, 1

- 2. RM0 is an interrupt generated by the remote request pending flag for mailbox 0 (RFPR0[0]) or the data frame receive flag for mailbox 0 (RXPR0[0]). RM1 is an interrupt generated by the remote request pending flag for mailbox n (RFPR0[n]) or the data frame receive flag for mailbox n (RXPR0[n]) (n = 1 to 31).
- 3. IRR1 is a data frame received interrupt flag for mailboxes 0 to 31, and IRR2 is a remote frame request interrupt flag for mailboxes 0 to 31.
- 4. The direct memory access controller is activated only by an RM0n interrupt.

22.6 DMAC Interface

The DMAC can be activated by the reception of a message in mailbox 0. When DMAC transfer ends after DMAC activation has been set, flags of RXPR0 and RFPR0 are cleared automatically. An interrupt request due to a receive interrupt from this module cannot be sent to the CPU in this case. Figure 22.26 shows a DMAC transfer flowchart.




Figure 22.26 DMAC Transfer Flowchart

22.7 **CAN Bus Interface**

A bus transceiver IC is necessary to connect this LSI to a CAN bus. A Renesas HA13721 transceiver IC and its compatible products are recommended. As the CRx and CTx pins use 3 V, an external level shifter is necessary. Figure 22.27 shows a sample connection diagram.




Figure 22.27 High-Speed CAN Interface Using HA13721

22.8 Setting I/O Ports

The I/O ports for this module must be specified before or during the configuration mode. For details on the settings of I/O ports, see section 31, General Purpose I/O Ports. Two methods are available using two channels of this module in this LSI.

- Using this module as a 2-channel module (channels 0 and 1) Each channel has 32 Mailboxes.
- Using this module as a 1-channel module (channels 0 and 1 functioning as a single channel)

When the second method is used, see section 22.9.1, Notes on Port Setting for Multiple Channels Used as Single Channel.

Figures 22.28 and 22.29 show connection examples for individual port settings.




Figure 22.28 Connection Example when Using This Module as 2-Channel Module (32 Mailboxes × 2 Channels)




Figure 22.29 Connection Example when Using This Module as 1-Channel Module (64 Mailboxes × 1 Channel)

22.9 Usage Notes

22.9.1 Notes on Port Setting for Multiple Channels Used as Single Channel

This module in this LSI has two channels and some of these channels can be used as a single channel. When using multiple channels as a single channel, keep the following in mind.




Figure 22.30 Connection Example when Using This Module as 1-Channel Module (64 Mailboxes × 1 Channel)

- No ACK error is detected even when any other nodes are not connected to the CAN bus. This
 occurs when channel 1 transmits an ACK in the ACK field in response to a message channel 0
 has transmitted.
 - Channel 1 receives a message which channel 0 has transmitted on the CAN bus and then transmits an ACK in the ACK field. After that, channel 0 receives the ACK.
 - To avoid this, make channel 1 which is not currently used for transmission the listen-only mode (TST[2:0] = B'001) or the reset state (MCR0 = 1). With this setting, only a channel which transmits a message transmits an ACK.
- 2. Internal arbitration for channels 0 and 1 is independently controlled to determine the order of transmission.
 - Although the internal arbitration is performed on 31 Mailboxes at a time, it is not performed on 64 Mailboxes at a time even though multiple channels function as a single channel.
- Do not set the same transmission message ID in both channels 0 and 1.Two messages may be transmitted from the two channels after arbitration on the CAN bus.

Section 23 IEBusTM Controller

This LSI has an on-chip one-channel IEBus controller. The Inter Equipment Bus[™] (IEBus[™])* is a small-scale digital data transfer system for inter-equipment data transfer.

This LSI does not have an on-chip IEBus driver/receiver, so it is necessary to mount a dedicated driver/receiver externally. In addition, as the IERxD and IETxD pins need 3V to operate, a dedicated external level shifter is necessary.

Note: * The Inter Equipment Bus[™] (IEBus[™]) is a trademark of Renesas Electronics Corporation.

23.1 Features

- IEBus protocol control (layer 2) supported
 - Half-duplex asynchronous communications
 - Multi-master system
 - Broadcast communications function
 - Selectable mode (three types) with different transfer speeds
- On-chip buffers for data transmission and reception
 - Transmission and reception buffers: 128 bytes each
 - Up to 128 bytes of consecutive transmit/reception (maximum number of transfer bytes in mode 2)
- Operating frequency
 - This module uses 1/2 divided clocks of 12 MHz or 12.58 MHz.
 - This module uses 1/3 divided clocks of 18 MHz or 18.87 MHz.
 - This module uses 1/4 divided clocks of 24 MHz or 25.16 MHz.
 - This module uses 1/5 divided clocks of 30 MHz or 31.45 MHz.
 - This module uses 1/6 divided clocks of 36 MHz or 37.74 MHz.
 - This module uses 1/7 divided clocks of 42 MHz or 44.03 MHz.
 - This module uses 1/8 divided clocks of 48 MHz.

Note: AUDIO_X1 is available as this module clock input only when it is not used as the clock input for serial sound interface, serial I/O with FIFO, or Renesas SPDIF interface.

Module standby mode can be set.

23.1.1 IEBus Communications Protocol

An overview of the IEBus is provided below.

- Communications method: Half-duplex asynchronous communications
- Multi-master system
 - All units connected to the IEBus can transfer data to other units.
- Broadcast communications function (one-to-many communications)
 - Group broadcast communications: Broadcast communications to group unit
 - General broadcast communications: Broadcast communications to all units
- Mode is selectable (three modes with different transfer speeds)

Table 23.1 Mode Types

Mode	IEBφ* ¹ = 12, 18, 24, 30, 36, 42, 48 MHz* ²	IEBφ* ¹ = 12.58, 18.87, 25.16, 31.45, 37.74, 44.03 MHz* ²	Maximum Number of Transfer Bytes (byte/frame)
0	About 3.9 kbps	About 4.1 kbps	16
1	About 17 kbps	About 18 kbps	32
2	About 26 kbps	About 27 kbps	128

Notes: 1. Peripheral clock (Pb), or clocks for AUDIO X1 and AUDIO X2

- 2. Oscillation frequency when this LSI is used
- Access control: CSMA/CD (Carrier Sense Multiple Access with Collision Detection)
 Priority of bus mastership is as follows.
 - Broadcast communications (one-to-many communications) have priority over normal communications (one-to-one communications).
 - A smaller master address has priority.
- Communications scale
 - Number of units: Up to 50
 - Cable length: Up to 150 m (when using a twisted-pair cable)

Note: The communications scale of the actual system depends on the characteristics of the externally mounted IEBus driver/receiver and the cable used.

(1) Determination of Bus Mastership (Arbitration)

A unit connected to the IEBus performs an operation to get the bus to control other units. This operation is called arbitration. In arbitration, when multiple units start transferring simultaneously, the bus mastership is given to one unit among them.

Only one unit can obtain bus mastership through arbitration, so the following priority for bus mastership is determined.

(a) Priority according to communications type

Broadcast communications (one-to-many communications) has priority over normal communications (one-to-one communications).

(b) Priority according to master address

The unit with the smallest master address has priority among units of the same communications type.

Example: The master address is configured with 12 bits. A unit with H'000 has the highest priority, while a unit with H'FFF has the lowest priority.

Note: When a unit loses in arbitration, the unit can automatically enter retransfer mode (0 to 7 retransfer times can be selected by the RN bit in IEMCR).

(2) Communications Mode

The IEBus has three communications modes with different transfer speeds. Table 23.2 shows the transfer speed in each communications mode and the maximum number of transfer bytes in one communications frame.

Table 23.2 Transfer Speed and Maximum Number of Transfer Bytes in Each Communications Mode

		Effective Transfer Speed*1 (kbps)					
Communications Mode	Maximum Number of Transfer Bytes (bytes/frame)	IEBφ* ² = 12, 18, 24, 30, 36, 42, 48 MHz* ³	IEBφ*² = 12.58, 18.87, 25.16, 31.45, 37.74, 44.03 MHz*³				
0	16	About 3.9	About 4.1				
1	32	About 17	About 18				
2	128	About 26	About 27				

Notes:

Each unit connected to the IEBus should select a communications mode prior to performing communications. Note that correct communications is not guaranteed if the master and slave units do not adopt the same communications mode.

In the case of communications between a unit with IEB ϕ = 6 MHz and a unit with IEB ϕ = 6.29 MHz, correct communications are not possible even if the same communications mode is adopted. Communications must be done with the same oscillation frequency.

- 1. Effective transfer speed when the maximum number of transfer bytes is transmitted.
- 2. Peripheral clock (Pφ), or clocks for AUDIO_X1 and AUDIO_X2
- 3. Oscillation frequency when this LSI is used

(3) Communications Address

In the IEBus, a specific 12-bit communications address is allocated to each individual unit. A communications address is configured as follows.

- Upper four bits: group number (number identifying a group to which the unit belongs)
- Lower eight bits: unit number (number identifying individual units in a group)

Broadcast Communications (4)

In normal transfer, a single master unit communicates with a single slave unit, so one-to-one transfer or reception takes place. In broadcast communications, a single master unit communicates with multiple slave units. Since there are multiple slave units, no acknowledgements are returned from the slave units during communications.

A broadcast bit decides whether broadcast or normal communications is done. (For details of the broadcast bit, see section 23.1.2 (1) (b), Broadcast Bit.

There are two types of broadcast communications.

Group broadcast communications (a)

Broadcast communications is aimed at units with the same group number, meaning that those units have the same upper four bits of the communications address.

General broadcast communications

Broadcast communications is aimed at all units regardless of group number.

Group broadcast and general broadcast communications are identified by a slave address. (For details on the slave address, see section 23.1.2 (3), Slave Address Field.)

23.1.2 Communications Protocol

Figure 23.1 shows an IEBus transfer signal format.

Communications data is transferred as a series of signals referred to as a communications frame. The number of data, which can be transmitted in a single communications frame and the transfer speed, differs according to the communications mode.

Field name	Hea	Header Master address field		Slave add		ss	Control field Message Data field length field													
Number	1	1	12	1	12	1	1	4	1	1	8	1	1	8	1	1		8	1	1
of bits	Start bit	Broad- cast bit	Master address	Р	Slave address	Р	А	Control bits	Р	А	Message length bits	Р	Α	Data bits	Р	А		Data bits	Р	Α
Transfer time																				
Mode 0		Approximately 7330 μs Approximately 1590 \times N μs																		
Mode 1		Approximately 2090 μs Approximately 410 × N μs																		
Mode 2		Approximately 1590 μs									App	orox	ima	tely	300 × 1	V μs				
	A: A W W	cknow hen A hen A	it (1 bit) rledge bit $a = 0$: ACh $a = 1$: NAh r of bytes	((oit)															

Figure 23.1 Transfer Signal Format

Header **(1)**

A header is comprised of a start bit and a broadcast bit.

Start Bit (a)

The start bit is a signal to inform other units of the start of data transfer. A unit attempting to start data transfer outputs a low-level signal (the start bit) for a specified period and then outputs the broadcast bit.

If another unit is already outputting a start bit when a unit attempts to output a start bit, the unit waits for completion of the start bit from the other unit without outputting its own start bit, and then outputs the broadcast bit synchronized with the completion timing.

Other units enter the receive state after detecting the start bit.

(b) Broadcast Bit

The broadcast bit is a bit to identify the type of communications: broadcast or normal.

When this bit is cleared to 0, it indicates broadcast communications. When it is set to 1, it indicates normal communications. Broadcast communications includes group broadcast and general broadcast, which are identified by a value of the slave address. (For details of the slave address, see section 23.1.2 (3), Slave Address Field.)

Since multiple slave units are communications destination units, in the case of broadcast communications, the acknowledge bit is not returned from each field described in (2) and below.

When more than one unit starts to transfer a communications frame with the same timing, broadcast communications has priority over normal communications, and arbitration occurs.

(2) Master Address Field

The master address field is a field for transmitting the unit address (master address) to other units. The master address field is comprised of master address bits and a parity bit.

The master address consists of 12 bits and the MSB is output first.

When more than one unit start to transfer broadcast bits having the same value with the same timing, arbitration is decided by the master address field.

In the master address field, self-output data and data on the bus are compared for every one-bit transfer. If the self-output master address and data on the bus are different, the unit that loses arbitration will stop its transfer and enter the receive state.

Since the IEBus is configured with wired AND, the unit having the smallest master address of the units in arbitration (arbitration master) wins in arbitration.

Finally, only a single unit remains in the transfer state as a master unit after outputting a 12-bit master address.

Next, this master unit outputs a parity bit*, defines the master address for other units, and then enters the slave address field output state.

Note: * Since even parity is used, when the number of one bit in the master address is odd, the parity bit is 1.

(3) Slave Address Field

The slave address field is a field to transmit an address (the slave address) of a unit (the slave unit) to be transmitted. The slave address field is comprised of slave address bits, a parity bit, and an acknowledge bit.

The slave address consists of 12 bits and the MSB is output first. The parity bit is output after the 12-bit slave address is transmitted to avoid receiving the slave address accidentally. The master unit then detects the acknowledgement from the slave unit to confirm that the slave unit exists on the bus. When the acknowledgement is detected, the master unit enters the control field output state. However, the master unit enters the control field output state without detecting the acknowledgement in broadcast communications.

The slave unit returns an acknowledgement when the slave addresses match and the parities of the master and slave addresses are correct. When the parity of either the master or slave address is incorrect, the slave unit decides that the master or slave address was not correctly received and does not return the acknowledgement. In this case, the master unit enters the waiting (monitor) state and communications ends.

In the case of broadcast communications, the slave address is used to identify the type of broadcast communications (group or general) as follows:

- When the slave address is H'FFF: General broadcast communications
- When the slave address is other than H'FFF: Group broadcast communications

Note: The group number is the upper 4-bit value of the slave address in group broadcast communications.

(4) Control Field

The control field is a field for transmitting the type and direction of the following data field. The control field is comprised of control bits, a parity bit, and an acknowledge bit.

The control bits consist of four bits and the MSB is output first.

The parity bit is output following the control bits. When the parity is correct, and the slave unit can implement the function required from the master unit, the slave unit returns an acknowledgement and enters the message length field output state. However, if the slave unit cannot implement the requirements from the master unit even though the parity is correct, or if the parity is not correct, the slave unit does not return an acknowledgement and returns to the waiting (monitor) state.

The master unit enters the subsequent message length field output state after confirming the acknowledgement.

When the acknowledgement is not confirmed, the master unit enters the waiting (monitor) state, and communications ends. However, in the case of broadcast communications, the master unit enters the following message length field output state without confirming the acknowledgement. For details of the contents of the control bit, see table 23.4.

(5) Message Length Field

The message length field is a field for specifying the number of transfer bytes. The message length field is comprised of message length bits, a parity bit, and an acknowledge bit.

The message length has eight bits and the MSB is output first. Table 23.3 shows the number of transfer bytes.

Table 23.3 Contents of Message Length bits

Message Length bits (Hexadecimal)	Number of Transfer Bytes
H'01	1 byte
H'02	2 bytes
:	:
H'FF	255 bytes
H'00	256 bytes

Note: If a number greater than the maximum number of transfer bytes in one frame is specified, communications are done in multiple frames depending on the communications mode. In this case, the message length bits indicate the number of remaining communications data after the first transfer. In this LSI, the message length bits must be smaller than the maximum number of transfer bytes in one frame. Set these within the ranges shown below.

Mode 0: 1 to 16 bytes Mode 1: 1 to 32 bytes Mode 2: 1 to 128 bytes

This field operation differs depending on the value of bit 3 in the control field: master transmission (the bit 3 of the control bits is 1) or master reception (the bit 3 of the control bits is 0).

(a) Master Transmission

The master unit outputs the message length bits and the parity bit. When the parity is even, the slave unit returns an acknowledgement and enters the following data field. Note that the slave unit does not return an acknowledgement in broadcast communications.

When the parity is odd, the slave unit decides that the message length field is not correctly received, does not return an acknowledgement, and returns to the waiting (monitor) state. In this case, the master unit also returns to the waiting state and communications end.

(b) Master Reception

The slave unit outputs the message length bits and parity bit. When even parity is confirmed, the master unit returns an acknowledgement.

When the parity is not correct, the master unit decides that the message length bits are not correctly received, does not return an acknowledgement, and returns to the waiting state. In this case, the slave unit also returns to the waiting state and communications end.

(6) Data Field

The data field is a field for data transmission/reception to and from the slave unit. The master unit transmits/receives data to and from the slave unit using the data field. The data field is comprised of data bits, a parity bit, and an acknowledge bit.

The data bits consist of eight bits and the MSB is output first.

The parity and acknowledge bits are output following the data bits from the master unit and slave unit, respectively.

Broadcast communications are performed only for the transmission of the master unit. In this case, the acknowledge bit is ignored. Operations in master transmission and master reception are described below.

(a) Master Transmission

The master unit transmits the data bits and parity bit to the slave unit to write data from the master unit to the slave unit. The slave unit receives the data bits and parity bit, and returns an acknowledgement if the parity bit is even and the receive buffer is empty. If the parity bit is odd or the receive buffer is not empty, the slave unit does not accept the corresponding data and does not return an acknowledgement.

When the slave unit does not return an acknowledgement, the master unit retransmits the data. This operation is repeated until either an acknowledgement from the slave unit is detected or the maximum number of data transfer bytes is reached.

When the parity is even and the acknowledgement is output from the slave unit, the master unit transmits the subsequent data if data remains and the maximum number of transfer bytes is not exceeded.

In the case of broadcast communications, the slave unit does not return the acknowledgement, and the master unit transfers data byte by byte.

(b) Master Reception

The master unit outputs synchronous signals corresponding to all data bits to be read from the slave unit.

The slave unit outputs the data bits and parity bit on the bus in accordance with the synchronous signals from the master unit.

The master unit reads the parity bit output from the slave unit, and checks the parity. If the parity is not even, or the receive buffer is not empty, the master unit rejects acceptance of the data, and does not return the acknowledgement. The master unit reads the same data repeatedly if the number of data does not exceed the maximum number of transfer bytes in one frame. If the parity is even and the receive buffer is empty, the master unit accepts data and returns an acknowledgement. The master unit reads in the subsequent data if the number of data does not exceed the maximum number of transfer bytes in one frame.

(7) Parity bit

The parity bit is used to confirm that transfer data occurs with no errors.

The parity bit is added to respective data of the master address, slave address, control, message length, and data bits.

Even parity is used. When the number of bits having the value 1 is odd, the parity bit is 1. When the number of bits having the value 1 is even, the parity bit is 0.

(8) Acknowledge bit

In normal communications (single unit to single unit communications), the acknowledge bit is added in the following positions to confirm that data is correctly accepted.

- At the end of the slave address field
- At the end of the control field
- At the end of the message length field
- At the end of the data field

The acknowledge bit is defined below.

- 0: indicates that the transfer data is acknowledged. (ACK)
- 1: indicates that the transfer data is not acknowledged. (NAK)

Note that the acknowledge bit is ignored in the case of broadcast communications.

(a) Acknowledge bit at the End of the Slave Address Field

The acknowledge bit at the end of the slave address field becomes NAK in the following cases and transfer is stopped.

- When the parity of the master address or slave address bits is incorrect
- When a timing error (an error in bit format) occurs
- When there is no slave unit

(b) Acknowledge bit at the End of the Control Field

The acknowledge bit at the end of the control field becomes NAK in the following cases and transfer is stopped.

- When the parity of the control bits is incorrect
- When the bit 3 of the control bits is 1 (data write) although the slave receive buffer* is not empty
- When the control bits are set to data read (H'3, H'7) although the slave transmit buffer* is empty
- When another unit which locked the slave unit requests H'3, H'6, H'7, H'A, H'B, H'E, or H'F in the control bits although the slave unit has been locked
- When the control bits are the locked address read (H'4, H'5) although the unit is not locked
- When a timing error occurs
- When the control bits are undefined

Note: See section 23.1.3 (1), Slave Status Read (Control Bits: H'0, H'6).

(c) Acknowledge Bit at the End of the Message Length Field

The acknowledge bit at the end of the message length field becomes NAK in the following cases and transfer is stopped.

- When the parity of the message length bits is incorrect
- When a timing error occurs

(d) Acknowledge Bit at the End of the Data Field

The acknowledge bit at the end of the data field becomes NAK in the following cases and transfer is stopped.

- When the parity of the data bits is incorrect*
- When a timing error occurs after the previous transfer of the acknowledge bit
- When the receive buffer becomes full and cannot accept further data*

Note: * In this case, the data field is transferred repeatedly until the number of data reaches the maximum number of transfer bytes if the number of data does not exceed the maximum number of transfer bytes in one frame.

23.1.3 Transfer Data (Data Field Contents)

The data field contents are specified by the control bits.

Table 23.4 Control Bit Contents

Setting Value	Bit 3*1	Bit 2	Bit 1	Bit 0	Function* ²
H'0	0	0	0	0	Reads slave status (SSR)
H'1	0	0	0	1	Undefined.
H'2	0	0	1	0	Undefined.
H'3	0	0	1	1	Reads data and locks
H'4	0	1	0	0	Reads locked address (lower 8 bits)
H'5	0	1	0	1	Reads locked address (upper 4 bits)
H'6	0	1	1	0	Reads slave status (SSR) and unlocks
H'7	0	1	1	1	Reads data
H'8	1	0	0	0	Undefined.
H'9	1	0	0	1	Undefined.
H'A	1	0	1	0	Writes command and locks
H'B	1	0	1	1	Writes data and locks
H'C	1	1	0	0	Undefined.
H'D	1	1	0	1	Undefined.
H'E	1	1	1	0	Writes command
H'F	1	1	1	1	Writes data

Notes: 1. Depending on the value of bit 3 (MSB), the transfer directions of the message length bits in the following message length field and data in the data field vary.

When bit 3 is 1: Data is transferred from the master unit to the slave unit.

When bit 3 is 0: Data is transferred from the slave unit to the master unit.

2. H'3, H'6, H'A, and H'B are control bits to specify lock setting and cancellation. When the undefined values of H'1, H'2, H'8, H'9, H'C, and H'D are transmitted, the acknowledge signal is not returned.

When the control bits received from another unit which locked are not included in table 23.5, the slave unit which has been locked by the master unit does not accept the control bits and does not return the acknowledge bit.

Table 23.5 Control Field for Locked Slave Unit

Setting Value	Bit 3	Bit 2	Bit 1	Bit 0	Function
H'0	0	0	0	0	Reads slave status
H'4	0	1	0	0	Reads locked address (upper 8 bits)
H'5	0	1	0	1	Reads locked address (lower 4 bits)

(1) Slave Status Read (Control Bits: H'0, H'6)

The master unit can decide the reason the slave unit does not return the acknowledgement (ACK) by reading the slave status (H'0, H'6). The slave status indicates the result of the last communications that the slave unit performed. All slave units can provide slave status information. Figure 23.2 shows the bit configuration of the slave status.

Bit	7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
		Bit	Value	Description							
		Bit 7, bit 6	00	Mode 0		Indicates the I					
			01	Mode 1		supported by	a unit. *1				
			10	Mode 2		_					
			11	For future use							
		Bit 5	0	Fixed 0							
		Bit 4*2	0	Slave transmiss	sion halted						
			1	Slave transmiss	sion enabled						
		Bit 3	0	Fixed 0							
		Bit 2	0	Unit is unlocked	d						
			1	Unit is locked							
		Bit 1*3	0	Slave receive b	uffer is empty	У					
			1	Slave receive b	uffer is not e	mpty					
		Bit 0*4	0	Slave transmit l	ouffer is emp	ty					
			1	Slave transmit I	ouffer is not e	empty					
Notes:		Since this LSI The value of b	ster 1 (IEAR1).								
	3.	The slave rece	eive buffer i	s a buffer which is	accessed du	ring data write	0	,			
		,	control bits: H'A, H'B, H'E, H'F).								
				slave receive buffer corresponds to the IEBus receive buffer register (IERB001 to value of the RXBSY bit in the IEBus receive status register (IERSR).							
	1			e RXBSY bit in the is a buffer which is		0	er (IERSR).				
	т.	(control bits: F		is a ballet willout is	accessed di	aring data read					
		`	, ,	mit buffer corresp	ands to the II	-Rue tranemit h	uffer register				

Figure 23.2 Bit Configuration of Slave Status (SSR)

(IETB001 to IETB128) and bit 0 is the value of the SRQ bit in the IEBus general flag registers (IEFLG).

(2) Data Command Transfer (Control Bits: Read (H'3, H'7), Write (H'A, H'B, H'E, H'F))

In the case of data read (H'3, H'7), data in the data buffer of the slave unit is read in the master unit. In the case of data write (H'B or H'F) or command write (H'A or H'E), data received in the slave unit is processed in accordance with the operation specification of the slave unit.

- Notes: 1. The user can select data and commands freely in accordance with the system.
 - 2. H'3, H'A, or H'B may lock depending on the communications condition and status.

(3) Locked Address Read (Control Bits: H'4, H'5)

In the case of the locked address read (H'4 or H'5), the address (12 bits) of the master unit, which issues the lock instruction, is configured in bytes as shown in figure 23.3.




Figure 23.3 Locked Address Configuration

(4) Locking/Unlocking (Control Bits: Setting (H'3, H'A, H'B), Cancellation: (H'6))

The lock function is used for message transfer over multiple communications frames. A locked unit receives data only from the unit which locked it.

Locking and unlocking are described below.

(a) Locking

When an acknowledge bit of 0 in the message length field is transmitted/received with the control bits (H'3, H'A, H'B) indicating the lock operation, and then the communications frame is completed before completion of data transmission/reception for the number of bytes specified by the message length bits, the slave unit is locked by the master unit. In this case, the bit (bit 2) relevant to locking in the byte data indicating the slave status is set to 1.

Lock is set only when the number of data exceeds the maximum number of transfer bytes in one frame. Lock is not set by other error terminations.

(b) Unlocking

When the control bits indicate the lock (H'3, H'A, or H'B) or unlock (H'6) operation and the byte data for the number of bytes specified by the message length bits are transmitted/received in a single communications frame, the slave unit is unlocked by the master unit. In this case, the bit (bit 2) relevant to locking in the byte indicating the slave status is cleared to 0.

Note that locking and unlocking are not done in broadcast communications.

Note: * There are three ways to cause a locked unit to unlock itself.

- Perform a power-on reset
- Put the unit in deep standby mode
- Issue an unlock command through the IEBus command register (IECMR)

Note that the LCK flag in IEFLG can be used to check whether the unit is locked or unlocked.

23.1.4 **Bit Format**

Figure 23.4 shows the bit format (conceptual diagram) configuring the IEBus communications frame.




Figure 23.4 IEBus Bit Format (Conceptual Diagram)

Each period of the bit format for use of active high signals is described below.

- Preparation period: first logic 1 period (high level)
- Synchronous period: subsequent logic 0 period (low level)
- Data period: period indicating bit value (logic 1: high level, logic 0: low level)
- Halt period: last logic 1 period (high level)

For use of active low signals, levels are reversed from the active high signals.

The synchronous and data periods have approximately the same length.

The IEBus is synchronized bit by bit. The specifications for the time of all bits and the periods allocated to the bits differ depending on the type of transfer bits and the unit (master or slave unit).

23.1.5 Configuration

Figure 23.5 shows the entire block configuration and table 23.6 lists the functions of each block.




Figure 23.5 Block Diagram

Table 23.6 Functions of Each Block

Block	Function				
Internal bus interface	Internal bus interface				
	Data width: 8 bits				
	Register access				
IEBus interface	Interface conforms to IEBus specifications				
	Outputs data from transmit controller to IEBus in IEBus specification bit format				
	 Picks out frame data in IEBus specification bit format to transfer to receive controller 				
Register	Control register				
	Register to control this module				
	Readable/writable from internal bus				
Transmit controller	Transmits data in transmit buffer to IEBus				
	Generates transmit frame combining header information in register and data in transmit buffer to transmits				
	Detects transmit error				
Receive controller	Stores data from IEBus in receive buffer				
	Stores header information and data in received frame in register and receive buffer, respectively				
	Detects receive error				
Transmit data buffer	Buffer for data transmission				
	Buffer that stores data to be transmitted to IEBus				
	Buffer size: 128 bytes				
Receive data buffer	Buffer for data reception				
	Buffer that stores data received from IEBus				
	Buffer size: 128 bytes				

23.2 Input/Output Pins

Table 23.7 Pin Configuration

Name	Abbreviation	I/O	Function
IEBus receive data pin	IERxD	Input	Receive data input pin
IEBus transmit data pin	IETxD	Output	Transmit data output pin

23.3 Register Descriptions

Table 23.8 shows the register configuration.

Table 23.8 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
IEBus control register	IECTR	R/W	H'00	H'FFFE F000	8
IEBus command register	IECMR	W	H'00	H'FFFE F001	8
IEBus master control register	IEMCR	R/W	H'00	H'FFFE F002	8
IEBus master unit address register 1	IEAR1	R/W	H'00	H'FFFE F003	8
IEBus master unit address register 2	IEAR2	R/W	H'00	H'FFFE F004	8
IEBus slave address setting register 1	IESA1	R/W	H'00	H'FFFE F005	8
IEBus slave address setting register 2	IESA2	R/W	H'00	H'FFFE F006	8
IEBus transmit message length register	IETBFL	R/W	H'00	H'FFFE F007	8
IEBus reception master address register 1	IEMA1	R	H'00	H'FFFE F009	8
IEBus reception master address register 2	IEMA2	R	H'00	H'FFFE F00A	8
IEBus receive control field register	IERCTL	R	H'00	H'FFFE F00B	8
IEBus receive message length register	IERBFL	R	H'00	H'FFFE F00C	8
IEBus lock address register 1	IELA1	R	H'00	H'FFFE F00E	8
IEBus lock address register 2	IELA2	R	H'00	H'FFFE F00F	8
IEBus general flag register	IEFLG	R	H'00	H'FFFE F010	8
IEBus transmit status register	IETSR	R/(W)*	H'00	H'FFFE F011	8
IEBus transmit interrupt enable register	IEIET	R/W	H'00	H'FFFE F012	8
IEBus receive status register	IERSR	R/(W)*	H'00	H'FFFE F014	8

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
IEBus receive interrupt enable register	IEIER	R/W	H'00	H'FFFE F015	8
IEBus clock select register	IECKSR	R/W	H'01	H'FFFE F018	8
IEBus transmit data buffer registers 001 to 128	IETB001 to IETB128	W	Undefined	H'FFFE F100 to H'FFFE F17F	8
IEBus receive data buffer registers 001 to 128	IERB001 to IERB128	R	Undefined	H'FFFE F200 to H'FFFE F27F	8

Note: * Only 1 can be written to clear the flag.

23.3.1 IEBus Control Register (IECTR)

IECTR is used to control the operation of this module.


Bit:	7	6	5	4	3	2	1	0
	-	IOL	DEE	-	RE	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R	R/W	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	IOL	0	R/W	Input/Output Level
				Selects input/output pin level (polarity) for the IERxD and IETxD pins.
				0: Pin input/output is set to active low. (Logic 1 is low level and logic 0 is high level.)
				1: Pin input/output is set to active high. (Logic 1 is high level and logic 0 is low level.)
5	DEE	0	R/W	Broadcast Receive Error Interrupt Enable
				If this bit is set to 1, a reception error interrupt occurs when the receive buffer is not in the receive enabled state during broadcast reception (when the RE bit is not set to 1 or the RXBSY flag is set.). At this time, the master address is stored in IEBus reception master address register 1 and 2.
				While this bit is 0, a reception error interrupt does not occur when the receive buffer is not in the receive enabled state, and the reception stops and enters the wait state. The master address is not saved.
				A broadcast receive error is not generated up to the control field.
				A broadcast receive error is generated up to the control field.

Bit	Bit Name	Initial Value	R/W	Description
4	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
3	RE	0	R/W	Receive Enable
				Enables/disables reception. This bit must be set at the initial setting before frame reception.
				0: Reception is disabled.
				1: Reception is enabled.
2 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

23.3.2 IEBus Command Register (IECMR)

IECMR issues commands to control communications. Since this register is a write-only register, the read value is undefined.



Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0		Reserved
				These bits are always read as 0. The write value should always be 0.


Bit	Bit Name	Initial Value	R/W	Description
2 to 0	CMD	000	W	Command
				These bits issue a command to control communications. When the CMX flag in IEFLG is set after the command issuance, the command is indicated to be in execution. When the CMX flag becomes 0, the operation state is entered.
				000: No operation. Operation is not affected.
				001: Unlock (required from other units)*1
				010: Requires communications as the master
				011: Stops master communications*2
			100: Undefined bits*4	
				101: Requires data transfer from the slave
				110: Stops data transfer from the slave*3
				111: Undefined bits* ⁴

Notes: 1. Do not execute this command in slave communications.

- 2. This command is valid during master communications (MRQ = 1). In other states, this command issuance is ignored. If this command is issued in master communications, the communications controller immediately enters the wait state. At this time, the issued master transmission request ends (MRQ = 0).
- 3. This command is valid during slave communications (SRQ = 1). In other states, this command issuance is ignored. Once this command is issued in slave transmission, the SRQ flag is 0 before slave transmission. Therefore, a transmit request from the master is not responded to. If a transmit request is issued during slave transmission, the transmission stops and the wait state is entered (SRQ = 0).
- 4. Undefined bits. Issuing this command does not affect operation.

23.3.3 IEBus Master Control Register (IEMCR)

IEMCR sets the communication conditions for master communications.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	SS	0	R/W	Broadcast/Normal Communications Select
				Selects broadcast or normal communications for master communications.
				Broadcast communications for master communications
				1: Normal communications for master communications
6 to 4	RN	000	R/W	Retransmission Counts
				Set the number of times retransmission is done when arbitration is lost in master communications. If arbitration is lost, the TXEAL flag in IETSR is set and transmission ends.
				000: 0
				001: 1
				010: 2
				011: 3
				100: 4
				101: 5
				110: 6
				111: 7

امندنما

Bit	Bit Name	Initial Value	R/W	Description
3 to 0	CTL*1	0000	R/W	Control
				Set the control bits in the control field for master transmission.
				0000: Reads slave status
				0001: Undefined*3
				0010: Undefined*3
				0011: Reads data and locks*2
			0100: Reads locked address (lower 8 bits)	
			0101: Reads locked address (upper 4 bits)	
				0110: Reads slave status and unlocks*2
				0111: Reads data
				1000: Undefined*3
				1001: Undefined*3
				1010: Writes command and locks*2
				1011: Writes data and locks*2
			1100: Undefined*3	
		1101: Undefined*3		
				1110: Writes command
				1111: Writes data

Notes: 1. CTL3 decides the data transfer direction of the message length bits in the message length field and data bits in the data field:


CTL3 = 1: Transfer is from master unit to slave unit

CTL3 = 0: Transfer is from slave unit to master unit

- 2. Control bits to lock and unlock
- 3. Setting prohibited.

23.3.4 IEBus Master Unit Address Register 1 (IEAR1)


IEAR1 sets the lower four bits of the master unit address and communications mode. In master communications, the master unit address becomes the master address field value. In slave communications, the master unit address is compared with the received slave address field.



Bit	Bit Name	Initial Value	R/W	Description
7 to 4	IARL4	0000	R/W	Lower 4 Bits of IEBus Master Unit Address
				Set the lower 4 bits of the master unit address. This register becomes the master address field value. In slave communications, the master unit address is compared with the received slave address field.
3, 2	IMD	00	R/W	IEBus Communications Mode
				Set IEBus communications mode.
				00: Communications mode 0
				01: Communications mode 1
				10: Communications mode 2
				11: Setting prohibited
1	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
0	STE	0	R/W	Slave Transmission Setting
				Sets bit 4 in the slave status register. Transmitting the slave status register informs the master unit that the slave transmission enabled state is entered by setting this bit to 1. Note that this bit only sets the slave status register value and does not directly affect slave transmission.
				0: Bit 4 in the slave status register is 0 (slave transmission stop state)
				Bit 4 in the slave status register is 1 (slave transmission enabled state)
				transmission enabled state)

23.3.5 IEBus Master Unit Address Register 2 (IEAR2)


IEAR2 sets the upper eight bits of the master unit address. In master communications, this register becomes the master address field value. In slave communications, this register is compared with the received slave address field.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	IARU8	All 0	R/W	Upper 8 Bits of IEBus Master Unit Address
				Set the upper 8 bits of the master unit address. This register becomes the master address field value. In slave communications, the master unit address is compared with the received slave address field.

23.3.6 IEBus Slave Address Setting Register 1 (IESA1)


IESA1 sets the lower four bits of the communications destination slave unit address.



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	ISAL4	0000	R/W	Lower 4 Bits of IEBus Slave Address
				These bits set the lower 4 bits of the communication destination slave unit address.
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

23.3.7 IEBus Slave Address Setting Register 2 (IESA2)


IESA2 sets the upper eight bits of the communications destination slave unit address.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	ISAU8	All 0	R/W	Upper 8 Bits of IEBus Slave Address
				Set upper 8 bits of the communications destination slave unit address

23.3.8 IEBus Transmit Message Length Register (IETBFL)

IETBFL sets the message length for master or slave transmission.



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 0	IBFL	All 0	R/W	Transmit Message Length
				Set the message length for master transmission.
				Set the message length that does not exceed the maximum transmit bytes in communications mode.
				H'01: 1 byte
				H'02: 2 bytes
				:
				H'7F: 127 bytes
				H'80: 128 bytes
				H'81: Undefined*
				:
				H'FF: Undefined*
				H'00: Undefined*

Note: * Setting prohibited

23.3.9 IEBus Reception Master Address Register 1 (IEMA1)

IEMA1 indicates the lower four bits of the communication destination master unit address in slave/broadcast reception.

Bit:	7	6	5	4	3	2	1	0
		IM	AL4		-	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	IMAL4	0000	R	Lower Four Bits of IEBus Reception Master Address
				Indicates the lower four bits of the communication destination master unit address in slave/broadcast reception. This register is enabled when slave/broadcast reception starts, and the contents are changed at the time of setting the RXS flag. If a broadcast receive error interrupt is selected by the DEE bit in IECTR and the receive buffer is not in the receive enabled state at control field reception, a receive error interrupt is generated and the lower four bits of the master address are stored in IEMA1.
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

23.3.10 IEBus Reception Master Address Register 2 (IEMA2)

IEMA2 indicates the upper eight bits of the communications destination master unit address in slave/broadcast reception. This register is enabled when slave/broadcast reception starts, and the contents are changed at the time of setting the RXS flag in IERSR.


If a broadcast receive error interrupt is selected with the DEE bit in IECTR and the receive buffer is not in the receive enabled state at control field reception, a receive error interrupt is generated and the upper eight bits of the master address are stored in IEMA2. This register cannot be modified.

Bit:	7	6	5	4	3	2	1	0
				IM.	AU8			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	IMAU8	All 0	R	Upper Eight Bits of IEBus Reception Master Address
				Indicates the upper eight bits of the communications destination master unit address in slave/broadcast reception. This register is enabled when slave/broadcast reception starts, and the contents are changed at the time of setting the RXS flag. If a broadcast receive error interrupt is selected by the DEE bit in IECTR and the receive buffer is not in the receive enabled state at control field reception, a receive error interrupt is generated and the upper eight bits of the master address are stored in IEMA2.

23.3.11 IEBus Receive Control Field Register (IERCTL)

IERCTL indicates the control field value in slave/broadcast reception. This register is enabled when slave/broadcast receive starts, and the contents are changed at the time of setting the RXS flag in IERSR. This register cannot be modified.




Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3 to 0	RCTL	0000	R	IEBus Receive Control Field
				Indicates the control field value in slave/broadcast reception. This register is enabled when slave/broadcast reception starts, and the contents are changed at the time of setting the RXS flag.

23.3.12 IEBus Receive Message Length Register (IERBFL)

IERBFL indicates the message length field in slave/broadcast reception. This register is enabled when slave/broadcast receive starts, and the contents are changed at the time of setting the RXS flag in IERSR.

This register cannot be modified.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	RBFL	All 0	R	IEBus Receive Message Length
				Indicates the contents of the message length field in slave/broadcast reception.

23.3.13 IEBus Lock Address Register 1 (IELA1)


IELA1 specifies the lower eight bits of a locked address when a unit is locked.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	ILAL8	All 0	R	Lower Eight Bits of IEBus Lock Address
				Indicates the lower eight bits of the master unit address when a unit is locked. These bits are valid only when the LCK bit in IEFLG is set.

23.3.14 IEBus Lock Address Register 2 (IELA2)

IELA2 specifies the upper four bits of a locked address when a unit is locked.



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3 to 0	ILAU4	0000	R	Upper Four Bits of IEBus Locked Address
				Stores the upper four bits of the master unit address when a unit is locked. These bits are valid only when the LCK bit in IEFLG is set

23.3.15 IEBus General Flag Register (IEFLG)

IEFLG indicates the command execution status, lock status and slave address match, and broadcast reception detection.

Bit:	7	6	5	4	3	2	1	0
	СМХ	MRQ	SRQ	SRE	LCK	-	RSS	GG
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	CMX	0	R	Command Execution Status
				Indicates the command execution status.
				0: Command execution is completed
				1: A command is being executed
				[Setting condition]
				 When a master communications request or slave transmit request command is issued while the MRQ, SRQ, or SRE flag is set
				[Clearing condition]
				When a command execution has been completed
6	MRQ	0	R	Master Communications Request
				Indicates whether the unit is in the communications request state as a master unit.
				0: The unit is not in the communications request state as a master unit
				The unit is in the communications request state as a master unit
				[Setting condition]
				 When the CMX flag is cleared to 0 after the master communications request command is issued
				[Clearing condition]
				When the master communications have been completed

Bit	Bit Name	Initial Value	R/W	Description
5	SRQ	0	R	Slave Transmission Request
				Indicates whether the unit is in the transmit request state as a slave unit.
				0: The unit is not in the transmit request state as a slave unit
				1: The unit is in the transmit request state as a slave unit
				[Setting condition]
				 When the CMX flag is cleared to 0 after the slave transmit request command is issued.
				[Clearing condition]
				When a slave transmission has been completed.
4	SRE	0	R	Slave Receive Status
				Indicates the execution status in slave/broadcast reception.
				0: Slave/broadcast reception is not being executed
				1: Slave/broadcast reception is being executed
				[Setting condition]
				 When the slave/broadcast reception is started while the RE bit in IECTR is set to 1.
				[Clearing condition]
				 When the slave/broadcast reception has been completed.

3 LCK 0 R Lock Status Indication Set to 1 when a unit is locked I the master unit. IELA1 and IEL	-
the master unit. IELA1 and IEL	-
when this flag is set to 1.	
0: A unit is unlocked	
1: A unit is locked	
[Setting condition]	
When data for the number message length is not rece that make the unit locked a master unit. (The LCK flag message length exceeds the transfer bytes in one frame completion of other errors.)	eived after the control bits are received from the is set to 1 only when the he maximum number of e. This flag is not set by
[Clearing condition]	
 When an unlock condition in unlock command is issued. 	
2 — 0 R Reserved	
This bit is always read as 0. The always be 0.	ne write value should
1 RSS 0 R Receive Broadcast Bit Status	
Indicates the received broadca valid when the slave/broadcas (This flag is changed at the tim flag.)	t reception is started.
The previous value remains ur slave/broadcast reception is st	
0: Received broadcast bit is 0	
1: Received broadcast bit is 1	

Bit	Bit Name	Initial Value	R/W	Description
0	GG	0	R	General Broadcast Reception Acknowledgement
				Set to 1 when the slave address is acknowledged as H'FFF in broadcast reception. Like the receive broadcast bit, this flag is valid when the slave/broadcast reception is started. (This flag is changed at the time of setting the RXS flag in IERSR.)
				The previous value remains unchanged until the next slave/broadcast reception is started. This flag is cleared to 0 in slave normal reception.
				0: (1) A unit is in slave reception
				(2) When H'FFF is not acknowledged in the slave address field in broadcast reception
				When H'FFF is acknowledged in the slave address field in broadcast reception

23.3.16 IEBus Transmit Status Register (IETSR)

IETSR detects events such as transmit start, transmit normal completion, and transmit error end. Each status flag in IETSR corresponds to a bit in the IEBus transmit interrupt enable register (IEIET) that enables or disables each interrupt. This register is cleared by writing 1 to each bit.

Bit:	7	6	5	4	3	2	1	0
	-	TXS	TXF	-	TXEAL	TXETTME	TXERO	TXEACK
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/(W)*	R/(W)*	R	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6	TXS	0	R/(W)*	Transmit Start
				Indicates that this module starts transmission.
				[Setting condition]
				 During master transmission, the arbitration is won and the master address field transmission is completed
				[Clearing condition]
				When 1 is written
5	TXF	0	R/(W)*	Transmit Normal Completion
				Indicates that data for the number of bytes specified by the message length bits has been transmitted with no error.
				[Setting condition]
				 When data for the number of bytes specified by the message length bits has been transmitted normally
				[Clearing condition]
				When 1 is written
4	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
3	TXEAL	0	R/(W)*	Arbitration Loss
				This module retransmits from the start bit for the number of times specified by the RN bit in IEMCR if the arbitration has been lost in master communications. If the arbitration has been lost for the specified number of times, the TXEAL is set to enter the wait state. If the arbitration has been won within retransmit for the specified number of times, this flag is not set to 1. This flag is set only when the arbitration has been lost and the wait state is entered.
				[Setting condition]
				 When the arbitration has been lost during data transmission and the transmission has been terminated
				[Clearing condition]
				When 1 is written

Bit	Bit Name	Initial Value	R/W	Description
ыт	Bit Name	value	H/W	Description
2	TXETTME	0	R/(W)*	Transmit Timing Error
				Set to 1 if data is not transmitted at the timing specified by the IEBus protocol during data transmission. This module sets this bit and enters the wait state.
				[Setting condition]
				 When a timing error occurs during data transmission
				[Clearing condition]
				When 1 is written
1	TXERO	0	R/(W)*	Overflow of Maximum Number of Transmit Bytes in One Frame
				Indicates that the maximum number of bytes defined by the communications mode have been transmitted because a NAK has been received from the receive unit and retransmit has been performed, or that transmission has not been completed because the message length value exceeds the maximum number of transmit bytes in one frame. This module sets this bit and enters the wait state.
				[Setting condition]
				 When the transmit has not been completed although the maximum number of bytes defined by the communications mode have been transmitted
				[Clearing condition]
				When 1 is written

		Initial		
Bit	Bit Name	Value	R/W	Description
0	TXEACK	0	R/(W)*	Acknowledge Bit Status
				Indicates the data received in the acknowledge bit of the data field.
				 Acknowledge bit other than in the data field
				This module terminates the transmission and enters the wait state if a NAK is received. In this case, this bit is set to 1.
				 Acknowledge bit in the data field
				This module retransmits data up to the maximum number of bytes defined by the communications mode until an ACK is received from the receive unit if a NAK is received from the receive unit during data field transmission. In this case, when an ACK is received from the receive unit during retransmission, this flag is not set and transmission will be continued. When transmission is terminated without receiving an ACK, this flag is set to 1. Note: This flag is invalid in broadcast communications.
				[Setting condition]
				When the acknowledge bit of 1 (NAK) is detected
				[Clearing condition]
				When 1 is written

Note: * only 1 can be written to clear the flag.

23.3.17 IEBus Transmit Interrupt Enable Register (IEIET)

IEIET enables/disables interrupts for sources such as transmit start, transmit normal completion, and transmit error completion in IETSR.


Bit:	7	6	5	4	3	2	1	0
	-	TXSE	TXFE	-	TXEALE	TXE TTMEE	TXEROE	TXE ACKE
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	TXSE	0	R/W	Transmit Start Interrupt Enable
				Enables/disables a transmit start (TXS) interrupt.
				0: Disables a transmit start (TXS) interrupt
				1: Enables a transmit start (TXS) interrupt
5	TXFE	0	R/W	Transmit Normal Completion Interrupt Enable
				Enables/disables a transmit normal completion (TXF) interrupt.
				Disables a transmit normal completion (TXF) interrupt
				1: Enables a transmit normal completion (TXF) interrupt
4	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
3	TXEALE	0	R/W	Arbitration Loss Interrupt Enable
				Enables/disables an arbitration loss (TXEAL) interrupt.
				0: Disables an arbitration loss (TXEAL) interrupt
				1: Enables an arbitration loss (TXEAL) interrupt

Bit	Bit Name	Initial Value	R/W	Description
2	TXETTMEE	0	R/W	Transmit Timing Error Interrupt Enable
				Enables/disables a transmit timing error (TXETTMEE) interrupt.
				Disables a transmit timing error (TXETTMEE) interrupt
				 Enables a transmit timing error (TXETTMEE) interrupt
1	TXEROE	0	R/W	Overflow of Maximum Number of Transmit Bytes in One Frame Interrupt Enable
				Enables/disables an overflow of the maximum number of transmit bytes in one frame (TXEROE) interrupt.
				Disables an overflow of the maximum number of transmit bytes in one frame (TXEROE) interrupt
				 Enables an overflow of the maximum number of transmit bytes in one frame (TXEROE) interrupt
0	TXEACKE	0	R/W	Acknowledge Bit Interrupt Enable
				Enables/disables an acknowledge bit (TXEACKE) interrupt.
				0: Disables an acknowledge bit (TXEACKE) interrupt
				1: Enables an acknowledge bit (TXEACKE) interrupt

23.3.18 IEBus Receive Status Register (IERSR)

IERSR detects receive busy, receive start, receive normal completion, or receive completion with an error. Each status flag in IERSR corresponds to a bit in the IEIER that enables/disables each interrupt. This register is cleared by writing 1 to each bit.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	RXBSY	0	R/(W)*	Receive Busy
				Indicates that the receive data is stored in the receive data buffer (IERB001 to IERB128). Clear this bit after reading out all data. The next receive data cannot be received while this bit is set.
				[Setting condition]
				 When all receive data has been written to the receive data buffer.
				[Clearing condition]
				When 1 is written
6	RXS	0	R/(W)*	Receive Start Detection
				Indicates that this module starts reception.
				[Setting condition]
				 When the data from the master unit to message length field has been received correctly in slave reception
				[Clearing condition]
				When 1 is written

Bit	Bit Name	Initial Value	R/W	Description
5	RXF	0	R/(W)*	Receive Normal Completion
				Indicates that data for the number of bytes specified by the message length bits has been received normally.
				[Setting condition]
				 When data for the number of bytes specified by the message length bits has been received normally.
				[Clearing condition]
			= (0.00	When 1 is written
4	RXEDE	0	R/(W)*	Broadcast Receive Error
				Indicates that data could not be received because the receive buffer is not in the receive enabled state (when the RE bit is not set to 1 or the RXBSY flag is set.) during receiving control field broadcast reception. This bit functions when the DEE bit in IECTR is set to 1.
				[Setting condition]
				 When data could not be received during broadcast reception.
				[Clearing condition]
				When 1 is written
3	RXEOVE	0	R/(W)*	Receive Overrun Flag
				Used to indicate the overrun during data reception. This module sets this flag when this module receives the next byte data while the receive data has not been read (the RXBSY flag is not cleared). If this case, this module assumes that an overrun error has occurred and returns a NAK to the communications destination unit.
				The communications destination unit retransmits data up to the maximum number of transmit bytes. This module, however, returns a NAK when the RXBSY flag remains set.
				If the RXBSY flag is cleared to 0, this module returns an ACK, and receives the next data.
				In broadcast reception, if the RXBSY flag is set during data receive start, this module immediately enters the wait state. This flag becomes enabled only after the receive start flag (RXS) is set.
				[Setting condition]
				 When the next byte data is received while the RXBSY flag is not cleared.
				[Clearing condition]
-				When 1 is written
	·			


Bit	Bit Name	Initial Value	R/W	Description
2	RXERTME	0	R/(W)*	Receive Timing Error
				Set to 1 if data is not received at the time specified by the IEBus protocol during data reception. This module sets this bit and enters the wait state. This flag is enabled only after the receive start flag (RXS) is set. If this error occurs before the receive start flag (RXS) is set, this module stops communication and enters the wait state. This bit is not set in this case.
				[Setting condition]
				When a timing error occurs during data reception
				[Clearing condition]
				When 1 is written
1	RXEDLE	0	R/(W)*	Overflow of Maximum Number of Receive Bytes in One Frame
				Indicates that the data reception has not finished within the maximum number of bytes defined by the communications mode because of a parity error or overrun error causing the retransfer of data, or that reception has not been completed because the message length value exceeds the maximum number of receive bytes in one frame. This module sets the RXEDLE flag and enters the wait state. This flag is enabled only after the receive start flag (RXS) is set. If this error occurs before the receive start flag is set, this module stops communication and enters the wait state. This bit is not set in this case.
				[Setting condition]
				 When the reception has not been completed within the maximum number of bytes defined by communications mode.
				[Clearing condition]
				When 1 is written

Bit	Bit Name	Initial Value	R/W	Description
0	RXEPE	0	R/(W)*	Parity Error
			,	Indicates that a parity error has occurred during data field reception. If a parity error occurs before data field reception, this module immediately enters the wait state and the RXEPE flag is not set.
				If a parity error occurs when the maximum number of receive bytes in one frame have not been received, the RXEPE flag is not set yet. When a parity error occurs, this module returns a NAK to the communications destination unit via the acknowledge bit. In this case, the communications destination unit continues retransfer up to the maximum number of receive bytes in one frame and if the reception has been completed normally by clearing the parity error, the RXEPE flag is not set. If the parity error is not cleared when the reception is terminated before receiving data for the number of bytes specified by the message length, the RXEPE flag is set.
				In broadcast reception, if a parity error occurs during data field reception, this module enters the wait state immediately after setting the RXEPE flag. This flag is enabled only after the receive start flag (RXS) is set. If this error occurs before the receive start flag is set, this module stops communication and enters the wait state. This bit is not set in this case.
				[Setting condition]
				 When the parity bit of the last data of the data field is not correct after the maximum number of receive bytes have been received
				[Clearing condition]
				When 1 is written

Note: * only 1 can be written to clear the flag.

23.3.19 IEBus Receive Interrupt Enable Register (IEIER)

IEIER enables/disables interrupts for sources such as IERSR receive busy, receive start, receive normal completion, and receive error completion.



Bit	Bit Name	Initial Value	R/W	Description
7	RXBSYE	0	R/W	Receive Busy Interrupt Enable
				Enables/disables a receive busy interrupt (RXBSY)
				0: Disables a receive busy (RXBSY) interrupt
				1: Enables a receive busy (RXBSY) interrupt
6	RXSE	0	R/W	Receive Start Interrupt Enable
				Enables/disables a receive start (RXS) interrupt
				0: Disables a receive start (RXS) interrupt
				1: Enables a receive start (RXS) interrupt
5	RXFE	0	R/W	Receive Normal Completion Enable
				Enables/disables a receive normal completion (RXF) interrupt
				0: Disables a receive normal completion (RXF) interrupt
				1: Enables a receive normal completion (RXF) interrupt
4	RXEDEE	0	R/W	Broadcast Receive Error Interrupt Enable
				Enables/disables a broadcast receive error (RXEDE) interrupt
				0: Disables a broadcast receive error (RXEDE) interrupt
				1: Enables a broadcast receive error (RXEDE) interrupt

		Initial		
Bit	Bit Name	Value	R/W	Description
3	RXEOVEE	0	R/W	Overrun Control Flag Interrupt Enable
				Enables/disables an overrun control flag (RXEOVE) interrupt
				0: Disables an overrun control flag (RXEOVE) interrupt
				1: Enables an overrun control flag (RXEOVE) interrupt
2	RXERTMEE	0	R/W	Receive Timing Error Interrupt Enable
				Enables/disables a receive timing error (RXERTME) interrupt.
				0: Disables a receive timing error (RXERTME) interrupt
				1: Enables a receive timing error (RXERTME) interrupt
1	RXEDLEE	0	R/W	Overflow of Maximum Number of Receive Bytes in One Frame Interrupt Enable
				Enables/disables an overflow of the maximum number of receive bytes in one frame (RXEDLE) interrupt
				Disables an overflow of the maximum number of receive bytes in one frame (RXEDLE) interrupt
				 Enables an overflow of the maximum number of receive bytes in one frame (RXEDLE) interrupt
0	RXEPEE	0	R/W	Parity Error Interrupt Enable
				Enables/disables a parity error (RXEPE) interrupt
				0: Disables a parity error (RXEPE) interrupt
				1: Enables a parity error (RXEPE) interrupt

23.3.20 IEBus Clock Selection Register (IECKSR)

IECKSR is a readable/writable 8-bit register that specifies the clock used in this module.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	CKS3	-		CKS[2:0]	
Initial value:	0	0	0	0	0	0	0	1
R/W·	R	R	R	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	CKS3	0	R/W	Input Clock Selection 3*1*2
				Specifies the clock for this module
				0: Peripheral clock (Pφ)
				1: AUDIO_X1, AUDIO_X2
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	CKS[2:0]	001	R/W	Input Clock Selection 2 to 0*1
				Specifies the division ratio of the clock for this module
				000: Setting prohibited
				001: This module uses the 1/2 divided clock of IEB ϕ specified by CKS3 (IEB ϕ = 12 MHz, 12.58 MHz).
				010: This module uses the 1/3 divided clock of IEB ϕ specified by CKS3 (IEB ϕ = 18 MHz, 18.87 MHz).
				011: This module uses the 1/4 divided clock of IEB ϕ specified by CKS3 (IEB ϕ = 24 MHz, 25.16 MHz).
				100: This module uses the 1/5 divided clock of IEB ϕ specified by CKS3 (IEB ϕ = 30 MHz, 31.45 MHz).
				101: This module uses the 1/6 divided clock of IEB ϕ specified by CKS3 (IEB ϕ = 36 MHz, 37.74 MHz).
				110: This module uses the 1/7 divided clock of IEB ϕ specified by CKS3 (IEB ϕ = 42 MHz, 44.03 MHz).
				111: This module uses the 1/8 divided clock of IEB ϕ specified by CKS3 (IEB ϕ = 48 MHz).

Notes: 1. Do not change the setting of CKS3 and CKS[2:0] while IEBus is in transmit/receive operation.


2. When the CKS3 bit is set to 1, be sure to set the MSTP36 bit in STBCR3 to 0. For the setting of STBCR3, see section 32, Power-Down Modes.

Page 1188 of 1910

23.3.21 IEBus Transmit Data Buffer 001 to 128 (IETB001 to IETB128)

IETB001 to IETB128 are 128-byte (8×128) buffers to which data to be transmitted during master transmission is written.

The initial values in IETB001 to IETB128 are undefined.




		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 0	TBn	Undefined	W*	IEBus Transmit Data Buffer
				Data to be transmitted in the data field during master transmission is written to TB001 to TB128.
				Data is written starting with TB001 for the start 1-byte data, followed by TB002 and TB003 and so on according to the transmission order, and TB128 stores the last data.

Note: * Writing to these bits during master transmission (MRQ in IEFLG is 1) is prohibited

23.3.22 IEBus Receive Data Buffer 001 to 128 (IERB001 to IERB128)

IERB001 to IERB128 are 128-byte (8 × 128) buffers to which data to be transmitted during slave transmission is written.

The initial values in IERB001 to IERB128 are undefined.



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 0	RBn	Undefined	R*	IEBus Receive Data Buffer
				Data in RB001 to RB128 can be read when the RXBSY bit in the IEBus receive status register (IERSR) is set to 1. Data read from RB001 to RB128 is the field data during slave receive.
				Receive data is written starting with RB001 for the start 1-byte data, followed by RB002 and RB003 and so on, and RB128 stores the last data.

Reading these bits during slave reception (SRE in IEFLG is 1 and RXBSY in IERSR is Note: 0) is prohibited. (Read value is undefined.)

23.4 Data Format

23.4.1 Transmission Format

Figure 23.6 shows the relationship between the transfer format and each register during the IEBus data transmission.




Figure 23.6 Relationship between Transfer Format and Each Register during IEBus Data Transmission

23.4.2 Reception Format

Figure 23.7 shows the relationship between the transfer format and each register during the IEBus data reception.




Figure 23.7 Relationship between Transfer Format and Each Register during IEBus Data Reception

23.5 Software Control Flows

23.5.1 Initial Setting

Figure 23.8 shows the flowchart for the initial setting.




Figure 23.8 Flowchart for Initial Setting

23.5.2 **Master Transmission**

Figure 23.9 shows the flowchart for master transmission.




Figure 23.9 Flowchart for Master Transmission

23.5.3 Slave Reception

Figure 23.10 shows the flowchart for slave reception.




Figure 23.10 Flowchart for Slave Reception

23.5.4 Master Reception

Figure 23.11 shows the flowchart for master reception.




Figure 23.11 Flowchart for Master Reception

23.5.5 Slave Transmission

Figure 23.12 shows the flowchart for slave transmission.




Figure 23.12 Flowchart for Slave Transmission

23.6 Operation Timing

23.6.1 Master Transmit Operation

Figure 23.13 shows the timing for master transmit operation.




Figure 23.13 Master Transmit Operation Timing

23.6.2 Slave Receive Operation

Figure 23.14 shows the timing for slave receive operation.




Figure 23.14 Slave Receive Operation Timing

Master Receive Operation 23.6.3

Figure 23.15 shows the timing for master receive operation.




Figure 23.15 Master Receive Operation Timing

23.6.4 Slave Transmit Operation

Figure 23.16 shows the timing for slave transmit operation.




Figure 23.16 Slave Transmit Operation Timing

23.7 Interrupt Sources

Interrupt sources for this module include the following:

- Transmit start (TXS)
- Transmit normal completion (TXF)
- Arbitration loss (TXEAL)
- Transmit timing error (TXETTME)
- Overflow of the maximum number of transmit bytes in one frame (TXERO)
- Acknowledge bits (TXEACK)
- Receive busy (RXBSY)
- Receive start (RXS)
- Receive normal completion (RXF)
- Broadcast Receive Error (RXEDE)
- Receive overrun flag (RXEOVE)
- Receive timing error (RXERTME)
- Overflow of the maximum number of receive bytes in one frame (RXEDLE)
- Parity error (RXEPE)

Each source has bits corresponding to the IEBus transmit interrupt enable register (IEIET) and the IEBus receive interrupt enable register (IEIER) and can enable/disable interrupts. Each source also has status flags corresponding to the IEBus transmit status register (IETSR) and IEBus receive status register (IERSR). Reading the status flags allows determination of the interrupt sources.

Figure 23.17 shows the relations between the interrupt sources.




Figure 23.17 Relations between Interrupt Sources

23.8 Usage Notes

23.8.1 Note on Operation when Transfer is Incomplete after Transfer of the Maximum Number of Bytes

(1) Data Transmission

When the maximum number of bytes defined by the communications mode have been transmitted because a NAK has been received from the receive unit or transmission has not been completed because the message length value exceeds the maximum number of transfer bytes in one frame, this module sets the error flag and enters a wait state. At this time, transfer proceeds until the (n + 1)th byte has been transmitted, where n is the maximum number of transfer bytes. Then, when NAK is received via the acknowledge bit of the (n + 1)th byte, the TXERO flag is set. If ACK is received rather than NAK, the TXF flag is set.

Figure 23.18 shows the timing of operations when the maximum number of transfer bytes is reached but transmission has not been completed.




Figure 23.18 Timing of Operations when Transmission Has Not Been Completed Within the Maximum Number of Transfer Bytes

(2) Data Reception

When the data reception has not finished within the maximum number of bytes defined by the communications mode because of a parity error or overrun error causing the retransfer of data, or reception has not been completed because the message length value exceeds the maximum number of transfer bytes in one frame, this module sets the error flag and enters a state of waiting for the (n + 1)th byte of data, where n is the maximum number of transfer bytes. Thus, when data of the (n + 1)th byte cannot be received, the receive timing error is detected and the RXERTME flag is set. At this time, the RXEDLE flag is not set. The RXEDLE flag is set when the (n + 1)th byte is received.

In the same way, when the maximum number of transfer bytes has been received and a parity error has not been cleared, and the (n + 1)th byte cannot be received, the RXERTME flag is set. At this time, the RXEPE flag is not set. The RXEPE flag is set when the (n + 1)th byte is received.

Figure 23.19 shows the timing of operations when the maximum number of transfer bytes has been reached but reception is not complete.




Figure 23.19 Timing of Operations when Reception Has Not Been Completed Within the Maximum Number of Transfer Bytes

Section 24 Renesas SPDIF Interface

Overview 24.1




Figure 24.1 Overview Block Diagram

24.2 **Features**

- Supports the IEC 60958 standard (stereo and consumer use modes only).
- Supports sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz.
- Supports audio word sizes of 16 to 24 bits per sample.
- Biphase mark encoding.
- Double buffered data.
- Parity encoded serial data.
- Simultaneous transmit and receive
- Receiver autodetects IEC 61937 compressed mode data

24.3 Functional Block Diagram




Figure 24.2 Functional Block Diagram

24.4 Input/Output Pins

Table 24.1 shows the pin configuration.

Table 24.1 Pin Configuration

Channel	Pin Name	I/O	Description
0	SPDIF_IN	Input	Transmitter biphase-mark encoded SPDIF bitstream
1	SPDIF_OUT	Output	Receiver biphase-mark encoded SPDIF bitstream
0, 1	AUDIO_CLK	Input	External clock for audio
(Common) AUDIO_X1 Input	Input	Crystal resonator/external clock for audio	
	AUDIO_X2	Output	_

24.5 Renesas SPDIF (IEC60958) Frame Format

The Renesas SPDIF frame consists of two subframes (for channels 1 and 2), each of which contains a 4-bit preamble, audio data of up to 24 bits, a V flag, a user bit, a channel status bit, and an even parity bit. Figure 24.3 shows the subframe format. According to this format, the Renesas SPDIF performs biphase-mark modulation (channel coding) that will make the transmission line's DC component a minimum value.




Figure 24.3 Subframe Format

Figure 24.4 shows the block format, which consists of 192 continuous frames. One block begins at the starting frame (preamble B) and ends at the 192nd frame (frame 191), and the preamble is used to identify all subframes. Each block has a total of 384 subframes, which are classified into three categories: subframe 0 indicating the beginning of a new block, subframe 1 (usually the channel 1), and subframe 2 (usually the channel 2). Usually, the music data sent and received by the SPDIF is continuous so that continuous blocks appear.




Figure 24.4 Block Format

Table 24.2 shows the binary values of the Renesas SPDIF preambles. The polarity of these preambles differs depending on the status of the preceding symbol (parity bit).

Table 24.2 Binary Preamble Values

Preamble	Preceding Symbol's Status = 0	Preceding Symbol's Status = 1
В	11101000	00010111
M	11100010	00011101
W	11100100	00011011

Note: As shown in figure 24.3, the even parity bit at time slot 31 of a subframe determines the type of a preamble for one cycle of transmission. Usually, therefore, any one is selected from the set states that are sent through the Renesas SPDIF. However, IEC60958 requires decoding both types in view of connection with the preamble polarity reversed; the Renesas SPDIF has preambles decoded according to table 24.2.

Channel status information is encoded at the rate of one bit per subframe, making the channel status information per block have a total of 192 bits for each of subframes 1 and 2. For the format of the channel status, refer to the IEC 60958 standard.

24.6 Register

Table 24.3 shows the register configuration.

Table 24.3 Register Configuration

Channel	Register Name	Abbreviation	Address	Access Size
0 (Transmit)	Transmitter channel 1 audio register	TLCA	H'FFFF D800	32
	Transmitter channel 2 audio register	TRCA	H'FFFF D804	32
	Transmitter channel 1 status register	TLCS	H'FFFF D808	32
	Transmitter channel 2 status register	TRCS	H'FFFF D80C	32
	Transmitter user data register	TUI	H'FFFF D810	32
1	Receiver channel 1 audio register	RLCA	H'FFFF D814	32
(Receive)	Receiver channel 2 audio register	RRCA	H'FFFF D818	32
	Receiver channel 1 status register	RLCS	H'FFFF D81C	32
	Receiver channel 2 status register	RRCS	H'FFFF D820	32
	Receiver user data register	RUI	H'FFFF D824	32
0, 1	Control register	CTRL	H'FFFF D828	32
(Common)	Status register	STAT	H'FFFF D82C	32
0, 1 (Common)	Transmitter DMA audio data register	TDAD	H'FFFF D830	32
	Receiver DMA audio data register	RDAD	H'FFFF D834	32

Note: All registers are longword registers and must be accessed as such.

A register diagram containing a 0 indicates that the write value should always be 0 (if the register is writeable) and that the read value should always be 0 (if readable).

24.7 Register Descriptions

Legend:

Initial Value: Register value after reset

—: Undefined value

R/W: Readable/writable register. The write value can be read.R: Read only register. The write value should always be 0.

R/WC0: Readable/writable register. Writing 0 initializes the bit, but writing 1 is ignored.
 R/WC1: Readable/writable register. Writing 1 initializes the bit, but writing 0 is ignored.
 W: Write only register. Reading is prohibited. If this bit is reserved, the write value

should always be 0.

—/W: Write only, Read value undefined

24.7.1 Control Register (CTRL)

Bit:	31	30	29	28	27	26	25	24
	1	-	-	CKS	-	PB	RA	SS
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R	R/W	R/W	R/W
Bit:	23	22	21	20	19	18	17	16
	TA	SS	RDE	TDE	NCSI	AOS	RME	TME
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W							
Bit:	15	14	13	12	11	10	9	8
	REIE	TEIE	UBOI	UBUI	CREI	PAEI	PREI	CSEI
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W							
Bit:	7	6	5	4	3	2	1	0
	ABOI	ABUI	RUII	TUII	RCSI	RCBI	TCSI	TCBI
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W							

Second Comment Second Comment	Bit	Bit Name	Initial Value	R/W	Description
Selects oversampling clock supply source. 0: AUDIO_X1 1: AUDIO CLK 27 — 0 R Reserved 26 PB 0 R/W Pass Back Passes transmitter SPDIF output into SPDIF receiver in SPDIF module. 0: Pass Back disabled 1: Pass Back disabled 1: Pass Back disabled 25, 24 RASS All 0 R/W Receiver Audio Sample Bit Size These bits Indicate the receiver audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled	31 to 29	_	All 0	R	Reserved
0: AUDIO_X1 1: AUDIO CLK 27 — 0 R Reserved 26 PB 0 R/W Pass Back Passes transmitter SPDIF output into SPDIF receiver in SPDIF module. 0: Pass Back disabled 1: Pass Back disabled 25, 24 RASS All 0 R/W Receiver Audio Sample Bit Size These bits Indicate the receiver audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA enabled 1: Receiver DMA enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled	28	CKS	0	R/W	Oversampling clock select
1: AUDIO CLK 27 — 0 R Reserved 26 PB 0 R/W Pass Back Passes transmitter SPDIF output into SPDIF receiver in SPDIF module. 0: Pass Back disabled 1: Pass Back enabled 25, 24 RASS All 0 R/W Receiver Audio Sample Bit Size These bits Indicate the receiver audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					Selects oversampling clock supply source.
27 — 0 R Reserved 26 PB 0 R/W Pass Back Passes transmitter SPDIF output into SPDIF receiver in SPDIF module. 0: Pass Back disabled 1: Pass Back enabled 25, 24 RASS All 0 R/W Receiver Audio Sample Bit Size These bits Indicate the receiver audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					0: AUDIO_X1
26 PB 0 R/W Pass Back Passes transmitter SPDIF output into SPDIF receiver in SPDIF module. 0: Pass Back disabled 1: Pass Back enabled 25, 24 RASS All 0 R/W Receiver Audio Sample Bit Size These bits Indicate the receiver audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enable Enables the DMA requests for the transmitter. 0: Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					1: AUDIO CLK
Passes transmitter SPDIF output into SPDIF receiver in SPDIF module. 0: Pass Back disabled 1: Pass Back enabled 25, 24 RASS All 0 R/W Receiver Audio Sample Bit Size These bits Indicate the receiver audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA enabled 1: Receiver DMA enabled Enables the DMA requests for the transmitter. 0: Transmitter DMA Enable	27	_	0	R	Reserved
SPDIF module. 0: Pass Back disabled 1: Pass Back enabled 25, 24 RASS All 0 R/W Receiver Audio Sample Bit Size These bits Indicate the receiver audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA enabled 1: Receiver DMA enabled Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled	26	PB	0	R/W	Pass Back
1: Pass Back enabled 25, 24 RASS All 0 R/W Receiver Audio Sample Bit Size These bits Indicate the receiver audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					•
25, 24 RASS All 0 R/W Receiver Audio Sample Bit Size These bits Indicate the receiver audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA enabled 1: Receiver DMA enabled Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					0: Pass Back disabled
These bits Indicate the receiver audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA enabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					1: Pass Back enabled
20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled	25, 24	RASS	All 0	R/W	Receiver Audio Sample Bit Size
01: 20-bit sample 10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					
10: 24-bit sample 11: Reserved 23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					00: 16-bit sample
23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					01: 20-bit sample
23, 22 TASS All 0 R/W Transmitter Audio Sample Bit Size These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					10: 24-bit sample
These bits Indicate the transmitter audio sample bit size (16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					11: Reserved
(16, 20, or 24 bits), for data alignment purposes. 00: 16-bit sample 01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled	23, 22	TASS	All 0	R/W	Transmitter Audio Sample Bit Size
01: 20-bit sample 10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					·
10: 24-bit sample 11: Reserved 21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					00: 16-bit sample
21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					01: 20-bit sample
21 RDE 0 R/W Receiver DMA Enable Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					10: 24-bit sample
Enables DMA requests for the receiver. 0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					11: Reserved
0: Receiver DMA disabled 1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled	21	RDE	0	R/W	Receiver DMA Enable
1: Receiver DMA enabled 20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					Enables DMA requests for the receiver.
20 TDE 0 R/W Transmitter DMA Enable Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					0: Receiver DMA disabled
Enables the DMA requests for the transmitter. 0: Transmitter DMA disabled					1: Receiver DMA enabled
0: Transmitter DMA disabled	20	TDE	0	R/W	Transmitter DMA Enable
					Enables the DMA requests for the transmitter.
1: Transmitter DMA enabled					0: Transmitter DMA disabled
					1: Transmitter DMA enabled

Bit	Bit Name	Initial Value	R/W	Description
19	NCSI	0	R/W	New Channel Status Information
				Set this bit to 1 when new channel status information to be corrected is in the transmitter.
				0: New channel status information has not been in transmitter
				1: New channel status information has been in transmitter
18	AOS	0	R/W	Audio Only Samples
				Clear this bit to 0 when audio channel 1 and channel 2 registers contain user information. When this bit is set to 1, all user bits are cleared to 0.
				0: User information present
				1: User information not present
17	RME	0	R/W	Receiver Module Enable
				Enables the receiver module.
				0: Receiver module disabled
				1: Receiver module enabled
16	TME	0	R/W	Transmitter Module Enable
				Enables the transmitter module.
				0: Transmitter module disabled
				1: Transmitter module enabled
15	REIE	0	R/W	Receiver Error Interrupt Enable
				Enables the receiver error interrupts.
				0: Receiver error interrupt disabled
				1: Receiver error interrupt enabled
14	TEIE	0	R/W	Transmitter Error Interrupt Enable
				Enables the transmitter error interrupts.
				0: Transmitter error interrupt disabled
				1: Transmitter error interrupt enabled
13	UBOI	0	R/W	User Buffer Overrun Interrupt Enable
				Enables the user buffer overrun interrupts.
				0: User buffer overrun interrupt disabled
				1: User buffer overrun interrupt enabled

Bit	Bit Name	Initial Value	R/W	Description
12	UBUI	0	R/W	User Buffer Underrun Interrupt Enable
				Enables the user buffer underrun interrupts.
				0: User buffer underrun interrupt disabled
				1: User buffer underrun interrupt enabled
11	CREI	0	R/W	Clock Recovery Error Interrupt Enable
				Enables the clock recovery error interrupts.
				0: Clock recovery error interrupt disabled
				1: Clock recovery error interrupt enabled
10	PAEI	0	R/W	Parity Error Interrupt Enable
				Enables the parity check error interrupts.
				0: Parity check error interrupt disabled
				1: Parity check error interrupt enabled
9	PREI	0	R/W	Preamble Error Interrupt Enable
				Enables the preamble check error interrupts.
				0: Preamble error interrupt disabled
				1: Preamble error interrupt enabled
8	CSEI	0	R/W	Channel Status Error Interrupt Enable
				Enables the channel status error interrupts.
				0: Channel status error interrupt disabled
				1: Channel status error interrupt enabled
7	ABOI	0	R/W	Audio Buffer Overrun Interrupt Enable
				Enables the receiver audio buffer overrun interrupts.
				0: Audio buffer overrun interrupt disabled
				1: Audio buffer overrun interrupt enabled
6	ABUI	0	R/W	Audio Buffer Underrun Interrupt Enable
				Enables the transmitter audio buffer underrun interrupts.
				0: Audio buffer underrun interrupt disabled
				1: Audio buffer underrun interrupt enabled
5	RUII	0	R/W	Receiver User Information Interrupt Enable
				Enables the receiver user information register full interrupts.
				0: Receiver user information interrupt disabled
				1: Receiver user information interrupt enabled

		Initial		
Bit	Bit Name	Value	R/W	Description
4	TUII	0	R/W	Transmitter User Information Interrupt Enable
				Enables the transmitter user information register empty interrupts.
				0: Transmitter user information interrupt disabled
				1: Transmitter user information interrupt enabled
3	RCSI	0	R/W	Receiver Channel Status Interrupt Enable
				Enables the receiver channel status register empty interrupts.
				0: Receiver channel status interrupt disabled
				1: Receiver channel status interrupt enabled
2	RCBI	0	R/W	Receiver Channel Buffer Interrupt Enable
				Enables the receiver audio channel buffer empty interrupts.
				0: Receiver audio channel interrupt disabled
				1: Receiver audio channel interrupt enabled
1	TCSI	0	R/W	Transmitter Channel Status Interrupt Enable
				Enables the transmitter channel status register empty interrupts.
				0: Transmitter channel status interrupt disabled
				1: Transmitter channel status interrupt enabled
0	TCBI	0	R/W	Transmitter Channel Buffer Interrupt Enable
				Enables the transmitter audio channel buffer empty interrupts.
				0: Transmitter audio channel interrupt disabled
				1: Transmitter audio channel interrupt enabled

24.7.2 Status Register (STAT)

Bit:	31	30	29	28	27	26	25	24
	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R
Bit:	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	CMD
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8
	RIS	TIS	UBO	UBU	CE	PARE	PREE	CSE
Initial value:	1	1	0	0	0	0	0	0
R/W:	R	R	R/WC0	R/WC0	R/WC0	R/WC0	R/WC0	R/WC0
Bit:	7	6	5	4	3	2	1	0
	ABO	ABU	RUIR	TUIR	CSRX	CBRX	CSTX	CBTX
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/WC0 R/WC0		R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 17	_	All 0	R	Reserved
16	CMD	0	R	Compressed Mode Data
				Sets if the data being received is compressed mode data (When bit $1 = 1$ in the V flag and channel status).
				0: Data is not in compressed mode
				1: Data is in compressed mode
15	RIS	1	R	Receiver Idle State
				Sets if the receiver is in the idle state.
				0: Receiver is not in idle state
				1: Receiver in idle state
14	TIS	1	R	Transmitter Idle State
				Sets if the transmitter is in the idle state.
				0: Transmitter is not in idle state
				1: Transmitter is in idle state

Bit	Bit Name	Initial Value	R/W	Description
13	UBO	0	R/WC0	User Buffer Overrun*
				Sets if the receiver user buffer overruns. This bit is cleared by writing 0 to the register. If bit REIE and bit UBOI in the control register are set this causes an interrupt.
				0: User buffer has not overrun
				1: User buffer has overrun
12	UBU	0	R/WC0	User Buffer Underrun*
				Sets if the transmitter user buffer underrun. This bit is cleared by writing 0. If bits TEIE and UBUI in the control register are set this causes an interrupt.
				0: User buffer has not underrun
				1: User buffer has underrun
11	CE	0	R/WC0	Clock Error*
				Sets when the clock recovery falls out of synchronization. This bit is cleared by writing 0. If bits REIE and CREI in the control register are set this causes an interrupt.
				0: Clock recovery stable
				1: Clock recovery error
10	PARE	0	R/WC0	Parity Error*
				Sets when the parity checker produces a fail result. This bit is cleared by writing 0. If bits REIE and PAEI in the control register are set this causes an interrupt.
				0: Parity check correct
				1: Parity error
9	PREE	0	R/WC0	Preamble Error*
				Sets when the start of word preamble fails to appear in the correct place. This bit is cleared by writing 0. If bits REIE and PREI in the control register are set this causes an interrupt.
				Note: Only set after a start of block preamble has occurred.
				0: Preamble is in the correct place
				1: Preamble error

8 CSE 0 R/WC0 Channel Status Error* Sets when the channel status information is written before the 32nd frame of the current block. This bit is cleared by writing 0, if bits TEIE and CSEI in the control register are set this causes an interrupt. 0: Channel status correct 1: Channel status correct 1: Channel status error 7 ABO 0 R/WC0 Audio Buffer Overrun* Indicates that the receiver audio buffer is full in both the first and second stages and that data has been overwritten. This bit is cleared by writing 0. If bits REIE and ABOI in the control register are set then this causes an interrupt. 0: Receiver audio buffer has not overrun 1: Receiver audio buffer has overrun 6 ABU 0 R/WC0 Audio Buffer Underrun* Indicates that the transmitter audio buffer is empty in both the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are set then this causes an interrupt. 0: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is full 4 TUIR 0 R Transmitter User Information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full	Bit	Bit Name	Initial Value	R/W	Description
before the 32nd frame of the current block. This bit is cleared by writing 0. If bits TEIE and CSEI in the control register are set this causes an interrupt. 0: Channel status correct 1: Channel status error 7 ABO 0 R/WCO Audio Buffer Overrun® Indicates that the receiver audio buffer is full in both the first and second stages and that data has been overwritten. This bit is cleared by writing 0. If bits REIE and ABOI in the control register are set then this causes an interrupt. 0: Receiver audio buffer has not overrun 1: Receiver audio buffer has overrun 6 ABU 0 R/WCO Audio Buffer Underrun® Indicates that the transmitter audio buffer is empty in both the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are set then this causes an interrupt. 0: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. It bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user	8	CSE	0	R/WC0	Channel Status Error*
1: Channel status error 7 ABO 0 R/WC0 Audio Buffer Overrun* Indicates that the receiver audio buffer is full in both the first and second stages and that data has been overwritten. This bit is cleared by writing 0. If bits REIE and ABOI in the control register are set then this causes an interrupt. 0: Receiver audio buffer has not overrun 1: Receiver audio buffer has overrun 6 ABU 0 R/WC0 Audio Buffer Underrun* Indicates that the transmitter audio buffer is empty in both the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are set then this causes an interrupt. 0: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is empty 1: Receiver user information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter User Information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is set then this causes an interrupt. 0: Transmitter user information register is full					before the 32nd frame of the current block. This bit is cleared by writing 0. If bits TEIE and CSEI in the control
7 ABO 0 R/WCO Audio Buffer Overrun* Indicates that the receiver audio buffer is full in both the first and second stages and that data has been overwritten. This bit is cleared by writing 0. If bits REIE and ABOI in the control register are set then this causes an interrupt. 0: Receiver audio buffer has not overrun 1: Receiver audio buffer has overrun 6 ABU 0 R/WCO Audio Buffer Underrun* Indicates that the transmitter audio buffer is empty in both the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are set then this causes an interrupt. 0: Transmitter audio buffer has underrun 1: Transmitter audio buffer has underrun 1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is full 4 TUIR 0 R Transmitter User Information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is set then this causes an interrupt. 0: Transmitter user information register is set then this causes an interrupt.					0: Channel status correct
Indicates that the receiver audio buffer is full in both the first and second stages and that data has been overwritten. This bit is cleared by writing 0. If bits REIE and ABOI in the control register are set then this causes an interrupt. 0: Receiver audio buffer has not overrun 1: Receiver audio buffer has overrun 6 ABU 0 R/WCO Audio Buffer Underrun* Indicates that the transmitter audio buffer is empty in both the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are set then this causes an interrupt. 0: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is full 4 TUIR 0 R Transmitter User Information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is set then this causes an interrupt. 0: Transmitter user information register is set then this causes an interrupt.					1: Channel status error
first and second stages and that data has been overwritten. This bit is cleared by writing 0. If bits REIE and ABOI in the control register are set then this causes an interrupt. 0: Receiver audio buffer has not overrun 1: Receiver audio buffer has overrun 6 ABU 0 R/WCO Audio Buffer Underrun* Indicates that the transmitter audio buffer is empty in both the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are set then this causes an interrupt. 0: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is empty 1: Receiver user information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is set then this causes an interrupt. 0: Transmitter user information register is set then this causes an interrupt.	7	ABO	0	R/WC0	Audio Buffer Overrun*
1: Receiver audio buffer has overrun 6 ABU 0 R/WCO Audio Buffer Underrun* Indicates that the transmitter audio buffer is empty in both the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are set then this causes an interrupt. 0: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is empty 1: Receiver user information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full					first and second stages and that data has been overwritten. This bit is cleared by writing 0. If bits REIE and ABOI in the control register are set then this causes
6 ABU 0 R/WC0 Audio Buffer Underrun* Indicates that the transmitter audio buffer is empty in both the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are set then this causes an interrupt. 0: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is empty 1: Receiver user information register is full 4 TUIR 0 R Transmitter User Information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full					0: Receiver audio buffer has not overrun
Indicates that the transmitter audio buffer is empty in both the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are set then this causes an interrupt. 0: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is empty 1: Receiver user information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full					1: Receiver audio buffer has overrun
the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are set then this causes an interrupt. 0: Transmitter audio buffer has not underrun 1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is empty 1: Receiver user information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is set then this causes an interrupt.	6	ABU	0	R/WC0	Audio Buffer Underrun*
1: Transmitter audio buffer has underrun 5 RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is empty 1: Receiver user information register is full 4 TUIR 0 R Transmitter User Information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full					the first and second stages and that the last data transmission has been repeated. This bit is cleared by writing 0. If bits TEIE and ABUI in the control register are
RUIR 0 R Receiver User Information Register Status Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is empty 1: Receiver user information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full					0: Transmitter audio buffer has not underrun
Indicates the status of the receiver user information register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is empty 1: Receiver user information register is full 4 TUIR 0 R Transmitter User Information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full					1: Transmitter audio buffer has underrun
register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then this causes an interrupt. 0: Receiver user information register is empty 1: Receiver user information register is full 4 TUIR 0 R Transmitter User Information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full	5	RUIR	0	R	Receiver User Information Register Status
1: Receiver user information register is full 4 TUIR 0 R Transmitter User Information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full					register. This bit is cleared by reading from the receiver user register. If bit RUII in the control register is set then
TUIR 0 R Transmitter User Information Register Status Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full					0: Receiver user information register is empty
Indicates the status of the transmitter user information register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. 0: Transmitter user information register is full					1: Receiver user information register is full
register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then this causes an interrupt. O: Transmitter user information register is full	4	TUIR	0	R	Transmitter User Information Register Status
					register. This bit is cleared by writing to the transmitter user register. If bit TUII in the control register is set then
1: Transmitter user information register is empty					0: Transmitter user information register is full
	-				1: Transmitter user information register is empty

		Initial		
Bit	Bit Name	Value	R/W	Description
3	CSRX	0	R	Channel 1 and Channel 2 Status for Receiver
				Indicates the status of the receiver channel status registers. This bit is cleared by reading from the receiver channel status registers. If bit RCSI in the control register is set this causes an interrupt.
				0: Receiver channel status registers are empty
				1: Receiver channel status registers are full
2	CBRX	0	R	Channel 1 and Channel 2 Buffers for Receiver
				Indicates the status of the receiver audio channel registers. This bit is cleared by reading from the receiver audio channel registers. If bit RCBI in the control register is set this causes an interrupt.
				0: Receiver audio channel registers are empty
				1: Receiver audio channel registers are full
1	CSTX	0	R	Channel 1 and Channel 2 Status for Transmitter
				Indicates the status of the transmitter channel status registers. This bit is cleared by writing to the transmitter channel status registers. If bit TCSI in the control register is set this causes an interrupt.
				0: Transmitter channel status register is full
				1: Transmitter channel status register is empty
0	CBTX	0	R	Channel 1 and Channel 2 Buffers for Transmitter
				Indicates the status of the transmitter audio channel registers. This bit is cleared by writing to the transmitter audio channel registers. If bit TCBI in the control register is set this causes an interrupt.
				0: Transmitter audio channel registers are full
				1: Transmitter audio channel registers are empty

Note: * When an error bit is detected during DMA transfer, DMA transfer settings must be made again. In this case, the Renesas SPDIF's module enable bit (either the RME or TME bit) and the DMA enable bit (either the RDE or TDE bit) must be disabled and the error status must be cleared before making DMA transfer settings again. Then the module enable bit should be set and DMA transfer can be started again.

Transmitter Channel 1 Audio Register (TLCA) 24.7.3

Bit:	31	30	29	28	27	26	25	24
	-	-	-	-	-	-	-	-
Initial value:	-	-	-	-	-	-	-	-
R/W:	W	W	W	W	W	W	W	W
Bit:	23	22	21	20	19	18	17	16
				Audio P	CM Da	ta		
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	15	14	13	12	11	10	9	8
				Audio P	CM Da	ta		
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	7	6	5	4	3	2	1	0
				Audio P	CM Da	ta		
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	_	_	W	Reserved
23 to 0	Audio PCM	All 0	W	Audio PCM Data
	Data			LSB aligned PCM encoded audio data.

24.7.4 Transmitter Channel 2 Audio Register (TRCA)

Bit:	31	30	29	28	27	26	25	24
	-	-	-	-	-	-	-	-
Initial value:	-	-	-	-	-	-	-	-
R/W:	W	W	W	W	W	W	W	W
Bit:	23	22	21	20	19	18	17	16
				Audio F	CM Da	ta		
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	15	14	13	12	11	10	9	8
				Audio F	CM Da	ta		
Initial value:								
illiliai value.	0	0	0	0	0	0	0	0
R/W:	0 W	0 W	0 W	0 W	0 W	0 W	0 W	0 W
	-		-	-	-	-	-	
R/W:	W	W	W 5	W	W 3	W 2	W	W
R/W:	W	W	W 5	W 4	W 3	W 2	W	W

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	_	_	W	Reserved
23 to 0	Audio PCM	All 0	W	Audio PCM Data
	Data			LSB aligned PCM encoded audio data.

Transmitter DMA Audio Data Register (TDAD) 24.7.5

Bit:	31	30	29	28	27	26	25	24
	-	-	-	-	1	1	-	-
Initial value:	-	-	-	-	-	-	-	-
R/W:	W	W	W	W	W	W	W	W
Bit:	23	22	21	20	19	18	17	16
				Audio F	PCM Da	ta		
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	15	14	13	12	11	10	9	8
				Audio F	PCM Da	ta		
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	7	6	5	4	3	2	1	0
				-т				
				Audio F				
Initial value:	0	0					0	0

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	_	_	W	Reserved
23 to 0	Audio PCM	All 0	W	Audio PCM Data
	Data			LSB aligned PCM encoded audio data.

24.7.6 Transmitter User Data Register (TUI)

U-bit data in subframes is written in to this register. Because U-bit data is transmitted in a sequence of subframes 1 and 2, you need to update the data on a 16-frame basis. For the contents of the user bytes refer to the appropriate standard for the device in use. The user bits to be transmitted are set in sequence starting at the LSB.

Bit:	31	30	29	28	27	26	25	24
				User	Byte 4			
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	23	22	21	20	19	18	17	16
				User	Byte 3			
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	15	14	13	12	11	10	9	8
				User	Byte 2			
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	7	6	5	4	3	2	1	0
				User	Byte 1			
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	User Byte 4	All 0	W	U-bit information is stored here.
23 to 16	User Byte 3	All 0	W	-
15 to 8	User Byte 2	All 0	W	-
7 to 0	User Byte 1	All 0	W	-

24.7.7 Transmitter Channel 1 Status Register (TLCS)

The 30-bit register stores the channel status information to be transmitted. For each channel, channel status information per frame consists of 192 bits. Because necessary data covers only the 30 bits that are set in the following register, zeros continue to be sent after the transmission of the first 30 bits.

Bit:	31	30	29	28	27	26	25	24
	-	-	CLAC	C[1:0]		FS	[3:0]	
Initial value:	-	-	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	23	22	21	20	19	18	17	16
		CHNC	0[3:0]			SRCN	O[3:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	15	14	13	12	11	10	9	8
				CATC	D[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	7	6	5	4	3	2	1	0
	-	-		(CTL[4:0]		-
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W

		Initial		
Bit	Bit Name	Value	R/W	Description
31, 30	_	_	W	Reserved
29, 28	CLAC[1:0]	All 0	W	Clock Accuracy
				00: Level 2
				01: Level 1
				10: Level 3
				11: Reserved
27 to 24	FS[3:0]	All 0	W	Sample Frequency (FS)
				0000: 44.1 kHz
				0010: 48 kHz
				0011: 32 kHz

		Initial		
Bit	Bit Name	Value	R/W	Description
23 to 20	CHNO[3:0]	All 0	W	Channel Number
				0000: Don't care
				0001: A (left channel)
				0010: B (right channel)
				0011: C
19 to 16	SRCNO[3:0]	All 0	W	Source Number
				0000: Don't care
				0001: 1
				0010: 2
				0011: 3
15 to 8	CATCD[7:0]	All 0	W	Category Code (Example)
				00000000: 2-channel general format
				00000001: 2-channel compact disc (IEC 908)
				00000010: 2-channel PCM encoder/decoder
				00000011: 2-channel digital audio tape recorder
7, 6	_	All 0	W	Reserved
				The write value should always be 0.
5 to 1	CTL[4:0]	All 0	W	Control
				The control bits are copied from the source (see IEC60958 standard).
0	_	0	W	Reserved
				The write value should always be 0.

24.7.8 Transmitter Channel 2 Status Register (TRCS)

The 30-bit register stores the channel status information to be transmitted. For each channel, channel status information per frame consists of 192 bits. Because necessary data covers only the 30 bits that are set in the following register, zeros continue to be sent after the transmission of the first 30 bits.

Bit:	31	30	29	28	27	26	25	24
	-	-	CLAC	C[1:0]	FS[3:0]			
Initial value:	-	-	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	23	22	21	20	19	18	17	16
	CHNO[3:0]				SRCNO[3:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	15	14	13	12	11	10	9	8
				CATC	D[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W
Bit:	7	6	5	4	3	2	1	0
	-	- (CTL[4:0]		
Initial value:	0	0	0	0	0	0	0	0
R/W:	W	W	W	W	W	W	W	W

Bit	Bit Name	Initial Value	R/W	Description
31, 30	_	_	W	Reserved
29, 28	CLAC[1:0]	All 0	W	Clock Accuracy
				00: Level 2
				01: Level 1
				10: Level 3
				11: Reserved
27 to 24	FS[3:0]	All 0	W	Sample Frequency (FS)
				0000: 44.1 kHz
				0010: 48 kHz
				0011: 32 kHz

Bit	Bit Name	Initial Value	R/W	Description	
23 to 20	CHNO[3:0]	All 0	W	Channel Number	
				0000: Don't care	
				0001: A (left channel)	
				0010: B (right channel)	
				0011: C	
19 to 16	SRCNO[3:0]	All 0	W	Source Number	
				0000: Don't care	
				0001: 1	
				0010: 2	
				0011: 3	
15 to 8	CATCD[7:0]	All 0	W	Category Code (Example)	
				00000000: 2-channel general format	
				00000001: 2-channel compact disc (IEC 908)	
				00000010: 2-channel PCM encoder/decoder	
				00000011: 2-channel digital audio tape recorder	
7, 6	_	All 0	W	Reserved	
				The write value should always be 0.	
5 to 1	CTL[4:0]	All 0	W	Control	
				The control bits are copied from the source (see IEC60958 standard).	
0	_	0	W	Reserved	
				The write value should always be 0.	

24.7.9 Receiver Channel 1 Audio Register (RLCA)

Bit:	31	30	29	28	27	26	25	24			
	-	-	-	-	-	-	-	1			
Initial value:	-	-	-	-	-	-	-	-			
R/W:	R	R	R	R	R	R	R	R			
Bit:	23	22	21	20	19	18	17	16			
				Audio F	CM Da	ta					
Initial value:	0	0	0	0	0	0	0	0			
R/W:	R	R	R	R	R	R	R	R			
Bit:	15	14	13	12	11	10	9	8			
				Audio F	CM Da	ta					
Initial value:	0	0	0	0	0	0	0	0			
R/W:	R	R	R	R	R	R	R	R			
Bit:	7	6	5	4	3	2	1	0			
		Audio PCM Data									
Initial value:	0	0	0	0	0	0	0	0			
R/W:	R	R	R	R	R	R	R	R			

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	· —	_	R	Reserved
23 to 0	Audio PCM	All 0	R	Audio PCM Data
	Data			LSB aligned PCM encoded audio data.

24.7.10 Receiver Channel 2 Audio Register (RRCA)

Bit:	31	30	29	28	27	26	25	24		
	-	-	-	-	-	-		-		
Initial value:	-	-	-	-	-	-	-	-		
R/W:	R	R	R	R	R	R	R	R		
Bit:	23	22	21	20	19	18	17	16		
				Audio F	CM Da	ta				
Initial value:	0	0	0	0	0	0	0	0		
R/W:	R	R	R	R	R	R	R	R		
Bit:	15	14	13	12	11	10	9	8		
	Audio PCM Data									
				Audio F	CM Da	ta				
Initial value:	0	0	0	Audio F 0	CM Da	ta 0	0	0		
Initial value: R/W:	0 R	0 R					0 R	0 R		
R/W:	R	R	0 R	0 R	0 R	0 R	R	R		
	-		0 R 5	0 R 4	0 R 3	0 R 2	-			
R/W:	R	R	0 R 5	0 R	0 R 3	0 R 2	R	R		
R/W:	R	R	0 R 5	0 R 4	0 R 3	0 R 2	R	R		

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	_	_	R	Reserved
23 to 0	Audio PCM	All 0	R	Audio PCM Data
	Data			LSB aligned PCM encoded audio data.

24.7.11 Receiver DMA Audio Data (RDAD)

Bit:	31	30	29	28	27	26	25	24		
	-	-	-	-	-	-	-	-		
Initial value:	-	-	-	-	-	-	-	-		
R/W:	R	R	R	R	R	R	R	R		
Bit:	23	22	21	20	19	18	17	16		
				Audio F	CM Da	ta				
Initial value:	0	0	0	0	0	0	0	0		
R/W:	R	R	R	R	R	R	R	R		
Bit:	15	14	13	12	11	10	9	8		
	Audio PCM Data									
				Audio F	CM Da	ta				
Initial value:	0	0	0	Audio F 0	O Da	та 0	0	0		
Initial value: R/W:	0 R	0 R					0 R	0 R		
R/W:	-	R	0 R	0 R	0 R	0 R		R		
	R		0 R 5	0	0 R 3	0 R 2	R			
R/W:	R	R	0 R 5	0 R 4	0 R 3	0 R 2	R	R		

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	_	_	R	Reserved
23 to 0	Audio PCM	All 0	R	Audio PCM Data
	Data			LSB aligned PCM encoded audio data.

24.7.12 Receiver User Data Register (RUI)

The register stores the U-bit data received through the Renesas SPDIF. Because U-bit data is stored in a sequence of subframes 1 and 2 starting at the LSB, you need to read the data on a 16-frame basis. For the contents of the user bytes refer to the appropriate standard for the device in use.

Bit:	31	30	29	28	27	26	25	24			
	User Byte 4										
Initial value:	0	0	0	0	0	0	0	0			
R/W:	R	R	R	R	R	R	R	R			
Bit:	23	22	21	20	19	18	17	16			
				User	Byte 3						
Initial value:	0	0	0	0	0	0	0	0			
R/W:	R	R	R	R	R	R	R	R			
Bit:	15	14	13	12	11	10	9	8			
				User	Byte 2						
Initial value:	0	0	0	0	0	0	0	0			
R/W:	R	R	R	R	R	R	R	R			
Bit:	7	6	5	4	3	2	1	0			
				User	Byte 1						
Initial value:	0	0	0	0	0	0	0	0			
R/W:	R	R	R	R	R	R	R	R			

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	User Byte 4	All 0	R	U-bit information is stored here.
23 to 16	User Byte 3	All 0	R	
15 to 8	User Byte 2	All 0	R	
7 to 0	User Byte 1	All 0	R	

24.7.13 Receiver Channel 1 Status Register (RLCS)

The channel status is stored starting at the register's LSB in a way that subframe 1 received from the beginning of the block is stored. For the contents of the channel status register, refer to the IEC-60958 standard.

Bit:	31	30	29	28	27	26	25	24
	-	-	CLAC[1:0]		FS[3:0]			
Initial value:	-	-	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R
Bit:	23	22	21	20	19	18	17	16
		CHNC	0[3:0]			SRCN	O[3:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8
				CATC	D[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1	0
	-	-		(CTL[4:0]		-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31, 30	_	_	R	Reserved
29, 28	CLAC[1:0]	All 0	R	Clock Accuracy
				00: Level 2
				01: Level 1
				10: Level 3
				11: Reserved
27 to 24	FS[3:0]	All 0	R	Sample Frequency (FS)
				0000: 44.1 kHz
				0010: 48 kHz
				0011: 32 kHz

Bit	Bit Name	Initial Value	R/W	Description
23 to 20	CHNO[3:0]	All 0	R	Channel Number
				0000: Don't care
				0001: A (left channel)
				0010: B (right channel)
				0011: C
19 to 16	SRCNO[3:0]	All 0	R	Source Number
				0000: Don't care
				0001: 1
				0010: 2
				0011: 3
15 to 8	CATCD[7:0]	All 0	R	Category Code (Example)
				00000000: 2-channel general format
				00000001: 2-channel compact disc (IEC 908)
				00000010: 2-channel PCM encoder/decoder
				00000011: 2-channel digital audio tape recorder
7, 6	_	All 0	R	Reserved
5 to 1	CTL[4:0]	All 0	R	Control
				The control bits are copied from the source (see IEC60958 standard).
0	_	0	R	Reserved

24.7.14 Receiver Channel 2 Status Register (RRCS)

The channel status is stored starting at the register's LSB in a way that subframe 2 received from the beginning of the block is stored. For the contents of the channel status register, refer to the IEC-60958 standard.

Bit:	31	30	29	28	27	26	25	24
	-	-	CLAC[1:0]		FS[3:0]			
Initial value:	-	-	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R
Bit:	23	22	21	20	19	18	17	16
		CHNC	0[3:0]			SRCN	O[3:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8
				CATC	D[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1	0
	-	-		(CTL[4:0]		-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31, 30	_	_	R	Reserved
29, 28	CLAC[1:0]	All 0	R	Clock Accuracy
				00: Level 2
				01: Level 1
				10: Level 3
				11: Reserved
27 to 24	FS[3:0]	All 0	R	Sample Frequency (FS)
				0000: 44.1 kHz
				0010: 48 kHz
				0011: 32 kHz

Bit	Bit Name	Initial Value	R/W	Description
23 to 20	CHNO[3:0]	All 0	R	Channel Number
				0000: Don't care
				0001: A (left channel)
				0010: B (left channel)
				0011: C
19 to 16	SRCNO[3:0]	All 0	R	Source Number
				0000: Don't care
				0001: 1
				0010: 2
				0011: 3
15 to 8	CATCD[7:0]	All 0	R	Category Code (Example)
				00000000: 2-channel general format
				00000001: 2-channel compact disc (IEC 908)
				00000010: 2-channel PCM encoder/decoder
				00000011: 2-channel digital audio tape recorder
7, 6	_	All 0	R	Reserved
5 to 1	CTL[4:0]	All 0	R	Control
				The control bits are copied from the source (see IEC60958 standard).
0	_	0	R	Reserved

24.8 **Functional Description—Transmitter**

24.8.1 Transmitter Module

The transmitter module transmits PCM data and auxiliary information after encoding it according to the method of biphase-mark modulation that complies with the IEC60958 standard (SPDIF).

The clock for the transmitter module is an oversampling clock supplied from the outside. This clock usually selects a value that serves as an oversample at a frequency eight times larger than the clock frequency required for biphase-mark encoding. In this case, the clock frequency required to transmit 32 time slots in a subframe is 512 times as large as the sample frequency for audio data.

Audio data and channel status information are first written into the module's channel 1 and then into channel 2. Generally, the channel status need to be written only when the information changes. The SPDIF module requests that the channel status be written in 30 frames -- when all the current channel status data have been transmitted. You need to write somewhere between frame 31 and the beginning of the next block of 192 frames.

The audio data is stored in a double buffer arrangement. To make sure that the first stage buffer is empty, you can send an interrupt request or poll the status register. DMA transfers send channel 1 audio data on the first request and channel 2 data on the second.

The channel status information is stored in the 30-bit registers of channels 1 and 2. For each channel, the channel status information per frame consists of 192 bits. Because necessary data covers only 30 bits, zeros continue to be sent after the transmission of the first 30 bits until the block is completed.

User data forms a 32-bit double buffer arrangement. You can make sure that the first stage buffer is empty by either sending an interrupt request or polling the status register. Usually, information about the user data will become insufficient with the length of data between blocks. Transmission takes place in a sequence of channels 1 and 2. For the user data within a block, 384 bits are transmitted before the next block is continuously transmitted.

The audio data handled by the Renesas SPDIF module is a linear PCM, making it possible to set up to 24 bits. For this reason, the V flag indicating that audio data is a linear PCM remains to be 0. The V flag involves no register-based setting. An even parity is created for each 32 bits of serial output data (excluding the preamble).

When transmitter user buffer underrun occurs, the current data in the buffer data of SPDIF Note: is transmitted until the next data is filled.

24.8.2 Transmitter Module Initialization

The device defaults to an idle state when it comes out of reset, or can be put into an idle state when 0 is written to the TME bit in the CTRL register. When the transmitter module is idle, it has the following settings:

- The transmitter idle status bit (TIS) is set to 1, all other status bits are cleared to 0.
- Preamble generation is invalid.
- Synchronization between channels 1 and 2 is set to 0 (0 for channel 1, 1 for channel 2).
- Both word count and frame count are set to 0.
- The output from the biphase-mark encoder is set to 0.

Channel status, user and audio data registers will retain its value prior to putting the module into idle. To exit the idle state the user must write 1 to the TME bit in the CTRL register.

24.8.3 Initial Settings for Transmitter Module

When the TME bit is set to 1, the TUIR and CSTX bits are set to 1. After that, if data is written in the order of 1) TUI and 2) TLCS and TRCS, a channel status error will occur. To avoid this, be sure to write data in the order of 1) TLCS and TRCS and 2) TUI.

Before writing the first audio data (write access to TLCA or TRCA by the CPU or write access to TDAD by the DMA transfer) after setting the TME bit to 1, be sure to check that the CSTX and TUIR bits are cleared by writing to TLCS, TRCS, and TUI.

24.8.4 Transmitter Module Data Transfer

Once the transmitter module has left the idle state, it is ready for data transfer. Data transfer timing can be achieved in three ways. Either the transfer is done by interrupts, DMA requests or by polling the status register. There is a shared interrupt line (for both transmit and receive) and a single transmitter DMA request line.

Figure 24.5 shows a data transfer with an interrupt for the transmitter.




Figure 24.5 Transmitter Data Transfer Flow Diagram - Interrupt Driven

Figure 24.6 shows a data transfer with a DMA transfer for the transmitter.




Figure 24.6 Transmitter Data Transfer Flow Diagram—DMA Request Driven

Channel status information is required to be updated when the information has changed. Because the updating needs to be done before the transmission of the next block, the channel status to be updated should be written after 30 frames have been sent; this is indicated either by an interrupt or by polling the status bit. If channel status is written before 30 frames have been sent (while current information is being sent) then an interrupt indicates that the channel status error bit (CSE) in the status register has been set.

Note: 30 frames contains all the valid information in a single channel status block.

24.9 Functional Description—Receiver

24.9.1 Receiver Module

The receiver module demodulates data and clock signals from the input encoded according to the IEC60958 standard. The encoded data, shown in linear PCM format, is stored into the audio data register. The register also stores the channel status and user information being received simultaneously as auxiliary information.

The main clock for the receiver module is an oversampling clock supplied from the outside. The module operates at a frequency four times as large as the oversampling clock.

Note: The oversampling clock is the same for the transmitter and receiver.

Clock recovery is performed using a pulse width counter and averaging filters to produce a sampling pulse in the middle of each bit in the datastream. A clock error status bit indicates clock synchronization loss. Synchronization is achieved when a preamble occurs on the data stream for the first time. Continuous adjustment prevents jitter and/or clock drift from affecting clock recovery, provided that they fall within the clock recovery specifications.

Once the clock recovery is successful the biphase-mark decoder initiates its preamble detection. The decoder searches for the start of block preamble (see table 24.2). A preamble error status bit indicates that following preambles have not appeared at the correct time, such failures are most likely caused by transmission loss or interference.

Even parity checking is performed on the decoded data. A discrepancy will result in the parity error status bit being set.

The SPDIF module acquires user data and channel status information in addition to audio data. The audio is stored in a double buffer arrangement. Either an interrupt request because of a full buffer or polling of the status bit will indicate when the data is ready to be read. DMA transfers receive channel 1 audio data on the first request and channel 2 data on the second.

Channel status is stored in a 30-bit register. Channel status information is received at 1-bit per subframe. Therefore the registers will not be full until a total of 30 frames for each channel have been received. New channel status is compared with the current data to see if it has changed and is only read by the processor if it has. User data, which is also received at the same time, is stored into the register on a subframe basis, so that the reception is completed when 16 frames are reached.

Notes: 1. Channel status data requests do not support DMA.

2. When receiver user buffer overrun occurs, the current data in the buffer data of SPDIF is overwritten by the next incoming data from SPDIF interface.

24.9.2 Receiver Module Initialization

The device defaults to an idle state when it comes out of reset, or can be put into an idle state by writing 0 to bit RME in the CTRL register. Whilst idle the module has the following settings:

- The receiver idle status bit is set to 1, all other status bits are cleared to 0.
- Synchronization between channels 1 and 2 is set to 0 (0 for channel 1, 1 for channel 2).
- Both Word count and frame count are set to 0.

Channel status registers, user data registers and audio data registers will retain its value prior to putting the module into idle. To exit the idle state the user must write 1 to the bit RME in the CTRL register.

24.9.3 Receiver Module Data Transfer

Once the module has left the idle state it is ready for data transfer. Data transfer timing can be achieved in three ways. The transfer can be done by interrupts, or by polling the status register, or by DMA. There is a shared interrupt line (transmit and receive) and a single receiver DMA request line. Data transfer for the receiver can be interrupted by error signals caused by:

- 1. Clock recovery failure.
- 2. Transmission loss or interference indicated by a preamble error.
- 3. Parity check failure.

Transmission loss or interference can cause the start of subframe or start of block preamble to be misplaced or not present.

Parity check failure occurs when the parity bit is incorrect, this can be caused by any of the above.

Clock Recovery Deviation

The receive margin for clock recovery is based on the following equation:

$$M = \left| \left(0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

where M = receive margin

N =oversampling rate

L = frame length = 33

D = duty cycle = 0.6

F = oversampling clock deviation = Level II accuracy = 1000 in $10e^{-6}$

Figure 24.7 indicates what the receive margin M represents




Figure 24.7 Receive Margin

Introducing jitter into the equation gives the following inequality.

$$j \leq \left| \left(0.5 - \frac{1}{2N}\right) - \left(L - 0.5\right) \, F - \frac{\left|D - 0.5\right|}{N} \left(1 + F\right) \right| \\ \times 100\%$$

 $J = \operatorname{clock} \operatorname{jitter}$

Eight times oversampling produces a receive margin = 39.25%

Four times oversampling produces a receive margin = 31.75%

Two times oversampling produces a receive margin = 16.75%

The fastest sample frequency is 48 kHz. This requires a clock speed of 128×48 kHz = 6.144 MHz. The worst case jitter in one cycle is specified at 40 ns = 24.5% of the period. This means that an oversampling rate of 4 or more will satisfy the inequality and therefore be sufficient for clock recovery.

Figure 24.8 illustrates the receiver data transfer using interrupts.




Figure 24.8 Receiver Data Transfer Flow Diagram - Interrupt Driven

Interrupts to indicate that the channel status information register is full occur after frame 30 has been received and only if the information has changed. When the first four bytes have been stored an interrupt occurs.

24.10 Disabling the Module

24.10.1 Transmitter and Receiver Idle

The transmitter or receiver modules can be disabled by writing 0 to the idle bit in the control register (TME for the transmitter and RME for the receiver). The idle state can be detected by polling the idle bit in the status register (TIS and RIS).

24.11 Compressed Mode Data

Compressed mode data is defined in the IEC 61937 specification. This module only detects compressed mode data. This is done by checking the parity flag (V flag) and bit 1 in the channel status data. If both are one then the data is in compressed mode. This is indicated by the setting of the CMD bit in the status register.

Note: Only the receiver detects compressed mode data since the information is not relevant to the transmitter.

24.12 References

IEC60958 Digital Audio Interface

IEC61937 Compressed Mode Digital Audio Interface

24.13 Usage Notes

24.13.1 Clearing TUIR

After TUI is written to, the TUIR bit is cleared only after transmission of a maximum of one frame is completed. When using a transmitter user information interrupt to write data to TUI, check that the TUIR bit is cleared before terminating the interrupt handling routine so that the interrupt is not unexpectedly accepted again.

24.13.2 Frequency of Clock Input for Audio

The frequency of the clock input to the AUDIO_X1 and AUDIO_X2 or AUDIO_CLK must be lower than the $B\phi$ frequency.

Section 25 CD-ROM Decoder

The CD-ROM decoder decodes streams of data transferred from the CD-DSP. When the medium is CD-DA*¹, the data stream is not input to the CD-ROM decoder because it consists of PCM data. In the case of CD-ROM*², the stream of data is input and the CD-ROM decoder performs sync code detection and maintenance, descrambling, ECC correction, and EDC checking, and outputs the resulting stream of data.

However, since the stream received by the CD-ROM decoder is assumed to consist of data from a CD-ROM transferred via the serial sound interface, the decoder does not bother with the subcodes defined in the CD-DA standard.

- Notes: 1. Compliant with JIS S 8605 (Red Book)
 - 2. Compliant with JIS X 6281 (Yellow Book)

25.1 Features

• Sync-code detection and maintenance

Detects sync codes from the CD-ROM and is capable of providing sync-code maintenance (automatic interpolation of sync codes) when the sync code cannot be detected because of defects such as scratches on the disc.

Five sector-synchronization modes are supported: automatic sync maintenance mode, external sync mode, interpolated sync mode, and interpolated sync plus external sync mode.

- Descrambling
- ECC support

P-parity-based correction, Q-parity-based correction, PQ correction, and QP correction are available.

PQ correction and QP correction can be applied repeatedly up to three times. This, however, depends on the speed of the CD. For example, three iterations are possible when the CD-ROM decoder is operating at 60 MHz with a double-speed CD drive.

Two buffers are provided due to the need for ECC correction. This allows parallel operation, where ECC correction is performed in one buffer while the data stream is being received in the other.

· EDC checking

The EDC is checked before and after correction based on the ECC. Furthermore, an operating mode is available in which, if the result of pre-correction EDC checking indicates no errors, ECC correction is not performed regardless of the result of syndrome calculation.

Page 1246 of 1910

Data buffering control

The CD-ROM decoder outputs data to the buffer area in a specific format where the sync code is at the head of the data for each sector.

25.1.1 Formats Supported by CD-ROM Decoder

This module supports the five formats shown in figure 25.1.




Figure 25.1 Formats Supported by CD-ROM Decoder

25.2 Block Diagrams

Figure 25.2 is a block diagram of the CD-ROM decoder functions of this LSI and the bus bridge for connection to the bus, that is, of the elements required to implement the CD-ROM decoder function.




Figure 25.2 Block Diagram

The core of the CD-ROM decoder executes a series of processing required for CD-ROM decoding, including descrambling, sync code detection, ECC correction (P- and Q-parity-based correction), and EDC checking. The core includes sufficient memory to hold two sectors.

Input data come from the internal bus and output data go out via the internal bus along a single line each, but the bus bridge logic sets up branches for the register access port and stream data port.

The stream data from the CD-DSP are transferred via the serial sound interface to the stream data input control block. They are then subjected to descrambling, ECC correction, and EDC checking as they pass through the CD-ROM decoder. After these processes, data from one sector are obtained. The data are subsequently transferred to the stream-data buffer via the stream-data output control block. Data can be transferred by either the direct memory access controller or the CPU.

Figure 25.3 is a block diagram of the bus-bridge logic.

Since the input stream is transferred over the serial sound interface, transfer is relatively slow. On the other hand, data from the output stream can be transferred at high speeds because they are already in the core of the CD-ROM decoder. Since the data for output are buffered in SDRAM or other memory, they must be transferred at high speeds in order to reduce the busy rate of the SDRAM. For this reason, the data for the output stream are read out before the CD-ROM decoder receives an output stream data read request from the internal bus. This allows the accumulation of streaming data in the registers of the bus bridge, so that the data are ready for immediate output to the internal bus upon a request from the internal bus. Accordingly, the reception of a request to read from registers other than the stream-data registers after the stream data has already been read out and stored in the register of the bus bridge is possible. To cope with this, the CD-ROM decoder is provided with separate intermediary registers for the output stream-data register and the other registers.




Figure 25.3 Schematic Diagram of the Bus Bridge

Figure 25.4 is a schematic diagram of the stream-data input control block. The stream-data input controller contains logic that controls the stream of input data and a register that is used to change the control mode of the CD-ROM decoder.

The serial sound interface mode used to transfer the stream data may affect the order (through the endian setting) or lead to padding before the data is transferred. To handle the different arrangements of data appropriately, the stream-data input control block includes a register for changing the operating mode and generates signals to control the core of the CD-ROM decoder.

The data holding registers for the input stream consists of two 16-bit registers. The data holding registers are controlled according to the mode set in the control register. For example, controlling the order in which 16-bit data is supplied to the core of the CD-ROM decoder (sending the second 16-bytes first or vice versa). It is also possible to stop the supply of padding data to the core of the CD-ROM decoder.




Figure 25.4 Schematic Diagram of the Stream-Data Input Control Block

Figure 25.5 is a schematic diagram of the stream-data output control block.

On recognizing that one sector of CD-ROM data is ready in the core of the CD-ROM decoder, this block ensures that the output stream-data register in the bus bridge section is empty and then starts to acquire the data for output from the core of the CD-ROM decoder.




Figure 25.5 Schematic Diagram of the Stream-Data Output Control Block

This block has functions related to interrupts and direct memory access controller activation control such as suspending and masking of interrupts, turning interrupt flags off after they are read, asserting the activation signal to the direct memory access controller, and negating the activation signal according to the detected amount of data that has been transferred.

25.3 Register Descriptions

This module has the following registers.

Table 25.1 Register Configuration


Name	Abbreviation	R/W	Initial Value	Address	Access Size
Enable control register	CROMEN	R/W	H'00	H'FFFF9000	8
Sync code-based synchronization control register	CROMSY0	R/W	H'89	H'FFFF9001	8
Decoding mode control register	CROMCTL0	R/W	H'82	H'FFFF9002	8
EDC/ECC check control register	CROMCTL1	R/W	H'D1	H'FFFF9003	8
Automatic decoding stop control register	CROMCTL3	R/W	H'00	H'FFFF9005	8
Decoding option setting control register	CROMCTL4	R/W	H'00	H'FFFF9006	8
HEAD20 to HEAD22 representation control register	CROMCTL5	R/W	H'00	H'FFFF9007	8
Sync code status register	CROMST0	R	H'00	H'FFFF9008	8
Post-ECC header error status register	CROMST1	R	H'00	H'FFFF9009	8
Post-ECC subheader error status register	CROMST3	R	H'00	H'FFFF900B	8
Header/subheader validity check status register	CROMST4	R	H'00	H'FFFF900C	8
Mode determination and link sector detection status register	CROMST5	R	H'00	H'FFFF900D	8
ECC/EDC error status register	CROMST6	R	H'00	H'FFFF900E	8
Buffer status register	CBUFST0	R	H'00	H'FFFF9014	8
Decoding stoppage source status register	CBUFST1	R	H'00	H'FFFF9015	8
Buffer overflow status register	CBUFST2	R	H'00	H'FFFF9016	8
Pre-ECC correction header: minutes data register	HEAD00	R	H'00	H'FFFF9018	8
Pre-ECC correction header: seconds data register	HEAD01	R	H'00	H'FFFF9019	8
Pre-ECC correction header: frames (1/75 second) data register	HEAD02	R	H'00	H'FFFF901A	8
Pre-ECC correction header: mode data register	HEAD03	R	H'00	H'FFFF901B	8

Name	Abbreviation	R/W	Initial Value	Address	Access Size
Pre-ECC correction subheader: file number (byte 16) data register	SHEAD00	R	H'00	H'FFFF901C	8
Pre-ECC correction subheader: channel number (byte 17) data register	SHEAD01	R	H'00	H'FFFF901D	8
Pre-ECC correction subheader: sub-mode (byte 18) data register	SHEAD02	R	H'00	H'FFFF901E	8
Pre-ECC correction subheader: data type (byte 19) data register	SHEAD03	R	H'00	H'FFFF901F	8
Pre-ECC correction subheader: file number (byte 20) data register	SHEAD04	R	H'00	H'FFFF9020	8
Pre-ECC correction subheader: channel number (byte 21) data register	SHEAD05	R	H'00	H'FFFF9021	8
Pre-ECC correction subheader: sub-mode (byte 22) data register	SHEAD06	R	H'00	H'FFFF9022	8
Pre-ECC correction subheader: data type (byte 23) data register	SHEAD07	R	H'00	H'FFFF9023	8
Post-ECC correction header: minutes data register	HEAD20	R	H'00	H'FFFF9024	8
Post-ECC correction header: seconds data register	HEAD21	R	H'00	H'FFFF9025	8
Post-ECC correction header: frames (1/75 second) data register	HEAD22	R	H'00	H'FFFF9026	8
Post-ECC correction header: mode data register	HEAD23	R	H'00	H'FFFF9027	8
Post-ECC correction subheader: file number (byte 16) data register	SHEAD20	R	H'00	H'FFFF9028	8
Post-ECC correction subheader: channel number (byte 17) data register	SHEAD21	R	H'00	H'FFFF9029	8
Post-ECC correction subheader: sub-mode (byte 18) data register	SHEAD22	R	H'00	H'FFFF902A	8
Post-ECC correction subheader: data type (byte 19) data register	SHEAD23	R	H'00	H'FFFF902B	8
Post-ECC correction subheader: file number (byte 20) data register	SHEAD24	R	H'00	H'FFFF902C	8

Name	Abbreviation	R/W	Initial Value	Address	Access Size
Post-ECC correction subheader: channel number (byte 21) data register	SHEAD25	R	H'00	H'FFFF902D	8
Post-ECC correction subheader: sub-mode (byte 22) data register	SHEAD26	R	H'00	H'FFFF902E	8
Post-ECC correction subheader: data type (byte 23) data register	SHEAD27	R	H'00	H'FFFF902F	8
Automatic buffering setting control register	CBUFCTL0	R/W	H'04	H'FFFF9040	8
Automatic buffering start sector setting: minutes control register	CBUFCTL1	R/W	H'00	H'FFFF9041	8
Automatic buffering start sector setting: seconds control register	CBUFCTL2	R/W	H'00	H'FFFF9042	8
Automatic buffering start sector setting: frames control register	CBUFCTL3	R/W	H'00	H'FFFF9043	8
ISY interrupt source mask control register	CROMST0M	R/W	H'00	H'FFFF9045	8
CD-ROM decoder reset control register	ROMDECRST	R/W	H'00	H'FFFF9100	8
CD-ROM decoder reset status register	RSTSTAT	R	H'00	H'FFFF9101	8
Serial sound interface data control register	SSI	R/W	H'18	H'FFFF9102	8
Interrupt flag register	INTHOLD	R/W	H'00	H'FFFF9108	8
Interrupt source mask control register	INHINT	R/W	H'00	H'FFFF9109	8
CD-ROM decoder stream data input register	STRMDIN0	R/W	H'0000	H'FFFF9200	Read: 16 Write: 16/32
CD-ROM decoder stream data input register	STRMDIN2	R/W	H'0000	H'FFFF9202	16
CD-ROM decoder stream data output register	STRMDOUT0	R	H'0000	H'FFFF9204	16, 32

25.3.1 Enable Control Register (CROMEN)


The enable control register (CROMEN) enables subcode processing and CD-ROM decoding, and stops CD-ROM decoding forcibly.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	SUBC_EN	0	R/W	Subcode Processing Enable
				This bit should be set and cleared simultaneously with CROM_EN. It is automatically cleared when decoding is automatically stopped due to an abnormal condition or when CROM_STP = 1
6	CROM_EN	0	R/W	CD-ROM Decoding Enable
				When this bit is set to 1, CD-ROM decoding starts after detection of a valid sync code. When the bit is cleared to 0, decoding stops on completion of the processing for the sector currently being decoded.
				This bit is automatically cleared when the automatic decode-stopping function woks or when CROM_STP = 1.
5	CROM_	0	R/W	Forcible Stop of CD-ROM Decoding
	STP			When this bit is set to 1, CD-ROM decoding is stopped immediately and the SUBC_EN and CROM_EN bits are automatically reset to 0. Before decoding can resume, this bit must be cleared to 0.
4 to 0	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.

25.3.2 Sync Code-Based Synchronization Control Register (CROMSY0)

The sync code-based synchronization control register (CROMSY0) selects the sync code maintenance function.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	SY_AUT	1	R/W	Automatic CD-ROM Sync Code Maintenance Mode
				When this bit is set to 1, automatic sync maintenance (insertion of sync codes) is applied to obtain the CD-ROM sync codes. While this bit is set, the settings of the SY_IEN and SY_DEN bits are invalid.
6	SY_IEN	0	R/W	Internal Sync Signal Enable
				Enables the internal sync signal that is produced by the counter in the CD-ROM decoder.
				When this bit is set while SY_AUT = 0, synchronization of the CD-ROM data is in interpolated mode, i.e. driven by the internal counter.
5	SY_DEN	0	R/W	Synchronization with External Sync Code
				Selects constant monitoring for the sync code in the input data and bases synchronization solely on detection of the code, regardless of the value of the internal counter.
				The setting of this bit is valid when $SY_AUT = 0$.
4	_	0	R/W	Reserved
				This bit is always read as 0. The write value should always be 0.
3	_	1	R/W	Reserved
				This bit is always read as 1. The write value should always be 1.

		Initial		
Bit	Bit Name	Value	R/W	Description
2, 1	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.
0	_	1	R/W	Reserved
				This bit is always read as 1. The write value should always be 1.

Table 25.2 Register Settings for Sync Code Maintenance Function

SY_AUT	SY_IEN	SY_DEN	Operating Mode
1	_	_	Automatic sync maintenance mode
0	0	1	External sync mode
0	1	0	Interpolated sync mode
0	1	1	Interpolated sync plus external sync mode
0	0	0	Setting prohibited

25.3.3 Decoding Mode Control Register (CROMCTL0)

The decoding mode control register (CROMCTL0) enables/disables the various functions, selects criteria for mode or form determination, and specifies the sector type. The setting of this register becomes valid at the sector-to-sector transition

Bit:	7	6	5	4	3	2	1	0
	MD_ DESC	-	MD_ AUTO	MD_ AUTOS1	MD_ AUTOS2	M	ID_SEC[2:	0]
Initial value:	1	0	0	0	0	0	1	0
R/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W


Bit	Bit Name	Initial Value	R/W	Description
7	MD_DESC	1	R/W	Descrambling Function ON/OFF
				0: Disables descrambling function
				1: Enables descrambling function

Bit	Bit Name	Initial Value	R/W	Description
6	_	0	R/W	Reserved
				This bit is always read as 0. The write value should always be 0.
5	MD_AUTO	0	R/W	Automatic Mode/Form Detection ON/OFF
				0: OFF
				1: ON
				Detectable formats are Mode 0, Mode 1, Mode 2 (non-XA), Mode 2 Form 1, and Mode 2 Form 2. If the mode and form cannot be detected, the sector is taken to be in the same mode and form as the previous sector. If the mode and form of the first sector after decoding starts is undetectable, the setting of the MD_SEC[2:0] bits is used as the initial value.
4	MD_	0 R	R/W	Criteria for Mode Determination when MD_AUTO = 1
AUTO	AUTOS1			Mode determination is made only when the sync code is detected
				1: Mode determination is always made
				The setting of this bit is valid only when the MD_AUTO bit is 1. If the mode cannot be determined, the mode of the previous sector is used. When this bit is cleared to 0, mode determination is made only when the sync code is detected for the sector.
3	MD_ AUTOS2	0	R/W	Criteria for Mode 2 Form Determination when MD_AUTO = 1
				0: The sector is assumed to be non-XA if the two form code bytes in the subheader do not match
				1: No determination of XA or non-XA for the sector. The first form byte is regarded as valid. However, the two form bytes are compared, and the result is reflected in a status bit.
				The setting of this bit is valid only when the MD_AUTO bit is 1.

		Initial		
Bit	Bit Name	Value	R/W	Description
2 to 0	MD_SEC [2:0]	010	R/W	Sector Type
				000: Setting prohibited
				001: Mode 0
				010: Mode 1
				011: Long (Mode 0, Mode 1, or Mode 2 with no EDC/ECC data)
				100: Setting prohibited
				101: Mode 2 Form 1
				110: Mode 2 Form 2
				111: Mode 2 with automatic form detection
				If the form cannot be determined when set to B'111, it is processed as Mode 2 not XA.

25.3.4 EDC/ECC Check Control Register (CROMCTL1)

The EDC/ECC check control register (CROMCTL1) controls EDC/ECC checking. The setting of this register becomes valid at the sector-to-sector transition



Bit	Bit Name	Initial Value	R/W	Description
7	M2F2EDC	1	R/W	For Mode 2 Form 2, disables the EDC function for sectors where all bits of the EDC are 0.
				When this bit set to 1 and all bits of the EDC for a Mode 2 Form 2 sector are 0, an IERR interrupt is not generated even if the result of EDC checking is 'fail'.

		Initial		
Bit	Bit Name	Value	R/W	Description
6 to 4	MD_DEC	101	R/W	EDC/ECC Checking Mode Select
	[2:0]			000: No checking
				001: EDC only
				010: Q correction + EDC
				011: P correction + EDC
				100: QP correction + EDC
				101: PQ correction + EDC
				110: Setting prohibited
				111: Setting prohibited
3, 2	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	MD_	01	R/W	Number of Iterations of PQ or QP Correction
	PQREP [1:0]			Number of correction iterations when PQ- or QP-correction is specified by MD_DEC[2:0].
				00: Setting prohibited
				01: One iteration
				10: Two iterations
				11: Three iterations

25.3.5 Automatic Decoding Stop Control Register (CROMCTL3)


The automatic decoding stop control register (CROMCTL3) is used to select abnormal conditions on which decoding will be automatically stopped. When decoding is stopped in response to any of the selected conditions, an IBUF interrupt is generated and the condition is indicated in the CBUFST1 register. The setting of this register becomes valid at the sector-to-sector transition

Bit:	7	6	5	4	3	2	1	0	
	STP_ ECC	STP_ EDC	-	STP_ MD	STP_ MIN	-	-	-	l
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7	STP_ECC	0	R/W	When this bit is set to 1, decoding is stopped if an error is found to be not correctable by ECC correction.
6	STP_EDC	0	R/W	When this bit is set to 1, decoding is stopped if post- correction EDC checking indicates an error.
5	_	0	R/W	Reserved
				This bit is always read as 0. The write value should always be 0.
4	STP_MD	0	R/W	When this bit is set to 1, decoding is stopped if the sector has a mode or form setting that does not match those of the immediately preceding sector.
3	STP_MIN	0	R/W	When this bit is set to 1, decoding is stopped if a non-sequential minutes, seconds, or frames (1/75 second) value is encountered.
2 to 0	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.

25.3.6 Decoding Option Setting Control Register (CROMCTL4)


The decoding option setting control register (CROMCTL4) enables/disables buffering control at link block detection, specifies the information indicated by the status register, and controls the ECC correction mode. The setting of this register becomes valid at the sector-to-sector transition



Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R/W	Reserved
				The write value may be 0 or 1. When read, this bit has the value previously written to it.
6	LINK2	0	R/W	Link Block Detection Condition
				0: The block is regarded as a link block when either runout 1 or 2 and both run-in 3 and 4 have been detected.
				1: The block is regarded as a link block when two out of run-out 1 and 2 and "link" have been detected.
				The condition for setting of the LINK_ON bit in CROMST5 is decoding of the link sector.
5	_	0	R/W	Reserved
				This bit is always read as 0. The write value should always be 0.
4	ER0SEL	0	R/W	CD-ROM Data-Related Status Register Setting Condition
				0: Information is on the sector being decoded.
				 Information is on the latest sector that has been buffered.
				This condition affects the information given by bits 5 to 0 in the CROMST0 register, bits 7 to 1 in the CROMST4 and CROMST5 registers, and HEAD00 to HEAD02.
3	NO_ECC	0	R/W	ECC correction mode when the result of the EDC check before ECC correction was 'pass'
				When this bit is set to 1, ECC correction is not performed if the result of pre-correction EDC checking is a 'pass', regardless of the results of syndrome calculation.
2 to 0		All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.

25.3.7 HEAD20 to HEAD22 Representation Control Register (CROMCTL5)

The HEAD20 to HEAD22 representation control register (CROMCTL5) specifies the representation mode for HEAD20 to HEAD22.



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 1	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.
0	MSF_LBA_	0	R/W	HEAD20 to HEAD22 Representation Mode
	SEL			0: Header MSF is represented in BCD (decimal) as is
				Total sector number is represented in HEX (hexadecimal)

25.3.8 Sync Code Status Register (CROMST0)

The sync code status register (CROMST0) indicates various status information in sync code maintenance modes

Bit:	7	6	5	4	3	2	1	0
	-	-	ST_ SYIL	ST_ SYNO	ST_ BLKS	ST_ BLKL	ST_ SECS	ST_ SECL
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
5	ST_SYIL	0	R	Indicates that a sync code was detected at a position where the value in the word counter (used to measure intervals between sync codes) was not correct, but the sync code was ignored and not taken into account in synchronization.
				This bit is only valid in automatic sync maintenance mode and interpolated sync mode.
4	ST_SYNO	0	R	Indicates that a sync code has not been detected despite the word counter having reached the final value, and synchronization has been continued with the aid of an interpolated sync code.
				This bit is only valid in automatic sync maintenance mode and interpolated sync mode.
3	ST_BLKS	0	R	Indicates that a sync code was detected at a position where the value in the word counter was not correct, and the sync code was used in synchronization.
				This bit is only valid in automatic sync maintenance mode and external sync mode.
2	ST_BLKL	0	R	Indicates that a sync code has not been detected despite the word counter having reached the final value, and the period of the sector has been prolonged.
				This bit is only valid in external sync mode.

Bit	Bit Name	Initial Value	R/W	Description
1	ST_SECS	0	R	Indicates that a sector has been processed as a short sector with the aid of interpolated sync codes. If this bit is set to 1, stop decoding immediately and retry the procedure starting from the sector prior to the currently being decoded sector.
0	ST_SECL	0	R	Indicates that a sector has been processed as a long sector with the aid of interpolated sync codes. If this bit is set to 1, stop decoding immediately and retry the procedure starting from two sectors prior to the sector currently being decoded.

25.3.9 Post-ECC Header Error Status Register (CROMST1)

The post-ECC header error status register (CROMST1) indicates error status in the post-ECC header.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	ER2_ HEAD0	ER2_ HEAD1	ER2_ HEAD2	ER2_ HEAD3
Initial value:	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
3	ER2_ HEAD0	0	R	Indicates an error in the minutes field of the header after ECC correction.
2	ER2_ HEAD1	0	R	Indicates an error status in the seconds field of the header after ECC correction.
1	ER2_ HEAD2	0	R	Indicates an error in the frames (1/75 second) field of the header after ECC correction.
0	ER2_ HEAD3	0	R	Indicates an error in the mode field of the header after ECC correction.

25.3.10 Post-ECC Subheader Error Status Register (CROMST3)

The post-ECC subheader error status register (CROMST3) indicates error status in the post-ECC subheader.

Bit:	7	6	5	4	3	2	1	0
	ER2_ SHEAD0	ER2_ SHEAD1	ER2_ SHEAD2	ER2_ SHEAD3	ER2_ SHEAD4	ER2_ HEAD5	ER2_ HEAD6	ER2_ HEAD7
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	ER2_ SHEAD0	0	R	Indicates that the subheader (file number) still has an error after ECC correction.
				Indicates the error of the SHEAD20 register.
6	ER2_ SHEAD1	0	R	Indicates that the subheader (channel number) still has an error after ECC correction.
				Indicates the error of the SHEAD21 register.
5	ER2_ SHEAD2	0	R	Indicates that the subheader (sub-mode) still has an error after ECC correction.
				Indicates the error of the SHEAD22 register.
4	ER2_ SHEAD3	0	R	Indicates that the subheader (data type) still has an error after ECC correction.
				Indicates the error of the SHEAD23 register.
3	ER2_ SHEAD4	0	R	Indicates that the subheader (file number) still has an error after ECC correction.
				Indicates the error of the SHEAD24 register.
2	ER2_ SHEAD5	0	R	Indicates that the subheader (channel number) still has an error after ECC correction.
				Indicates the error of the SHEAD25 register.
1	ER2_ SHEAD6	0	R	Indicates that the subheader (sub-mode) still has an error after ECC correction.
				Indicates the error of the SHEAD26 register.
0	ER2_ SHEAD7	0	R	Indicates that the subheader (data type) still has an error after ECC correction.
				Indicates the error of the SHEAD27 register.

25.3.11 Header/Subheader Validity Check Status Register (CROMST4)

The header/subheader validity check status register (CROMST4) indicates errors relating to the automatic mode determination or form determination for Mode 2.

Bit:	7	6	5	4	3	2	1	0
	NG_MD	NG_ MDCMP1	NG_ MDCMP2	NG_ MDCMP3	NG_ MDCMP4	NG_ MDDEF	NG_ MDTIM1	NG_ MDTIM2
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	NG_MD	0	R	Indicates that the sector mode could not be determined according to the automatic mode determination criteria.
6	NG_ MDCMP1	0	R	Indicates a mismatch between the file number bytes (bytes 16 and 20) during the form determination for Mode 2.
5	NG_ MDCMP2	0	R	Indicates a mismatch between the channel number bytes (bytes 17 and 21) during the form determination for Mode 2.
4	NG_ MDCMP3	0	R	Indicates a mismatch between the sub-mode bytes (bytes 18 and 22) during the form determination for Mode 2.
3	NG_ MDCMP4	0	R	Indicates a mismatch between the data-type bytes (bytes 19 and 23) during the form determination for Mode 2.
2	NG_ MDDEF	0	R	Indicates that the mode and form differ from those of the previous sector.
1	NG_ MDTIM1	0	R	Indicates that the minutes, seconds, or frames (1/75 second) value is out of sequence.
				In the continuity check for the next and subsequent sectors, the updated values will be used.
0	NG_ MDTIM2	0	R	Indicates that the minutes, seconds, or frames (1/75 second) value was not a BCD value.
				Specifically, this bit means that any half-byte was beyond the range for BCD (i.e. was A to F), HEAD01 was greater than H'59, or HEAD02 was greater than H'74.
				In the continuity check for the next and subsequent sectors, interpolated values will be used.

25.3.12 Mode Determination and Link Sector Detection Status Register (CROMST5)

The mode determination and link sector detection status register (CROMST5) indicates the result of automatic mode determination and link block detection.

Bit:	7	6	5	4	3	2	1	0
		ST_AMD[2:0]		ST_MDX	LINK_ON	LINK_ DET	LINK_ SDET	LINK_ OUT1
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 5	ST_AMD	000	R	Result of Automatic Mode Determination
	[2:0]			These bits indicate the result of mode determination when the automatic mode determination function is used.
				000: Automatic mode determination function is not used
				001: Mode 0
				010: Mode 1
				011: —
				100: Mode 2 not XA
				101: Mode 2 Form 1
				110: Mode 2 Form 2
				111:—
4	ST_MDX	0	R	Indicates that, when the mode has been manually set rather than automatically determined, the mode setting disagrees with the mode as recognized by the logic. In this case, the manually set value takes priority.
3	LINK_ON	0	R	This bit is set to 1 when a link block was recognized in link block determination.
				For the criteria for link block determination, refer to the LINK2 bit in the CROMCTL4 register.

Bit	Bit Name	Initial Value	R/W	Description
2	LINK_DET	0	R	Indicates that a link block (run-out 1 to run-in 4) was detected.
				Since detection is based on the data before ECC correction, LINK_DET may also be set to 1 if data erroneously happens to contain the same code as a link block.
1	LINK_ SDET	0	R	Indicates that a link block was detected within seven sectors after the start of decoding.
0	LINK_ OUT1	0	R	Indicates that the sector after ECC correction has been identified as a run-out 1 sector.
				This bit is only valid when an IERR interrupt is not generated (i.e. when ECC correction was successful).

25.3.13 ECC/EDC Error Status Register (CROMST6)

The ECC/EDC error status register (CROMST6) indicates ECC processing error or EDC check error before/after ECC correction.

Bit:	7	6	5	4	3	2	1	0
	ST_ ERR	-	ST_ ECCABT	ST_ ECCNG	ST_ ECCP	ST_ ECCQ	ST_ EDC1	ST_ EDC2
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	ST_ERR	0	R	Indicates that the decoded block after ECC correction contains any error (even in a single byte).
6	_	0		Reserved
				This bit is always read as 0 and cannot be modified.
5 ST_		0	R	Indicates that ECC processing was discontinued.
	ECCABT			This bit is set to 1 when a transition from sector to sector occurs while ECC correction is in progress. This does not indicate a problem for ECC correction if the BUF_NG bit in the CBUFST2 register is 0 at the same time. Whether or not this is so depends on the timing of the sector transition.

Bit	Bit Name	Initial Value	R/W	Description
4	ST_	0	R	Indicates that error correction was not possible.
	ECCNG			This bit is also set to 1 on detection of a short sector.
3	ST_ECCP	0	R	Indicates that P-parity errors were not corrected in ECC correction.
				This bit is only valid when synchronization is normal (the sector is neither short nor long).
				This bit is set to 1 when the result of syndrome calculation for P parity is non-0.
2	ST_ECCQ	CCQ 0 F	R	Indicates that Q-parity errors were not corrected in ECC correction.
				This bit is only valid when synchronization is normal (the sector is neither short nor long).
				This bit is set to 1 when the result of syndrome calculation for Q parity is other than all 0s.
1	ST_EDC1	0	R	Indicates that the result of the EDC check before ECC correction was 'fail'.
				This bit is also set to 1 if a short sector is encountered while EDC is enabled.
0	ST_EDC2	0	R	Indicates that the result of the EDC check after ECC correction was 'fail'.

25.3.14 Buffer Status Register (CBUFST0)

The buffer status register (CBUFST0) indicates that the system is searching for the first sector to be buffered, or that buffering is in progress.

Bit:	7	6	5	4	3	2	1	0
	BUF_ REF	BUF_ ACT	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	BUF_REF	0	R	Indicates that the search for the first sector to be buffered is in progress.
				This bit is only valid when the automatic buffering function is used (CBUF_AUT = 1).
6	BUF_ACT	0	R	Indicates that buffering is in progress.
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

25.3.15 Decoding Stoppage Source Status Register (CBUFST1)

The decoding stoppage source status register (CBUFST1) indicates that decoding/buffering has been stopped due to some errors.

A bit in this register can only be set when the corresponding bit in the CROMCTL3 register is set to 1.

Bit:	7	6	5	4	3	2	1	0	
	BUF_ ECC	BUF_ EDC	-	BUF_ MD	BUF_ MIN	-	-	-]
Initial value:	0	0	0	0	0	0	0	0	_
R/W:	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7	BUF_ECC	0	R	Indicates that decoding and buffering have been stopped because of an error that is not correctable by using the ECC.
6	BUF_EDC	0	R	Indicates that decoding and buffering have been stopped because the post-correction EDC check indicated an error.
5	_	0	R	Reserved
				This bit is always read as 0 and cannot be modified.
4	BUF_MD	0	R	Indicates that decoding and buffering have been stopped because the current sector is in a mode or form differing from that of the previous sectors.
3	BUF_MIN	0	R	Indicates that decoding and buffering have been stopped because a non-sequential minutes, seconds, or frames (1/75 second) value has been encountered.
2 to 0	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

25.3.16 Buffer Overflow Status Register (CBUFST2)

The buffer overflow status register (CBUFST2) indicates that a sector-to-sector transition occurred before data transfer to the buffer is completed.

Bit:	7	6	5	4	3	2	1	0	
	BUF_ NG	-	-	-	-	-	-	-]
Initial value:	0	0	0	0	0	0	0	0	_
R/W:	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7	BUF_NG	0	R	Indicates that a sector-to-sector transition has occurred before the data transfer to the buffer is completed. This bit is set to 1 when the data of a third sector are input while data for the output stream from the CD-ROM decoder remains unread. No interrupt is generated. Once this bit has been set, its value will not recover unless it is reset by the LOGICRST bit in the ROMDECRST register.
6 to 0	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

25.3.17 Pre-ECC Correction Header: Minutes Data Register (HEAD00)

The pre-ECC correction header: minutes data register (HEAD00) indicates the minutes value in the header before ECC correction.

Bit:	7	6	5	4	3	2	1	0		
	HEAD00[7:0]									
Initial value:	0	0	0	0	0	0	0	0		
R/W:	R	R	R	R	R	R	R	R		

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	HEAD00 [7:0]	All 0	R	Minutes Value in Header Before ECC Correction

25.3.18 Pre-ECC Correction Header: Seconds Data Register (HEAD01)

The pre-ECC correction header: seconds data register (HEAD01) indicates the seconds value in the header before ECC correction.

Bit:	7	6	5	4	3	2	1	0	_
	HEAD01[7:0]								
Initial value:	0	0	0	0	0	0	0	0	-
R/W:	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	HEAD01 [7:0]	All 0	R	Seconds Value in Header Before ECC Correction

25.3.19 Pre-ECC Correction Header: Frames (1/75 Second) Data Register (HEAD02)


The pre-ECC correction header: frames (1/75 second) data register (HEAD02) indicates the frames value (1 frame = 1/75 second) in the header before ECC correction.

Bit:	7	6	5	4	3	2	1	0	
				HEAD	02[7:0]]
Initial value:	0	0	0	0	0	0	0	0	•
R/W:	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	HEAD02 [7:0]	All 0	R	Frames Value in Header Before ECC Correction

25.3.20 Pre-ECC Correction Header: Mode Data Register (HEAD03)

The pre-ECC correction header: mode data register (HEAD03) indicates the mode value in the header before ECC correction.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	HEAD03 [7:0]	All 0	R	Mode value in the header before ECC correction

25.3.21 Pre-ECC Correction Subheader: File Number (Byte 16) Data Register (SHEAD00)

The pre-ECC correction subheader: file number (byte 16) data register (SHEAD00) indicates the file number value in the subheader before ECC correction (byte 16).

Bit:	7	6	5	4	3	2	1	0
				SHEAL	D00[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD00 [7:0]	All 0	R	Indicates file number value in the subheader before ECC correction (byte 16).
				For sectors not in Mode 2, this register contains the byte of data at the corresponding position.

25.3.22 Pre-ECC Correction Subheader: Channel Number (Byte 17) Data Register (SHEAD01)

The pre-ECC correction subheader: channel number (byte 17) data register (SHEAD01) indicates the channel number value in the subheader before ECC correction (byte 17).

Bit:	7	6	5	4	3	2	1	0
				SHEAL	001[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD01 [7:0]	All 0	R	Indicate channel number value in the subheader before ECC correction (byte 17).
				For sectors not in Mode 2, this register contains the byte of data at the corresponding position.

25.3.23 Pre-ECC Correction Subheader: Sub-Mode (Byte 18) Data Register (SHEAD02)

The pre-ECC correction subheader: sub-mode (byte 18) data register (SHEAD02) indicates the sub-mode value in the subheader before ECC correction (byte 18).

Bit:	7	6	5	4	3	2	1	0	
				SHEAD	002[7:0]]
Initial value:	0	0	0	0	0	0	0	0	_
R/W:	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD02 [7:0]	All 0	R	Indicate sub-mode value in the subheader before ECC correction (byte 18).
				For sectors not in Mode 2, this register contains the byte of data at the corresponding position.

25.3.24 Pre-ECC Correction Subheader: Data Type (Byte 19) Data Register (SHEAD03)


The pre-ECC correction subheader: data type (byte 19) data register (SHEAD03) indicates the data type value in the subheader before ECC correction (byte 19).

Bit:	7	6	5	4	3	2	1	0
				SHEAL	003[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD03 [7:0]	All 0	R	Indicate data type value in the subheader before ECC correction (byte 19).
				For sectors not in Mode 2, this register contains the byte of data at the corresponding position.

25.3.25 Pre-ECC Correction Subheader: File Number (Byte 20) Data Register (SHEAD04)

The pre-ECC correction subheader: file number (byte 20) data register (SHEAD04) indicates the file number value in the subheader before ECC correction (byte 20).



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD04 [7:0]	All 0	R	Indicate file number value in the subheader before ECC correction (byte 20).
				For sectors not in Mode 2, this register contains the byte of data at the corresponding position.

25.3.26 Pre-ECC Correction Subheader: Channel Number (Byte 21) Data Register (SHEAD05)

The pre-ECC correction subheader: channel number (byte 21) data register (SHEAD05) indicates the channel number value in the subheader before ECC correction (byte 21).

Bit:	7	6	5	4	3	2	1	0
				SHEAL	005[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD05 [7:0]	All 0	R	Indicate channel number value in the subheader before ECC correction (byte 21).
				For sectors not in Mode 2, this register contains the byte of data at the corresponding position.

25.3.27 Pre-ECC Correction Subheader: Sub-Mode (Byte 22) Data Register (SHEAD06)


The pre-ECC correction subheader: sub-mode (byte 22) data register (SHEAD06) indicates the sub-mode value in the subheader before ECC correction (byte 22).

Bit:	7	6	5	4	3	2	1	0	
				SHEAL	006[7:0]]
Initial value:	0	0	0	0	0	0	0	0	-
R/W:	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD06 [7:0]	All 0	R	Sub-Mode Value in Subheader Before ECC Correction (Byte 22)
				For sectors not in Mode 2, this register contains the byte of data at the corresponding position.

25.3.28 Pre-ECC Correction Subheader: Data Type (Byte 23) Data Register (SHEAD07)

The pre-ECC correction subheader: data type (byte 23) data register (SHEAD07) indicates the data type value in the subheader before ECC correction (byte 23).



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD07 [7:0]	All 0	R	Data Type Value in Subheader Before ECC Correction (Byte 23)
				For sectors not in Mode 2, this register contains the byte of data at the corresponding position.

25.3.29 Post-ECC Correction Header: Minutes Data Register (HEAD20)

The post-ECC correction header: minutes data register (HEAD20) indicates the minutes value in the header after ECC correction.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	HEAD20 [7:0]	All 0	R	Minutes Value in Header After ECC Correction When MSF_LBA_SEL = 1, this register indicates the first byte of the total number of sectors calculated from M, S, and F.

25.3.30 Post-ECC Correction Header: Seconds Data Register (HEAD21)

The post-ECC correction header: seconds data register (HEAD21) indicates the seconds value in the header after ECC correction.

Bit:	7	6	5	4	3	2	1	0
				HEAD	21[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	HEAD21	All 0	R	Seconds Value in Header After ECC Correction
	[7:0]			When MSF_LBA_SEL = 1, this register indicates the second byte of the total number of sectors calculated from M, S, and F.

25.3.31 Post-ECC Correction Header: Frames (1/75 Second) Data Register (HEAD22)

The post-ECC correction header: frames (1/75 second) data register (HEAD22) indicates the frames value (1 frame = 1/75 seconds) in the header after ECC correction.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	HEAD22 [7:0]	All 0	R	Frames Value in Header After ECC Correction When MSF_LBA_SEL = 1, this register indicates the third byte of the total number of sectors calculated from M, S, and F.

25.3.32 Post-ECC Correction Header: Mode Data Register (HEAD23)

The post-ECC correction header: mode data register (HEAD23) indicates the mode value in the header after ECC correction.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	HEAD23 [7:0]	All 0	R	Mode Value in Header After ECC Correction

25.3.33 Post-ECC Correction Subheader: File Number (Byte 16) Data Register (SHEAD20)

The post-ECC correction subheader: file number (byte 16) data register (SHEAD20) indicates the file number value in the subheader after ECC correction (byte 16).

Bit:	7	6	5	4	3	2	1	0
				SHEAL	D20[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD20 [7:0]	All 0	R	Indicate file number value in the subheader after ECC correction (byte 16).

25.3.34 Post-ECC Correction Subheader: Channel Number (Byte 17) Data Register (SHEAD21)

The post-ECC correction subheader: channel number (byte 17) data register (SHEAD21) indicates the channel number value in the subheader after ECC correction (byte 17).



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD21 [7:0]	All 0	R	Indicate channel number value in the subheader after ECC correction (byte 17).

25.3.35 Post-ECC Correction Subheader: Sub-Mode (Byte 18) Data Register (SHEAD22)


The post-ECC correction subheader: sub-mode (byte 18) data register (SHEAD22) indicates the sub-mode value in the subheader after ECC correction (byte 18).

Bit:	7	6	5	4	3	2	1	0
				SHEAL	D22[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD22 [7:0]	All 0	R	Indicates sub-mode value in the subheader after ECC correction (byte 18).

25.3.36 Post-ECC Correction Subheader: Data Type (Byte 19) Data Register (SHEAD23)

The post-ECC correction subheader: data type (byte 19) data register (SHEAD23) indicates the data type value in the subheader after ECC correction (byte 19).



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD23 [7:0]	All 0	R	Indicate data type value in the subheader after ECC correction (byte 19).

25.3.37 Post-ECC Correction Subheader: File Number (Byte 20) Data Register (SHEAD24)

The post-ECC correction subheader: file number (byte 20) data register (SHEAD24) indicates the file number value in the subheader after ECC correction (byte 20).

Bit:	7	6	5	4	3	2	1	0
				SHEAL	D24[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD24 [7:0]	All 0	R	Indicate file number value in the subheader after ECC correction (byte 20).

25.3.38 Post-ECC Correction Subheader: Channel Number (Byte 21) Data Register (SHEAD25)

The post-ECC correction subheader: channel number (byte 21) data register (SHEAD25) indicates the channel number value in the subheader after ECC correction (byte 21).

Bit:	7	6	5	4	3	2	1	0
				SHEAL	D25[7:0]			
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD25 [7:0]	All 0	R	Indicate channel number value in the subheader after ECC correction (byte 21).

25.3.39 Post-ECC Correction Subheader: Sub-Mode (Byte 22) Data Register (SHEAD26)


The post-ECC correction subheader: sub-mode (byte 22) data register (SHEAD26) indicates the sub-mode value in the subheader after ECC correction (byte 22).

Bit:	7	6	5	4	3	2	1	0	
				SHEAD	D26[7:0]]
Initial value:	0	0	0	0	0	0	0	0	-
R/W:	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD26 [7:0]	All 0	R	Indicate sub-mode value in the subheader after ECC correction (byte 22).

25.3.40 Post-ECC Correction Subheader: Data Type (Byte 23) Data Register (SHEAD27)

The post-ECC correction subheader: data type (byte 23) data register (SHEAD27) indicates the data type value in the subheader after ECC correction (byte 23).



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SHEAD27 [7:0]	All 0	R	Data Type Value in Subheader After ECC Correction (byte 23)

25.3.41 Automatic Buffering Setting Control Register 0 (CBUFCTL0)


Bit:	7	6	5	4	3	2	1	0
	CBUF_ AUT	CBUF_ EN	-	CBUF_I	MD[1:0]	CBUF_ TS	CBUF_ Q	-
Initial value:	0	0	0	0	0	1	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CBUF_	0	R/W	Automatic Buffering Function ON/OFF
	AUT			When this bit is to be set or cleared while CROM_EN = 1, CBUF_EN should also be set or cleared simultaneously. Otherwise, the validity of the status indications in CBUFST0, CBUFST1 and CBUFST2 cannot be guaranteed.
				0: Automatic buffering is OFF
				1: Automatic buffering is ON

D:4	Dit Name	Initial	DAV	Description
Bit	Bit Name	Value	R/W	Description
6	CBUF_EN	0	R/W	Buffering to Buffer RAM Enable
				This bit turns on/off buffering in both automatic and manual buffering modes. In manual buffering mode, set this bit after generation of the ISEC interrupt. This bit is automatically reset when automatic buffering stops.
				0: Buffering is OFF
				1: Buffering is ON
5	_	0	R/W	Reserved
				This bit is always read as 0.The write value should always be 0.
4, 3	CBUF_MD [1:0]	00	R/W	Start-sector detection mode when the automatic buffering function is in use
				00: The header values for the previous and current sectors must be in sequence.
				01: The header value detected in the current sector must be in sequence with the interpolated value.
				10: A current sector with any header value is OK.
				 Start-sector detection is based on the interpolated value even if the current sector is not detected.
2	CBUF_TS	1	R/W	CBUFCTL1 to CBUFCTL3 Setting Mode
				0: CBUFCTL1 to CBUFCTL3: BCD (in decimal)
				1: Total number of sectors (in hexadecimal)
1	CBUF_Q	0	R/W	Q-channel code buffering data specification in the case of a CRC error in the Q-channel code
				 The values for the last sector for which the CRC returned a correct result are buffered.
				1: The erroneous data is buffered as is.
				Note: Since subcodes are not input with this LSI, always set this bit to 1.
0	_	0	R/W	Reserved
				This bit is always read as 0.The write value should always be 0.

25.3.42 Automatic Buffering Start Sector Setting: Minutes Control Register (CBUFCTL1)


The automatic buffering start sector setting: minutes control register (CBUFCTL1) indicates the minutes value in the header for the first sector to be buffered.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	BS_MIN [7:0]	All 0	R/W	Indicate setting of the minutes value in the header for the first sector to be buffered.

25.3.43 Automatic Buffering Start Sector Setting: Seconds Control Register (CBUFCTL2)


The automatic buffering start sector setting: seconds control register (CBUFCTL2) indicates the seconds value in the header for the first sector to be buffered.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	BS_SEC [7:0]	All 0	R/W	Indicate setting of the seconds value in the header for the first sector to be buffered.

25.3.44 Automatic Buffering Start Sector Setting: Frames Control Register (CBUFCTL3)

The automatic buffering start sector setting: frames control register (CBUFCTL3) indicates the frames (1 frame = 1/75 second) value in the header for the first sector to be buffered



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	BS_FRM [7:0]	All 0	R/W	Indicate setting of the frames (1/75 second) value in the header for the first sector to be buffered.

25.3.45 ISY Interrupt Source Mask Control Register (CROMSTOM)

The ISY interrupt source mask control register (CROMST0M) masks the ISY interrupt sources specified by the bits in CROMST0.

Bit:	7	6	5	4	3	2	1	0
	-	-	ST_ SYILM	ST_ SYNOM	ST_ BLKSM	ST_ BLKLM	ST_ SECSM	ST_ SECLM
Initial value:	0	0	0	0	0	0	0	0
B/W·	R/W	R/M	R/W	R/W	R/W	R/W	R/W	R/M

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	R/W	Reserved
				These bits are always read as 0.The write value should always be 0.
5	ST_SYILM	0	R/W	ISY interrupt ST_SYIL (bit 5 in the CROMST0 register) source mask
4	ST_ SYNOM	0	R/W	ISY interrupt ST_SYNO (bit 4 in the CROMST0 register) source mask
3	ST_ BLKSM	0	R/W	ISY interrupt ST_BLKS (bit 3 in the CROMST0 register) source mask

Bit	Bit Name	Initial Value	R/W	Description
2	ST_ BLKLM	0	R/W	ISY interrupt ST_BLKL (bit 2 in the CROMST0 register) source mask
1	ST_ SECSM	0	R/W	ISY interrupt ST_SECS (bit 1 in the CROMST0 register) source mask
0	ST_ SECLM	0	R/W	ISY interrupt ST_SECL (bit 0 in the CROMST0 register) source mask

25.3.46 CD-ROM Decoder Reset Control Register (ROMDECRST)

The CD-ROM decoder reset control register (ROMDECRST) resets the random logic of the CD-ROM decoder and clears the RAM in the CD-ROM decoder.

Bit:	7	6	5	4	3	2	1	0	
	LOGI CRST	RAM RST	-	-	-	-	-	-	
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
DIL	DIL Name	value	IT/ VV	Description
7	LOGICRST	0	R/W	CD-ROM Decoder Random Logic Reset Signal
				A reset signal is output while this bit is set to 1.
6	RAMRST	0	R/W	CD-ROM Decoder RAM Clearing Signal
				Refer to the RAMCLRST bit in the RSTSTAT register to confirm that RAM clearing is complete.
5 to 0	_	All 0	R/W	Reserved
				These bits are always read as 0.The write value should always be 0.

Note: Before setting LOGICRST to 1, make sure that the RAMRST bit is cleared to 0 and then write B'10000000 to this register.

25.3.47 CD-ROM Decoder Reset Status Register (RSTSTAT)

The CD-ROM decoder reset status register (RSTSTAT) indicates that the RAM in the CD-ROM decoder has been cleared.

Bit:	7	6	5	4	3	2	1	0
	RAM CLRST	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
7	RAMCLRST	0	R	This bit is set to 1 on completion of RAM clearing after the RAMRST bit in ROMDECRST is set to 1. The bit is cleared by writing a 0 to the RAMRST bit.
6 to 0	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

25.3.48 Serial Sound Interface Data Control Register (SSI)

The serial sound interface data control register (SSI) provides various settings related to the data stream. For the operation corresponding to the setting of this register, refer to section 25.4.1, Endian Conversion for Data in the Input Stream.

Bit:	7	7 6		4	3	3 2		0	
	BYTEND	BITEND	BUFEN	ID0[1:0]	BUFEN	ID1[1:0]	-	-]
Initial value:	0	0	0	1	1	0	0	0	_
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	


Bit	Bit Name	Initial Value	R/W	Description
7	BYTEND	0	R/W	Specifies the endian of input data from the serial sound interface.
				When this bit is set to 1, byte 0 and byte 1 in STRMDIN0 are swapped. This is the same for STRMDIN2.

Bit	Bit Name	Initial Value	R/W	Description
6	BITEND	0	R/W	Specifies treatment of the bit order of the input data from the serial sound interface.
				When this bit is set to 1, the bits within each byte are rearranged to place them in reverse order, bit $0 \rightarrow$ bit 7 to bit $7 \rightarrow$ bit 0.
5, 4	BUFENDO [1:0]	01	R/W	These bits select whether to change the order of 16-bit units of data transferred from the serial sound interface or suppress the stream data. In the serial sound interface, either "padding mode" or "non-padding mode" is selectable. In non-padding mode, each 32 bits of data transferred from the serial sound interface are CD-ROM data. Since the CD-ROM decoder has two 16-bit input data registers, the order of the 16-bit data can be swapped within the 32 bits. On the other hand, in padding mode each 32 bits of data transferred from the serial sound interface includes padding. Since the padding is without meaning, it should be kept out of the input stream to the decoder. This suppression can be specified by the setting of this register.
				The CD-ROM decoder handles data as a stream of 16-bit data, and this register controls which 16-bit portion of each 32 bits of data transferred from the serial sound interface should be input first.
				00: The 16 bits of stream data that would otherwise be processed first is discarded.
				01: The higher-order 16 bits of each 32 bits of data received from the serial sound interface are placed first in the stream to the decoder.
				10: The lower-order 16 bits of each 32 bits of data received from the serial sound interface are placed first in the stream to the decoder.
				11: Setting prohibited

D:	Dia Massa	Initial	DAV	Description
Bit	Bit Name	Value	R/W	Description
3, 2	BUFEND1 [1:0]	10	R/W	These bits select whether to change the order of 16-bit units of data transferred from the serial sound interface or suppress the stream data. In the serial sound interface, either "padding mode" or "non-padding mode" is selectable. In non-padding mode, each 32 bits of data transferred from the serial sound interface are CD-ROM data. Since the CD-ROM decoder has two 16-bit input data registers, the order of the 16-bit data can be swapped within the 32 bits. On the other hand, in padding mode each 32 bits of data transferred from the serial sound interface includes padding. Since the padding is without meaning, it should be kept out of the input stream to the decoder. This suppression can be specified by the setting of this register.
				The CD-ROM decoder handles data as a stream of 16-bit data, and this register controls which 16-bit portion of each 32 bits of data transferred from the serial sound interface should be input second.
				00: The 16 bits of stream data that would otherwise be processed second is discarded.
				01: The higher-order 16 bits of each 32 bits of data received from the serial sound interface are placed second in the stream to the decoder.
				10: The higher-order 16 bits of each 32 bits of data received from the serial sound interface are placed second in the stream to the decoder.
				11: Setting prohibited
1, 0	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.

25.3.49 Interrupt Flag Register (INTHOLD)

The interrupt flag register (INTHOLD) consists of various interrupt flags.



		Initial		-
Bit	Bit Name	Value	R/W	Description
7	ISEC	0	R/W	ISEC Interrupt Flag
				Writing 0 to this bit is only possible after 1 has been read from it.
6	ITARG	0	R/W	ITARG Interrupt Flag
				Writing 0 to this bit is only possible after 1 has been read from it.
5	ISY	0	R/W	ISY Interrupt Flag
				Writing 0 to this bit is only possible after 1 has been read from it.
4	IERR	0	R/W	IERR Interrupt Flag
				Writing 0 to this bit is only possible after 1 has been read from it.
3	IBUF	0	R/W	IBUF Interrupt Flag
				Writing 0 to this bit is only possible after 1 has been read from it.
2	IREADY	0	R/W	IREADY Interrupt Flag
				Writing 0 to this bit is only possible after 1 has been read from it.
1, 0	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.

25.3.50 Interrupt Source Mask Control Register (INHINT)


The interrupt source mask control register (INHINT) controls masking of various interrupt requests in the CD-ROM decoder.

Bit:	7	6	5	4	3	2	1	0
	INH ISEC	INH ITARG	INH ISY	INH IERR	INH IBUF	INH IREADY	PREINH REQDM	PREINH IREADY
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	INHISEC	0	R/W	ISEC Interrupt Mask
				When set to 1, inhibits ISEC interrupt requests
6	INHITARG	0	R/W	ITARG Interrupt Mask
				When set to 1, inhibits ITARG interrupt requests
5	INHISY	0	R/W	ISY Interrupt Mask
				When set to 1, inhibits ISY interrupt requests
4	INHIERR	0	R/W	IERR Interrupt Mask
				When set to 1, inhibits IERR interrupt requests
3	INHIBUF	0	R/W	IBUF Interrupt Mask
				When set to 1, inhibits IBUF interrupt requests
2	INHIREADY	0	R/W	IREADY Interrupt Mask
				When set to 1, inhibits IREADY interrupt requests
1	PREINH REQDM	0	R/W	Inhibits setting of the DMA-transfer-request interrupt source flag for the output data stream.
				When this bit is set to 1, the DMA-transfer-request interrupt source is not retained.
0	PREINH	0	R/W	Inhibits setting of the IREADY interrupt flag.
	IREADY			When this bit is set to 1, the IREADY interrupt source not retained.

25.3.51 CD-ROM Decoder Stream Data Input Register (STRMDIN0)

The CD-ROM decoder stream data input register (STRDMIN0) holds the higher 2 bytes (from MSB) of the 4 bytes of data that is to be input to the CD-ROM decoder.



		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 0	STRMDIN [31:16]	All 0	R/W	Indicate the higher 2 bytes (from MSB) of the 4-bytes of data that is to be input to the CD-ROM decoder.
				The CD-ROM decoder has a 4-byte wide data window as a data input register to handle the data input to this register as a stream data. The amount of data for one sector is 2352 bytes.

25.3.52 CD-ROM Decoder Stream Data Input Register (STRMDIN2)

The CD-ROM decoder stream data input register (STRDMIN2) holds the lower 2 bytes (from LSB) of the 4 bytes of data that is to be input to the CD-ROM decoder.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		STRMDIN[15:0]														
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 0	STRMDIN [15:0]	All 0	R/W	Indicate the lower 2 bytes (from LSB) of the 4-bytes of data that is to be input to the CD-ROM decoder.
				The CD-ROM decoder has a 4-byte wide data window as a data input register to handle the data input to this register as a stream data. The amount of data for one sector is 2352 bytes.

25.3.53 CD-ROM Decoder Stream Data Output Register (STRMDOUT0)

The CD-ROM decoder stream data output register (STRMDOUT0) holds 2 bytes that is to be output from the CD-ROM decoder.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							;	STRMDO	OUT[15:0]						
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	STRMDOUT [15:0]	H'0000	R	Indicate 2 bytes that are to be output from the CD-ROM decoder.
				The CD-ROM decoder has a 2-byte wide data window or set of registers for the output of decoded data. Every time the relevant register is accessed, further data of access size are output sequentially in the output format that is separately defined. The amount of data for one sector is 2768 bytes. Always read 2768 bytes.

25.4 Operation

25.4.1 Endian Conversion for Data in the Input Stream

Stream data must be input to the core of the CD-ROM decoder in order according to the CD-ROM data format specifications. In some systems, however, the order of the data from the serial sound interface may have to be changed or the data will have been padded before transfer. To cope with this, the stream data input control section is capable of swapping the order of the data and preventing the input of padding data to the core of the CD-ROM decoder. These functions are controlled through the serial sound interface data control register (SSI).

Figure 25.6 shows a case where the upper and lower 16 bits of the data, consisting of padding data plus the first 2 bytes of sync code, that is, H'000000FF, are swapped (H'00FF0000) and input to the CD-ROM decoder as the stream data.




Figure 25.6 Example of Padded Stream Data Control by the SSI Register

Figure 25.7 shows a case of input stream data that has no padding (H'12345678). The upper and lower 16 bits of data are swapped (H'56781234) for input to the CD-ROM decoder.




Figure 25.7 Example of Non-Padded Stream Data Control by the SSI Register

25.4.2 Sync Code Maintenance Function

The operating modes of the sync-code maintenance function are listed below. For details on the settings, refer to section 25.3.2, Sync Code-Based Synchronization Control Register (CROMSY0), and table 25.2.

- Automatic sync maintenance mode
- External sync mode
- Interpolated sync mode
- Interpolated sync plus external sync mode

(1) Automatic Sync Maintenance Mode

In automatic sync maintenance mode, the sync code is ignored if detected within the one-sector (2352-byte) period. Furthermore, if a sync code is not detected at the point where a next sector should start, sync code maintenance is applied. If synchronization timing has changed, resynchronization is performed at the point where a sync code is detected within 2352 bytes after the change.

Therefore, this mode is effective in rejecting abnormal sync patterns and following changes in synchronization timing. Note, however, that this mode cannot achieve synchronization with the first sector after a change to the synchronization timing.

Figure 25.8 shows operation in the case of normal sync-code detection, figure 25.9 shows a case where a sync code is detected before a current one-sector period has elapsed, and figure 25.10 shows the case where the actual sync code is only detected some time after a full one-sector period has elapsed.




Figure 25.8 Operation in Automatic Sync Maintenance Mode (Normal Timing)




Figure 25.9 Operation in Automatic Sync Maintenance Mode (When an Abnormally Short Sector is Encountered)

Page 1299 of 1910




Figure 25.10 Operation in Automatic Sync Maintenance Mode (When an Abnormally Long Sector is Encountered)

(2) External Sync Mode

In external sync mode, synchronization is always based on the sync codes in the incoming data. Even if the next sync code is not detected at the 2352nd byte, decoding does not proceed until the next sync code is detected.

Accordingly, this mode is effective in that it strictly follows the external synchronization timing. Note, however, that decoding will not be performed normally when the sync-code pattern is input with abnormal timing.

Figure 25.11 shows the operation in external sync mode.




Figure 25.11 Operation in External Sync Mode

(3) Interpolated Sync Mode

In interpolated sync mode, synchronization is always driven by the internal counter after a sync code pattern has been detected at the start of decoding. Accordingly, this mode is effective when the sync patterns have been damaged.

However, decoding becomes incorrect after a change to the synchronization timing, since the change in timing is not followed.

Figure 25.12 shows the operation in interpolated sync mode.




Figure 25.12 Operation in Interpolated Sync Mode

(4) Interpolated Sync Plus External Sync Mode

In interpolated sync plus external sync mode, synchronization is based on the detected sync code patterns as long as they are present, and if a sync pattern is not detected at the 2352nd byte, the sync code maintenance is applied. Synchronization in this mode is more quickly responsive to changes in synchronization timing than synchronization in the automatic sync maintenance mode.

However, decoding still becomes incorrect when a sync pattern is input with abnormal timing.

Figures 25.13 and 25.14 show the operation in interpolated sync plus external sync mode in the cases of abnormally short and long sectors, respectively.




Figure 25.13 Operation in Interpolated Sync Plus External Sync Mode (When an Abnormally Short Sector is Encountered)




Figure 25.14 Operation in Interpolated Sync Plus External Sync Mode (When an Abnormally Long Sector is Encountered)

25.4.3 Error Correction

The CD-ROM decoder handles data in the formats containing information relevant to error correction, including the EDC, P parity, and Q parity. The CD-ROM decoder includes the following functions for use in error correction.

- Syndrome calculation
- ECC correction
- EDC checking

(1) Syndrome Calculation

After the data of a sector in Mode 1 or Form 1 of Mode 2 has been input, the ECC is used in correction if any error is detected (the result of syndrome calculation is non-zero). After correction, the results of syndrome operation for the corrected data are output to bits ST_ECCP (P parity) and ST_ECCQ (Q parity) in the CROMST6 register, respectively.

(2) ECC correction and EDC Checking

For CD-ROM format data that contains EDC, P-parity, and Q-parity fields, the CD-ROM decoder performs EDC checking and ECC correction. Supported correction modes are P correction, Q correction, PQ correction (P correction followed by Q correction), and QP correction (Q correction followed by P correction). In PQ and QP correction modes, up to three iterations of correction are possible (the number of iterations is limited by the playback speed).

The EDC check is performed twice, before and after correction.

The mode of ECC correction and EDC checking is specified by bits MD_DEC[2:0] in the CROMCTL1 register. When the PQ or QP correction mode is selected, the number of iterations is specified by bits MD_PQREP[1:0] in the CROMCTL1 register.

When the automatic mode/form detection function is in use, the sector mode determines whether or not ECC correction and EDC checking can be performed. For sectors in Mode 0 and Mode 2 (non-XA), which include neither parity bits nor EDC, ECC correction and EDC checking are not performed. For sectors in Form 2 of Mode 2, ECC correction is not performed.

(a) ECC Correction

When ECC correction is in use and an error in a sector is identified as non-correctable, the CD-ROM decoder generates an IERR interrupt and sets the ST_ECCNG bit of the CROMST6 register to 1. The CD-ROM detector also sets this bit to 1 on detecting a short sector.

While the NO_ECC bit of the CROMCTL4 register is set to 1, a 'pass' result in pre-correction EDC checking makes the CD-ROM decoder skip ECC correction, regardless of the results of the syndrome operation.

(b) EDC Checking

When EDC checking is in use, checking is in line with the specified or detected sector mode and form, depending on whether or not automatic sector mode and form detection is selected.

The results of EDC checking before and after correction are reflected in the ST_EDC1 and ST_EDC2 bits of the CROMST6 register, respectively. If EDC checking after ECC correction indicates that an error remains, an IERR interrupt is generated.

25.4.4 Automatic Decoding Stop Function

Decoding can be stopped automatically in response to an error during the decoding of CD-ROM data.

The possible conditions for automatically stopping the decoding process are listed below. The applicable conditions are specified in the CROMCTL3 register.

- An error is found to be not correctable by ECC correction.
- Post-correction EDC checking indicates that an error remains.
- A change of the sector mode or form.
- A non-sequential MSF (minutes, seconds, frames (1/75 second)) value.

When automatic stopping is set up and any of the above conditions is encountered in a certain sector, the decoding is stopped after the results of decoding for that sector have been output.

After decoding has been stopped in response to a condition specified in the CROMCTL3 register, the condition can be identified by reading the CBUFST1 register.

The CD-ROM decoder has buffer space for two sectors. If input of the data stream continues and the output stream of data is not read, the CD-ROM decoder stops at the point where the data of a third sector starts to be input. At this time, the BUF_NG bit in the CBUFST2 register is set to 1, but no interrupt is generated. Once the BUF_NG bit in the CBUFST2 register has been set to 1, recovery can only be accomplished by using the LOGICRST bit in the ROMDECRST register to reset the CD-ROM decoder function. When the LOGICRST bit in the ROMDECRST register is set to 1, a reset signal is output and any registers in which settings have been made are cleared to their initial values.

25.4.5 **Buffering Format**

Figure 25.15 shows the format of the output data stream produced by CD-ROM decoding.

A 2-byte-wide window register STRMDOUT0 is provided for the output. When this window register is accessed after decoding of a CD-ROM sector has finished, the bytes of data are output in order from the sync code.




Figure 25.15 Output Data Stream Format

The meanings of bits in the two-byte status field shown in figure 25.15 are given below. The values of the non-assigned bits are undefined.

							Si	tatus							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PERF	R QERF	R EDCE	<u> </u>	_	_	_	_	SD	SY		FM[2	:0]	HD	_	_

[Legend]

PERR: Indicates that a P-parity error remains. QERR: Indicates that a Q-parity error remains.

EDCE: Indicates that a remaining error was detected in post-correction EDC checking.

SD: Indicates that a short sector was encountered SY: Indicates that a sync code was interpolated.

FM: Indicates the data format

001: Mode 0 010: Mode 1

011: Long (format with no EDC and ECC)

100: Mode 2 (non-XA) 101: Mode 2 Form 1 110: Mode 2 Form 2

HD: Header continuity (minutes, seconds, and frames (1/75) are non-sequential)

The value of the storage flag field in figure 25.15 is incremented every time the data for one sector are output. The value starts at H'0000 and wraps back around to H'0000 after incrementation reaches H'FFFF. Note that the upper byte and lower byte in the storage flag are swapped.

25.4.6 Target-Sector Buffering Function

In the CD-ROM decoder, the sector for output can be designated in two ways: automatic buffering, where the CD-ROM decoder itself detects the presence of target sectors, and manual buffering, where the target sector for output is designated by software and the software also recognizes the sectors buffered in the CD-ROM decoder.

The following describes the procedures for setting the registers in the CD-ROM decoder to set up automatic or manual buffering.

(1) Setting Up Automatic Buffering

Figure 25.16 shows an example of setting up the automatic buffering. Set the relevant CD-ROM decoder registers and start input of the data stream; the CD-ROM decoder then detects the target sector and starts the output of the stream data.




Figure 25.16 Example of Setting Up Automatic Buffering

(2) Setting Up Manual Buffering

Figure 25.17 shows an example of setting up manual buffering. Each time an ISEC interrupt is generated, the software checks whether or not the sector is the target sector and starts buffering when the target sector is found.




Figure 25.17 Example of Setting Up Manual Buffering

25.5 Interrupt Sources

25.5.1 Interrupt and DMA Transfer Request Signals

Table 25.3 lists the interrupt signals and DMA transfer request signal generated by the CD-ROM decoder, along with the meanings and the modules to which the signals are connected.

Table 25.3 Interrupt and DMA Transfer Request Signals

Name	Condition	Connected To
ISEC	Transitions from sector to sector	Interrupt controller
ITARG	Access to a CD-ROM sector that is not the expected target sector	Interrupt controller
ISY	A sync code from the CD-ROM with abnormal timing	Interrupt controller
IERR	An error that was not correctable by ECC correction or an error indicated by EDC checking after ECC correction	Interrupt controller
IBUF	State changes in data transfer to the buffer	Interrupt controller
IREADY	Request for data transfer to the buffer for CD-ROM	Interrupt controller
DMA transfer request	Request for data transfer to the buffer for CD-ROM	Direct memory access controller

(1) ISEC Interrupt

This interrupt is generated when the sync code indicates a transition from sector to sector.

(2) ITARG Interrupt

This interrupt is generated when the stream data transferred from the CD-DSP is not the data of the target sector. The CD-ROM decoder checks the time data in the subcode. In correct operation, data transfer is expected to start slightly before the target sector. An ITARG interrupt is generated in the following cases.

- When data of a sector preceding the target sector by quite a few sectors have been transferred
- When data of a sector that comes after the target sector have been transferred

For the generation of this interrupt, ITARG is detected from the subcode. However, this interrupt has no meaning in this LSI because CD-ROM data are transferred from the serial sound interface.

(3) ISY Interrupt

This interrupt can be generated in the following cases.

- When a sync code was detected at a position where the value in the word counter (counter for checking sync code intervals) was not correct and the sync code was ignored
- When a sync code has not been detected although the word counter has reached the final value and a sync code has been interpolated (for sync maintenance)
- When a sync code was detected at a position where the value in the word counter (counter for checking sync code intervals) was not correct and the sync code was used in resynchronization
- When a sync code has not been detected although the word counter has reached the final value, so the period taken up by the sector has been prolonged
- When the sector has been processed as a short sector with the aid of interpolated sync codes
- When the sector has been processed as a long sector with the aid of interpolated sync codes

(4) IERR Interrupt

This interrupt is generated in the following cases.

- When ECC correction was incapable of correcting an error
- When ECC correction was OK but the subsequent EDC check indicated an error

(5) IBUF Interrupt

This interrupt is generated when the following transitions occur.

- Data transfer to the buffer → Data transfer complete (searching for data for the next transfer)
- Data for transfer to the buffer are being searched for → Data transfer started

(6) IREADY Interrupt

This interrupt is generated when decoding of data for one sector is completed. This interrupt should be used to start the CPU buffering stream data for output to SDRAM.

(7) DMA Transfer Request

The source of direct memory access controller activation is the same as that of IREADY. An interrupt request is generated when output stream data for one sector becomes ready, and after the 2768 bytes of data shown in figure 25.15 have been transferred, the request signal is negated once. This is because a certain amount of time is required before the output data for the next sector is ready, so the transfer request from the direct memory access controller should be turned off between transfers.

25.5.2 Timing of Status Registers Updates

The status information registers of the CD-ROM decoder are updated on each ISEC interrupt. The sector for which information is reflected in the status registers is selected by the ER0SEL bit of the CROMCTL4 register.

25.6 Usage Notes

25.6.1 Stopping and Resuming Buffering Alone during Decoding

When the data of the output stream are being not read out but operation of the CD-ROM decoder has continued until the buffers are full, the BUF_NG bit in the CBUFST2 register is set to 1; after that, the CD-ROM decoder becomes incapable of operation.

To stop buffering alone, clear the CBUF_EN bit in the CBUFCTL0 register to 0. If the automatic buffering function is in use, clear the CBUF_AUT in the CBUFCTL0 register to 0 at the same time. In this case, the sectors currently in the buffers must be read out.

To resume automatic buffering, set the CBUF_AUT and CBUF_EN bits in the CBUFCTL0 register at the same time.

25.6.2 When CROMST0 Status Register Bits are Set

- 1. When the ST_SECS bit in the CROMST0 register becomes set, stop decoding immediately and retry from one sector before the sector that was being decoded.
- 2. When the ST_SECL bit in the CROMST0 register becomes set, stop decoding immediately and retry from two sectors before the sector that was being decoded.

25.6.3 Link Blocks

The CD-ROM decoder uses the header information before ECC correction to detect link blocks. Accordingly, an input data stream that contains an error may be erroneously detected as a link block. To prevent this, the following measures should be implemented in software.

- During buffering (BUF ACT = 1 in the CBUFST0 register), check the LINK OUT1 bit in the CROMST5 register on each ISEC interrupt. If it is set to 1, check to see if an IERR interrupt has also occurred; if an IERR interrupt has not occurred, save the MFS values from the HEAD20 to HEAD23 registers. If an IERR interrupt has occurred, do not save the MSF values.
- Perform the following processing for seven sectors (indicated by ISEC being generated seven times) after finding that the LINK_OUT1 bit has been set to 1.
 - 1. LINK ON = 1 (in the CROMST5 register) is confirmed at each ISEC interrupt, and LINK_ON = 1 is detected again within the subsequent two-sector period
 - 2. LINK ON = 1 was not detected at any ISEC interrupt

Forcibly stop decoding, set the CROMSY0 register to place the decoder in external sync mode, and retry decoding by specifying the MSF value stored above + 7 as the MSF value for the target sector. The start sector address will be the address where RUN_OUT is stored + 7.

25.6.4 **Stopping and Resuming CD-DSP Operation**

In either of cases 1 and 2 below.

When stopping and resuming the stream data input to the CD-ROM decoder, note that the input data stream does not stop immediately before a sync code and that the CD-ROM decoder may recognize the data as incorrect when the input stream is resumed. This happens because the system holds a combination of the data up to the point where input was stopped and data that is input from the point of resumption. Take care on this point when stopping and resuming input.

25.6.5 **Note on Clearing the IREADY Flag**

To clear the IREADY flag to 0 in interrupt processing etc., be sure to read one sector of data (2768 bytes) beforehand. If the IREADY flag is cleared to 0 before reading of one sector of data is complete, decoding of the subsequent sectors will not be possible. For recovery from this situation, write 1 to the LOGICRST bit in the CD-ROM decoder reset control register (ROMDECRST), and then clear the bit to 0.

25.6.6 Note on Stream Data Transfer (1)

When reading of the stream data is slower than writing of the stream data, the buffer of the CD-ROM decoder will overflow. This causes the CD-ROM decoder to be abnormally stopped. Caution is required in writing and reading of the stream data. Sample combinations of stream data transfer settings are shown below.

Table 25.4 Sample Combinations of Stream Data Transfer Settings

Stream Input	Stream Output					
LW/cycle-stealing transfer by direct memory access controller	(1) 16-byte/cycle-stealing transfer by direct memory access controller (16 bytes*)					
(without padding)	(2) Burst transfer by direct memory access controller (16 bytes*, longword, word)					
LW/cycle-stealing transfer by direct memory access controller	(1) Cycle-stealing transfer by direct memory access controller (16 bytes*, longword)					
(with padding)	(2) Burst transfer by direct memory access controller (16 bytes*, longword, word)					
LW write by CPU	(1) Cycle-stealing transfer by direct memory access controller (16 bytes*, longword, word)					
	(2) Burst transfer by direct memory access controller (16 byt longword, word)					

Note: * Set bit 25 in the DMA channel control register (CHCR_n) to 1, as well as making the regular settings for 16-byte transfer.

25.6.7 Note on Stream Data Transfer (2)

When reading the stream data, be sure to use either the direct memory access controller or the CPU. If both the direct memory access controller and the CPU are used for reading, the stream data may not be recognized as being in the CD-ROM format.

Section 26 A/D Converter

This LSI includes a 10-bit successive-approximation A/D converter allowing selection of up to eight analog input channels.

26.1 **Features**

- Resolution: 10 bits
- Input channels: six channels in the SH726A Group and eight channels in the SH726B Group
- Minimum conversion time: 6.0 µs per channel
- Absolute accuracy: ±5 LSB
- Operating modes: Three
 - Single mode: A/D conversion on one channel
 - Multi mode: A/D conversion on one to four channels or on one to eight channels (six channels in the SH726A Group)
 - Scan mode: Continuous A/D conversion on one to four channels or on one to eight channels (six channels in the SH726A Group)
- Data registers: Eight
 - Conversion results are held in a 16-bit data register for each channel
- Sample-and-hold function
- A/D conversion start methods: Three
 - Software
 - Conversion start trigger from the multi-function timer pulse unit 2
 - External trigger signal
- Interrupt source

An A/D conversion end interrupt (ADI) request can be generated on completion of A/D conversion.

Module standby mode can be set

Figure 26.1 shows a block diagram of the A/D converter.




Figure 26.1 Block Diagram of A/D Converter

26.2 Input/Output Pins

Table 26.1 shows the A/D converter pins.

Table 26.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Analog power supply pin	AVcc	Input	Analog power supply pin
Analog ground pin	AVss	Input	Analog ground pin and A/D conversion reference ground
Analog reference voltage pin	AVref	Input	A/D converter reference voltage pin
Analog input pin 0*	AN0	Input	Analog input
Analog input pin 1*	AN1	Input	_
Analog input pin 2*	AN2	Input	_
Analog input pin 3*	AN3	Input	_
Analog input pin 4*	AN4	Input	_
Analog input pin 5*	AN5	Input	_
Analog input pin 6	AN6	Input	_
Analog input pin 7	AN7	Input	_
A/D external trigger input pin	ADTRG	Input	External trigger input to start A/D conversion

Note: * Only analog input pins 0 to 5 (AN0 to AN5) can be used in the SH726A Group.

26.3 Register Descriptions

The A/D converter has the following registers.

Table 26.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
A/D data register A	ADDRA	R	H'0000	H'FFFF9800	16
A/D data register B	ADDRB	R	H'0000	H'FFFF9802	16
A/D data register C	ADDRC	R	H'0000	H'FFFF9804	16
A/D data register D	ADDRD	R	H'0000	H'FFFF9806	16
A/D data register E	ADDRE	R	H'0000	H'FFFF9808	16
A/D data register F	ADDRF	R	H'0000	H'FFFF980A	16
A/D data register G	ADDRG	R	H'0000	H'FFFF980C	16
A/D data register H	ADDRH	R	H'0000	H'FFFF980E	16
A/D control/status register	ADCSR	R/W	H'0000	H'FFFF9820	16


26.3.1 A/D Data Registers A to H (ADDRA to ADDRH)

The sixteen A/D data registers, ADDRA to ADDRH, are 16-bit read-only registers that store the results of A/D conversion.

An A/D conversion produces 10-bit data, which is transferred for storage into the ADDR corresponding to the selected channel. The 10 bits of the result are stored in the upper bits (bits 15 to 6) of ADDR. Bits 5 to 0 of ADDR are reserved bits that are always read as 0.

Access to ADDR in 8-bit units is prohibited. ADDR must always be accessed in 16-bit units.

Table 26.3 indicates the pairings of analog input channels and ADDR.



Bit	Bit Name	Initial Value	R/W	Description
15 to 6		All 0	R	Bit data (10 bits)
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.


Table 26.3 Analog Input Channels and ADDR

Analog Input Channel	A/D Data Register where Conversion Result is Stored
AN0*	ADDRA
AN1*	ADDRB
AN2*	ADDRC
AN3*	ADDRD
AN4*	ADDRE
AN5*	ADDRF
AN6	ADDRG
AN7	ADDRH

Note: * Only AN0 to AN5 can be used in the SH726A Group.

26.3.2 A/D Control/Status Register (ADCSR)

ADCSR is a 16-bit readable/writable register that selects the mode, controls the A/D converter, and enables or disables starting of A/D conversion by external trigger input.



Note: *1 Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15	ADF	0	R/(W)*1	A/D End Flag
				Status flag indicating the end of A/D conversion.
				[Clearing conditions]
				 Cleared by reading ADF while ADF = 1, then writing 0 to ADF
				 Cleared when the direct memory access controller is activated by ADI interrupt and ADDR is read
				[Setting conditions]
				A/D conversion ends in single mode
				 A/D conversion ends for the selected channels in multi mode
				 A/D conversion ends for the selected channels in scan mode
14	ADIE	0	R/W	A/D Interrupt Enable
				Enables or disables the interrupt (ADI) requested at the end of A/D conversion. Set the ADIE bit while A/D conversion is not being made.
				0: A/D end interrupt request (ADI) is disabled
				1: A/D end interrupt request (ADI) is enabled

Bit	Bit Name	Initial Value	R/W	Description
13	ADST	0	R/W	A/D Start
				Starts or stops A/D conversion. This bit remains set to 1 during A/D conversion.
				0: A/D conversion is stopped
				1: Single mode: A/D conversion starts. This bit is automatically cleared to 0 when A/D conversion ends on the selected channel.
				Multi mode: A/D conversion starts. This bit is automatically cleared to 0 when A/D conversion is completed cycling through the selected channels.
				Scan mode: A/D conversion starts. A/D conversion is continuously performed until this bit is cleared to 0 by software, by a power-on reset as well as by a transition to deep standby mode, software standby mode or module standby mode.
12 to 9	TRGS[3:0]	0000	R/W	Timer Trigger Select
				These bits enable or disable starting of A/D conversion by a trigger signal.
				0000: Start of A/D conversion by external trigger input is disabled
				0001: A/D conversion is started by conversion trigger TRGAN from the multi-function timer pulse unit 2
				0010: A/D conversion is started by conversion trigger TRG0N from the multi-function timer pulse unit 2
				0011: A/D conversion is started by conversion trigger TRG4AN from the multi-function timer pulse unit 2
				0100: A/D conversion is started by conversion trigger TRG4BN from the multi-function timer pulse unit 2
				1001: A/D conversion is started by ADTRG
				Other than above: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description				
8 to 6	CKS[2:0]	000	R/W	Clock Select	Clock Select			
				These bits select the A/D conversion time.* Set the A/D conversion time while A/D conversion is halted (ADST = 0).				
				000: Convers	ion time = 412 t_{cyc} (ma	ximum)		
				001: Convers	ion time = $480 t_{cyc}$ (ma	ximum)		
				010: Convers	ion time = $548 t_{cyc}$ (ma	ximum)		
				011, 100, 101	, 110, 111: Setting pr	ohibited		
5 to 3	MDS[2:0]	000	R/W	Multi-scan Mo	ode			
				These bits se conversion.	lect the operating mod	de for A/D		
				0xx: Single m	ode			
				100: Multi mo	de: A/D conversion or	n 1 to 4 channels		
				101: Multi mo	de: A/D conversion or	n 1 to 8 channels		
				110: Scan mo	ode: A/D conversion o	n 1 to 4 channels		
				111: Scan mo	ode: A/D conversion o	n 1 to 8 channels		
2 to 0	CH[2:0]	000	R/W	Channel Sele	ct			
				These bits an	d the MDS bits in AD0	CSR select the		
				analog input of	channels.			
				MDS = 0xx	MDS = 100 or MDS = 110	MDS = 101 or MDS = 111		
				000: AN0	000: AN0	000: AN0		
				001: AN1	001: AN0, AN1	001: AN0, AN1		
				010: AN2	010: AN0 to AN2	010: AN0 to AN2		
				011: AN3	011: AN0 to AN3	011: AN0 to AN3		
				100: AN4	100: AN4	100: AN0 to AN4		
				101: AN5	101: AN4, AN5	101: AN0 to AN5		
				110: AN6*3	110: AN4 to AN6*3	110: AN0 to AN6*3		
				111: AN7* ³	111: AN4 to AN7*3	111: AN0 to AN7*3		

[Legend]

x: Don't care

Note: 1. Only 0 can be written to clear the flag after 1 is read.

- 2. Set the A/D conversion time to minimum or more values to meet the absolute accuracy of the A/D conversion characteristics.
- 3. Settings prohibited in the SH726A Group.

26.4 Operation

The A/D converter uses the successive-approximation method, and the resolution is 10 bits. It has three operating modes: single mode, multi mode, and scan mode. Switching the operating mode or analog input channels must be done while the ADST bit in ADCSR is 0 to prevent incorrect operation. The ADST bit can be set at the same time as the operating mode or analog input channels are changed.

26.4.1 Single Mode

Single mode should be selected when only A/D conversion on one channel is required.

In single mode, A/D conversion is performed once for the specified one analog input channel, as follows:

- 1. A/D conversion for the selected channel starts when the ADST bit in ADCSR is set to 1 by software, the multi-function timer pulse unit 2, or external trigger input.
- 2. When A/D conversion is completed, the A/D conversion result is transferred to the A/D data register corresponding to the channel.
- 3. After A/D conversion has completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit that remains 1 during A/D conversion is automatically cleared to 0 when A/D conversion is completed, and the A/D converter becomes idle.

When the operating mode or analog input channel selection must be changed during A/D conversion, to prevent incorrect operation, first clear the ADST bit to 0 to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the mode or channel selection is switched.

Typical operations when a single channel (AN1) is selected in single mode are described next. Figure 26.2 shows a timing diagram for this example (the bits which are set in this example belong to ADCSR).

- 1. Single mode is selected, input channel AN1 is selected (CH[2:0] = 001), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion is completed, the A/D conversion result is transferred into ADDRB. At the same time the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.
- 3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The routine reads ADF = 1, and then writes 0 to the ADF flag.
- 6. The routine reads and processes the A/D conversion result (ADDRB).
- 7. Execution of the A/D interrupts handling routine ends. Then, when the ADST bit is set to 1, A/D conversion starts and steps 2 to 7 are executed.




Figure 26.2 Example of A/D Converter Operation (Single Mode, One Channel (AN1) Selected)

26.4.2 Multi Mode

Multi mode should be selected when performing A/D conversion once on one or more channels.

In multi mode, A/D conversion is performed once for a maximum of eight specified analog input channels, as follows:

- 1. A/D conversion starts from the analog input channel with the lowest number (e.g. AN0, AN1, ..., AN3) when the ADST bit in ADCSR is set to 1 by software, the multi-function timer pulse unit 2, or external trigger input.
- 2. When A/D conversion is completed on each channel, the A/D conversion result is sequentially transferred to the A/D data register corresponding to that channel.
- 3. After A/D conversion on all selected channels has completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit that remains 1 during A/D conversion is automatically cleared to 0 when A/D conversion is completed, and the A/D converter becomes idle. If the ADST bit is cleared to 0 during A/D conversion, A/D conversion is halted and the A/D converter becomes idle. The ADF bit is cleared by reading ADF while ADF = 1, then writing 0 to the ADF bit.

A/D conversion is to be performed once on all the specified channels. The conversion results are transferred for storage into the A/D data registers corresponding to the channels.

When the operating mode or analog input channel selection must be changed during A/D conversion, to prevent incorrect operation, first clear the ADST bit to 0 to halt A/D conversion. After making the necessary changes, set the ADST bit to 1. A/D conversion will start again from the first channel in the group. The ADST bit can be set at the same time as the mode or channel selection is changed.

Typical operations when three channels (AN0 to AN2) are selected in multi mode are described next. Figure 26.3 shows a timing diagram for this example.

- 1. Multi mode is selected (MDS2 = 1, MDS1 = 0), analog input channels AN0 to AN2 are selected (CH[2:0] = 010), and A/D conversion is started (ADST = 1).
- 2. A/D conversion of the first channel (AN0) starts. When A/D conversion is completed, the A/D conversion result is transferred into ADDRA.
- 3. Next, the second channel (AN1) is selected automatically and A/D conversion starts.
- 4. Conversion proceeds in the same way through the third channel (AN2).
- 5. When conversion of all selected channels (AN0 to AN2) is completed, the ADF flag is set to 1 and the ADST bit cleared to 0.
- 6. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested.




Figure 26.3 Example of A/D Converter Operation (Multi Mode, Three Channels (AN0 to AN2) Selected)

26.4.3 Scan Mode

Scan mode is useful for monitoring analog inputs in a group of one or more channels at all times. In scan mode, A/D conversion is performed sequentially for a maximum of eight specified analog input channels, as follows:

- 1. A/D conversion starts from the analog input channel with the lowest number (e.g. ANO, AN1, ..., AN3) when the ADST bit in ADCSR is set to 1 by software, the multi-function timer pulse unit 2, or external trigger input.
- 2. When A/D conversion is completed on each channel, the A/D conversion result is sequentially transferred to the A/D data register corresponding to that channel.
- 3. After A/D conversion on all selected channels has completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. The A/D converter starts A/D conversion again from the channel with the lowest number.
- 4. The ADST bit is not cleared automatically, so steps 2. and 3. are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion halts and the A/D converter becomes idle.
 - The ADF bit is cleared by reading ADF while ADF = 1, then writing 0 to the ADF bit.

When the operating mode or analog input channel selection must be changed during A/D conversion, to prevent incorrect operation, first clear the ADST bit to 0 to halt A/D conversion. After making the necessary changes, set the ADST bit to 1. A/D conversion will start again from the first channel in the group. The ADST bit can be set at the same time as the mode or channel selection is changed.

Typical operations when three channels (AN0 to AN2) are selected in scan mode are described as follows. Figure 26.4 shows a timing diagram for this example.

- 1. Scan mode is selected (MDS2 = 1, MDS1 = 1), analog input channels AN0 to AN2 are selected (CH[2:0] = 010), and A/D conversion is started (ADST = 1).
- 2. A/D conversion of the first channel (AN0) starts. When A/D conversion is completed, the A/D conversion result is transferred into ADDRA.
- 3. Next, the second channel (AN1) is selected automatically and A/D conversion starts.
- 4. Conversion proceeds in the same way through the third channel (AN2).
- 5. When conversion of all the selected channels (AN0 to AN2) is completed, the ADF flag is set to 1 and conversion of the first channel (AN0) starts again. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested.

6. The ADST bit is not cleared automatically, so steps 2. to 4. are repeated as long as the ADST bit remains set to 1. When steps 2. to 4. are repeated, the ADF flag is kept to 1. When the ADST bit is cleared to 0, A/D conversion stops. The ADF bit is cleared by reading ADF while ADF = 1, then writing 0 to the ADF bit.

If both the ADF flag and ADIE bit are set to 1 while steps 2. to 4. are repeated, an ADI interrupt is requested at all times. To generate an interrupt on completing conversion of the third channel, clear the ADF bit to 0 after an interrupt is requested.




Figure 26.4 Example of A/D Converter Operation (Scan Mode, Three Channels (AN0 to AN2) Selected)

26.4.4 A/D Converter Activation by External Trigger or Multi-Function Timer Pulse Unit 2

The A/D converter can be independently activated by an external trigger or an A/D conversion request from the multi-function timer pulse unit 2. To activate the A/D converter by an external trigger or the multi-function timer pulse unit 2, set the A/D trigger enable bits (TRGS[3:0]). When an external trigger or an A/D conversion request from the multi-function timer pulse unit 2 is generated with this bit setting, the ADST bit is set to 1 to start A/D conversion. The channel combination is determined by bits CH2 to CH0 in ADCSR. The timing from setting of the ADST bit until the start of A/D conversion is the same as when 1 is written to the ADST bit by software.

26.4.5 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at the A/D conversion start delay time (t_D) after the ADST bit in ADCSR is set to 1, then starts conversion. Figure 26.5 shows the A/D conversion timing. Table 26.4 indicates the A/D conversion time.

As indicated in figure 26.5, the A/D conversion time (t_{CONV}) includes t_D and the input sampling time (t_{SPL}) . The length of t_D varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 26.4.

In multi mode and scan mode, the values given in table 26.4 apply to the first conversion. In the second and subsequent conversions, time is the values given in table 26.5.




Figure 26.5 A/D Conversion Timing

Table 26.4 A/D Conversion Time (Single Mode)

		CKS2 = 0										
				CKS	1 = 0				CKS1 =	1		
		(CKS0 =	0		CKS0 =	1	(CKS0 =	0		
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.		
A/D conversion start delay time	t _D	15	_	26	17	_	30	19	_	34		
Input sampling time	t _{SPL}		97			113			129			
A/D conversion time	t _{CONV}	401	_	412	467	_	480	533		548		

Note: Values in the table are represented in terms of t_{cyc} (CKIO clock output cycle time).

Table 26.5 A/D Conversion Time (Multi Mode and Scan Mode)

CKS2	CKS1	CKS0	Conversion Time (t_{cyc})
0	0	0	384 (constant)
		1	448 (constant)
	1	0	512 (constant)

Note: Values in the table are represented in terms of t_{cyc} (CKIO clock output cycle time).

External Trigger Input Timing 26.4.6

A/D conversion can also be externally triggered. When the TRGS[3:0] bits in ADCSR are set to B'1001, an external trigger is input to the ADTRG pin. The ADST bit in ADCSR is set to 1 at the falling edge of the ADTRG pin, thus starting A/D conversion. Other operations, regardless of the operating mode, are the same as when the ADST bit has been set to 1 by software. Figure 26.6 shows the timing.




Figure 26.6 External Trigger Input Timing

26.5 Interrupt Sources and DMA Transfer Request

The A/D converter generates an A/D conversion end interrupt (ADI) at the end of A/D conversion. An ADI interrupt request is generated if the ADIE bit is set to 1 when the ADF bit in ADCSR is set to 1 on completion of A/D conversion. Note that the direct memory access controller can be activated by an ADI interrupt depending on the setting of the direct memory access controller. In this case, an interrupt is not issued to the CPU. If the setting to activate the direct memory access controller has not been made, an interrupt request is sent to the CPU. Having the converted data read by the direct memory access controller in response to an ADI interrupt enables continuous conversion to be achieved without imposing a load on software.

In single mode, set the direct memory access controller so that DMA transfer initiated by an ADI interrupt is performed only once. In the case of A/D conversion on multiple channels in scan mode or multi mode, setting the DMA transfer count to one causes DMA transfer to finish after transferring only one channel of data. To make the direct memory access controller transfer all conversion data, set the ADDR where A/D conversion data is stored as the transfer source address, and the number of converted channels as the transfer count.

When the direct memory access controller is activated by ADI, the ADF bit in ADCSR is automatically cleared to 0 when data is transferred by the direct memory access controller.

Table 26.6 Relationship between Interrupt Sources and DMA Transfer Request

Name	Interrupt Source	Interrupt Flag	Direct Memory Access Controller Activation
ADI	A/D conversion end	ADF in ADCSR	Possible

26.6 Definitions of A/D Conversion Accuracy

The A/D converter compares an analog value input from an analog input channel with its analog reference value and converts it to 10-bit digital data. The absolute accuracy of this A/D conversion is the deviation between the input analog value and the output digital value. It includes the following errors:

- Offset error
- Full-scale error
- Quantization error
- Nonlinearity error

These four error quantities are explained below with reference to figure 26.7. In the figure, the 10-bit A/D converter is illustrated as the 3-bit A/D converter for explanation. Offset error is the deviation between actual and ideal A/D conversion characteristics when the digital output value changes from the minimum (zero voltage) B'0000000000 (000 in the figure) to B'000000001 (001 in the figure)(figure 26.7, item (1)). Full-scale error is the deviation between actual and ideal A/D conversion characteristics when the digital output value changes from B'1111111110 (110 in the figure) to the maximum B'1111111111 (111 in the figure)(figure 26.7, item (2)). Quantization error is the intrinsic error of the A/D converter and is expressed as 1/2 LSB (figure 26.7, item (3)). Nonlinearity error is the deviation between actual and ideal A/D conversion characteristics between zero voltage and full-scale voltage (figure 26.7, item (4)). Note that it does not include offset, full-scale, or quantization error.




Figure 26.7 Definitions of A/D Conversion Accuracy

26.7 Usage Notes

When using the A/D converter, note the following points.

26.7.1 Module Standby Mode Setting

Operation of the A/D converter can be disabled or enabled using the standby control register. The initial setting is for operation of the A/D converter to be halted. Register access is enabled by clearing module standby mode. For details, see section 32, Power-Down Modes.

26.7.2 Setting Analog Input Voltage

Permanent damage to the LSI may result if the following voltage ranges are exceeded.

- 1. Analog input range
 - During A/D conversion, voltages on the analog input pins ANn should not go beyond the following range: $AVss \le ANn \le AVcc$ (n = 0 to 7).
- 2. AVcc and AVss input voltages
 - Input voltages AVcc and AVss should be $PVcc 0.3 \text{ V} \le AVcc \le PVcc$ and AVss = Vss. Do not leave the AVcc and AVss pins open when the A/D converter is not in use and in software standby mode. When not in use, connect AVcc to the power supply (PVcc) and AVss to the ground (Vss).
- Setting range of AVref input voltage
 Set the reference voltage range of the AVref pin as 3.0 V ≤ AVref ≤ AVcc.

26.7.3 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Digital circuitry must be isolated from the analog input signals (AN0 to AN3), analog reference voltage (AVref), and analog power supply (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable digital ground (Vss) on the board.

26.7.4 **Processing of Analog Input Pins**

To prevent damage from voltage surges at the analog input pins (AN0 to AN7), connect an input protection circuit like the one shown in figure 26.8. The circuit shown also includes a CR filter to suppress noise. This circuit is shown as an example; the circuit constants should be selected according to actual application conditions.

Figure 26.9 shows an equivalent circuit diagram of the analog input ports and table 26.7 lists the analog input pin specifications.




Figure 26.8 Example of Analog Input Protection Circuit




Figure 26.9 Analog Input Pin Equivalent Circuit

Table 26.7 Analog Input Pin Ratings

Item	Min.	Max.	Unit
Analog input capacitance	_	20	pF
Allowable signal-source impedance	_	5	kΩ

26.7.5 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion precision is guaranteed for an input signal for which the signal source impedance is $5~k\Omega$ or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds $5~k\Omega$, charging may be insufficient and it may not be possible to guarantee A/D conversion precision. However, for A/D conversion in single mode with a large capacitance provided externally for A/D conversion in single mode, the input load will essentially comprise only the internal input resistance of $3~k\Omega$, and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., $5~mV/\mu s$ or greater) (see figure 26.10). When converting a high-speed analog signal, a low-impedance buffer should be inserted.




Figure 26.10 Example of Analog Input Circuit

26.7.6 Influences on Absolute Precision

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to connect AVss, etc. to an electrically stable GND.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board (i.e., acting as antennas).

26.7.7 Note on Usage in Scan Mode and Multi Mode

Starting conversion immediately after having stopped scan mode or multi mode operation may lead to erroneous results of conversion.

To perform continuous conversion in such cases, set ADST to 0, wait for at least the A/D conversion time for a single channel to elapse, and then start conversion (ADST = 1). (The A/D conversion time for a single channel will vary according to the settings of the ADC registers.)

Section 27 USB 2.0 Host/Function Module

The USB 2.0 host/function module is a USB controller which provides capabilities as a USB host controller and USB function controller function. This module supports full-speed transfer defined by USB (universal serial bus) Specification 2.0. This module has a USB transceiver and supports all of the transfer types defined by the USB specification.

This module has a 2-Kbyte buffer memory for data transfer, providing a maximum of ten pipes. Any endpoint numbers can be assigned to PIPE1 to PIPE9, based on the peripheral devices or user system for communication.

27.1 **Features**

Host Controller and Function Controller Supporting USB Full-Speed Operation **(1)**

- The USB host controller and USB function controller are incorporated.
- The USB host controller and USB function controller can be switched by register settings.
- USB transceiver is incorporated.

(2) All Types of USB Transfers Supported

- Control transfer
- Bulk transfer
- Interrupt transfer
- Isochronous transfer

Internal Bus Interfaces (3)

Two DMA interface channels are incorporated.

(4) Pipe Configuration

- On-chip 2-Kbyte buffer memory for USB communications
- Up to ten pipes can be selected (including the default control pipe)
- Endpoint numbers can be assigned flexibly to PIPE1 to PIPE9.
- Transfer conditions that can be set for each pipe:

PIPE0: Control transfer (default control pipe: DCP), 64-byte fixed single buffer

PIPE1 and PIPE2: Bulk transfer/isochronous transfer, buffer size: 64 bytes for bulk

transfer/256 bytes for isochronous transfer (double buffer can be

specified)

PIPE3 to PIPE5: Bulk transfer, buffer size: 64 bytes (double buffer can be specified)

PIPE6 to PIPE9: Interrupt transfer, 64-byte fixed single buffer

(5) Features of the USB Host Controller

- Full-speed transfer (12 Mbps) is supported.
- Communications with multiple peripheral devices connected via a single HUB
- Automatic scheduling for SOF and packet transmissions
- Programmable intervals for isochronous and interrupt transfers

(6) Features of the USB Function Controller

- Full-speed transfer (12 Mbps) is supported.
- Control transfer stage control function
- Device state control function
- Auto response function for SET_ADDRESS request
- SOF interpolation function

(7) Other Features

- Reception transfer ending function using transaction count
- DMA transfer ending function using external DMAC
- BRDY interrupt event notification timing change function (BFRE)
- Function that automatically clears the buffer memory after the data for the pipe specified at the DnFIFO (n = 0 or 1) port has been read (DCLRM)
- NAK setting function for response PID generated by end of transfer (SHTNAK)

27.2 Input/Output Pins

Table 27.1 shows the pin configuration of the USB.

Table 27.1 USB Pin Configuration

Category	Name	Pin Name	I/O	Function
USB bus	Port 0 USB D+ data	DP0	I/O	D+ I/O of the USB on-chip transceiver of port 0
interface				This pin should be connected to the D+ pin of the USB bus.
	Port 0 USB D- data	DM0	I/O	D- I/O of the USB on-chip transceiver of port 0
				This pin should be connected to the D- pin of the USB bus.
	Port 1 USB D+ data*	DP1	I/O	D+ I/O of the USB on-chip transceiver of port 1
				This pin should be connected to the D+ pin of the USB bus.
	Port 1 USB D- data*	DM1	I/O	D- I/O of the USB on-chip transceiver of port 1
				This pin should be connected to the D- pin of the USB bus.
VBUS	VBUS input	VBUS	Input	USB cable connection monitor pin of port 0
monitor input				When function controller operation is selected, connect a voltage down to 3.3 V to the VBUS pin of the USB. Connection to and disconnection from the VBUS pin are detectable. When host controller operation is selected, connection to this pin is not required.

Note: * Not provided in the SH726A.

27.3 Register Description

Table 27.2 shows the register configuration.

Table 27.2 Register Configuration

Register Name	Abbreviation	R/W	Address	Access Size
System configuration control register 0	SYSCFG0	R/W	H'FFFF C000	16
System configuration control register 1	SYSCFG1	R/W	H'FFFF C002	16
System configuration status register 0	SYSSTS0	R	H'FFFF C004	16
System configuration status register 1	SYSSTS1	R	H'FFFF C006	16
Device state control register 0	DVSTCTR0	R/W	H'FFFF C008	16
Device state control register 1	DVSTCTR1	R/W	H'FFFF C00A	16
DMA0-FIFO pin configuration register	DMA0PCFG	R/W	H'FFFF C010	16
DMA1-FIFO pin configuration register	DMA1PCFG	R/W	H'FFFF C012	16
CFIFO port register	CFIFO	R/W	H'FFFF C014	8, 16
D0FIFO port register	D0FIFO	R/W	H'FFFF C018	8, 16
D1FIFO port register	D1FIFO	R/W	H'FFFF C01C	8, 16
CFIFO port select register	CFIFOSEL	R/W	H'FFFF C020	16
CFIFO port control register	CFIFOCTR	R/W	H'FFFF C022	16
D0FIFO port select register	D0FIFOSEL	R/W	H'FFFF C028	16
D0FIFO port control register	D0FIFOCTR	R/W	H'FFFF C02A	16
D1FIFO port select register	D1FIFOSEL	R/W	H'FFFF C02C	16
D1FIFO port control register	D1FIFOCTR	R/W	H'FFFF C02E	16
Interrupt enable register 0	INTENB0	R/W	H'FFFF C030	16
Interrupt enable register 1	INTENB1	R/W	H'FFFF C032	16
Interrupt enable register 2	INTENB2	R/W	H'FFFF C034	16
BRDY interrupt enable register	BRDYENB	R/W	H'FFFF C036	16
NRDY interrupt enable register	NRDYENB	R/W	H'FFFF C038	16
BEMP interrupt enable register	BEMPENB	R/W	H'FFFF C03A	16
SOF output configuration register	SOFCFG	R/W	H'FFFF C03C	16
Interrupt status register 0	INTSTS0	R/W	H'FFFF C040	16
Interrupt status register 1	INTSTS1	R/W	H'FFFF C042	16

Register Name	Abbreviation	R/W	Address	Access Size
Interrupt status register 2	INTSTS2	R/W	H'FFFF C044	16
BRDY interrupt status register	BRDYSTS	R/W	H'FFFF C046	16
NRDY interrupt status register	NRDYSTS	R/W	H'FFFF C048	16
BEMP interrupt status register	BEMPSTS	R/W	H'FFFF C04A	16
Frame number register	FRMNUM	R/W	H'FFFF C04C	16
USB address register	USBADDR	R	H'FFFF C050	16
USB request type register	USBREQ	R	H'FFFF C054	16
USB request value register	USBVAL	R	H'FFFF C056	16
USB request index register	USBINDX	R	H'FFFF C058	16
USB request length register	USBLENG	R	H'FFFF C05A	16
DCP configuration register	DCPCFG	R/W	H'FFFF C05C	16
DCP maximum packet size register	DCPMAXP	R/W	H'FFFF C05E	16
DCP control register	DCPCTR	R/W	H'FFFF C060	16
Pipe window select register	PIPESEL	R/W	H'FFFF C064	16
Pipe configuration register	PIPECFG	R/W	H'FFFF C068	16
Pipe maximum packet size register	PIPEMAXP	R/W	H'FFFF C06C	16
Pipe cycle control register	PIPEPERI	R/W	H'FFFF C06E	16
Pipe 1 control register	PIPE1CTR	R/W	H'FFFF C070	16
Pipe 2 control register	PIPE2CTR	R/W	H'FFFF C072	16
Pipe 3 control register	PIPE3CTR	R/W	H'FFFF C074	16
Pipe 4 control register	PIPE4CTR	R/W	H'FFFF C076	16
Pipe 5 control register	PIPE5CTR	R/W	H'FFFF C078	16
Pipe 6 control register	PIPE6CTR	R/W	H'FFFF C07A	16
Pipe 7 control register	PIPE7CTR	R/W	H'FFFF C07C	16
Pipe 8 control register	PIPE8CTR	R/W	H'FFFF C07E	16
Pipe 9 control register	PIPE9CTR	R/W	H'FFFF C080	16
Pipe 1 transaction counter enable register	PIPE1TRE	R/W	H'FFFF C090	16
Pipe 1 transaction counter register	PIPE1TRN	R/W	H'FFFF C092	16
Pipe 2 transaction counter enable register	PIPE2TRE	R/W	H'FFFF C094	16
Pipe 2 transaction counter register	PIPE2TRN	R/W	H'FFFF C096	16
Pipe 3 transaction counter enable register	PIPE3TRE	R/W	H'FFFF C098	16

Register Name	Abbreviation	R/W	Address	Access Size
Pipe 3 transaction counter register	PIPE3TRN	R/W	H'FFFF C09A	16
Pipe 4 transaction counter enable register	PIPE4TRE	R/W	H'FFFF C09C	16
Pipe 4 transaction counter register	PIPE4TRN	R/W	H'FFFF C09E	16
Pipe 5 transaction counter enable register	PIPE5TRE	R/W	H'FFFF C0A0	16
Pipe 5 transaction counter register	PIPE5TRN	R/W	H'FFFF C0A2	16
Device address 0 configuration register	DEVADD0	R/W	H'FFFF C0D0	16
Device address 1 configuration register	DEVADD1	R/W	H'FFFF C0D2	16
Device address 2 configuration register	DEVADD2	R/W	H'FFFF C0D4	16
Device address 3 configuration register	DEVADD3	R/W	H'FFFF C0D6	16
Device address 4 configuration register	DEVADD4	R/W	H'FFFF C0D8	16
Device address 5 configuration register	DEVADD5	R/W	H'FFFF C0DA	16

27.3.1 System Configuration Control Register 0 (SYSCFG0)

SYSCFG0 is a register that selects the host controller function or function controller function, controls the DP and DM pins, and enables operation of this module.

This register is initialized by a power-on reset.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	_	_	SCKE	_	_	_	DCFM	DRPD	DPRPU	_	_	_	USBE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W	R	R	R	R	R	R/W	R	R	R	R/W	R/W	R/W	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	SCKE	0	R/W	USB Module Clock Enable
				Stops or enables supplying 48-MHz clock signal to this module.
				Stops supplying the clock signal to the USB module.
				 Enables supplying the clock signal to the USB module.
				When this bit is 0, only this register, SYSCFG1 register, DMA0PCFG register, and DMA1PCFG register allow both writing and reading; the other registers in the USB module allows reading only.
9 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	DCFM	0	R/W	Controller Function Select
				Selects the host controller function or function controller function.
				0: Function controller function is selected.
				1: Host controller function is selected.
				This bit should be modified while DPRPU and DRPD are 0.

Bit	Bit Name	Initial Value	R/W	Description
5	DRPD	0	R/W	Port 0 D+/D- Line Resistor Control State
				Enables or disables pulling down D+ and D- lines of port 0 by the general I/O port, when the host controller function is selected. This bit should be specified to the resistor control state of D+ and D-lines of port 0.
				0: Pulling down the lines is disabled.
				1: Pulling down the lines is enabled.
				This bit can be set to 1 when the host controller function is selected. This bit should be set to 0 without pulling down D+ and D- lines of port 0, if the function controller function is selected.
4	DPRPU	0	R/W	Port 0 D+ Line Resistor Control State
				Enables or disables pulling up D+ line of port 0 by the general I/O port, when the function controller function is selected. This bit should be specified to the resistor control state of D+ line of port 0.
				0: Pulling up the line is disabled.
				1: Pulling up the line is enabled.
				This bit can be set to 1 when the function controller function is selected. This bit should be set to 0 without pulling up D+ line of port 0, if the host controller function is selected.
3 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	USBE	0	R/W	USB Module Operation Enable
				Enables or disables operation of this module.
				0: USB module operation is disabled.
				1: USB module operation is enabled.
				Modifying this bit from 1 to 0 initializes some register bits as listed in tables 27.3 and 27.4.
				This bit should be modified while SCKE is 1.
				When the host controller function is selected, this bit should be set to 1 after setting the DRPD bit to 1, eliminating LNST bit chattering, and checking that the USB bus has been settled.

Table 27.3 Register Bits Initialized by Writing USBE = 0 (when Function Controller Function is Selected)

Register Name	Bit Name	Remarks
SYSSTS0, SYSSTS1	LNST	The value is retained when the host controller function is selected.
DVSTCTR0, DVSTCTR1	RHST	
INTSTS0	DVSQ	The value is retained when the host controller function is selected.
USBADDR	USBADDR	The value is retained when the host controller function is selected.
USEREQ	BRequest, bmRequestType	The values are retained when the host controller function is selected.
USBVAL	wValue	The value is retained when the host controller function is selected.
USBINDX	wIndex	The value is retained when the host controller function is selected.
USBLENG	wLength	The value is retained when the host controller function is selected.

Table 27.4 Register Bits Initialized by Writing USBE = 0 (when Host Controller Function is Selected)

Register Name	Bit Name	Remarks
DVSTCTR0, DVSTCTR1	RHST	
FRMNUM	FRNM	The value is retained when the function controller function is selected.

27.3.2 System Configuration Control Register 1 (SYSCFG1)

SYSCFG1 is a register that specifies the control state of DP and DM pins of port 1, when the host controller function is selected. SYSCFG1 also monitors an error flag that is set when a CPU access error occurs.

This register can be modified even when the SCKE bit in SYSCFG0 is 0.

This register is initialized by a power-on reset.

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BERRS	_	_	_	_	_	_	_	_	_	DRPD	_	_	_	_	_
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W*	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	BERRS	0	R/W*	CPU Access Error Flag
				This bit is set to 1 when an error occurs during access to this module by the CPU or DMA.
				A bus error occurs when writing or reading is attempted to an access disabled area while the SCKE bit is 0.
				This bit can be cleared by writing 0 to this bit.
14 to 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5	DRPD	0	R/W	Port 1 D+/D- Line Resistor Control State
				Enables or disables pulling down D+ and D- lines of port 1 by the general I/O port, when the host controller function is selected. This bit should be specified to the resistor control state of D+ and D-lines of port 1.
				0: Pulling down the lines is disabled.
				1: Pulling down the lines is enabled.
				This bit can be set to 1 when the host controller function is selected. This bit should be set to 0 without pulling down D+ and D- lines of port 1, if the function controller function is selected.

Bit	Bit Name	Initial Value	R/W	Description
4 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: * Only 0 can be written.

27.3.3 System Configuration Status Registers (SYSSTS0, SYSSTS1)

SYSSTS0 is a register that monitors the line status (D+ and D- lines) of the USB data bus on the port 0 side. SYSSTS1 is a register that monitors the line status (D+ and D- lines) of the USB data bus on the port 1 side.

These registers are initialized by a power-on reset or a USB bus reset.

(1) SYSSTS0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_	_	HTACT	_	_	_	_	LNS	T[1:0]
Initial value:	Undefined	Undefined	0	0	0	0	0	0	0	0	0	0	0	Undefined	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	Undefined	R	Reserved
				The read value is undefined. The write value should always be 0.
13 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	HTACT	0	R	USB Host Sequencer Status Monitor
				The value of this bit is 0 when the host sequencer of this module is stopped.
				Check that the value of this bit is 0 before stopping supply of the clock signal to this module.
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	_	Undefined	R	Reserved
				The read value is undefined. The write value should always be 0.
1, 0	LNST[1:0]	00	R	USB Data Line Status Monitor
				Indicates the status of the USB data bus lines (D+ and D-) as shown in table 27.5.
				These bits should be read after setting DPRPU to 1 to notify connection when the function controller function is selected; whereas after setting DRPD to 1 to enable pulling down the lines when the host controller function is selected.

(2) SYSSTS1

Bit	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	_	_	_	_	_	_	_	_	_	HTACT	_	_	_	_	LNS	Γ[1:0]	
Initial value	: Undefined	Undefined	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	/: R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	Undefined	R	Reserved
				The read value is undefined. The write value should always be 0.
13 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	HTACT	0	R	USB Host Sequencer Status Monitor
				The value of this bit is 0 when the host sequencer of this module is stopped.
				Check that the value of this bit is 0 before stopping supply of the clock signal to this module.
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	LNST[1:0]	00	R	USB Data Line Status Monitor
				Indicates the status of the USB data bus lines (D+ and D-) as shown in table 27.5.
				These bits should be read after setting DRPD to 1 to enable pulling down the lines.

Table 27.5 USB Data Bus Line Status

LNST[1]	LNST[0]	During Full-Speed Operation
0	0	SE0
0	1	J state
1	0	K state
1	1	SE1

27.3.4 Device State Control Registers (DVSTCTR0, DVSTCTR1)

DVSTCTR0 is a register that controls and confirms the state of the USB data bus on the port 0 side. DVSTCTR1 is a register that controls and confirms the state of the USB data bus on the port 1 side.

These registers are initialized by a power-on reset. After a USB bus reset, only the WKUP bit is initialized and the RESUME bit value is undefined.

(1) DVSTCTR0

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	1	1	_	_	_	WKUP	RWUPE	USBRST	RESUME	UACT	_	R	HST[2:0	0]
Initial value:	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	: R	R	R	R	R	R	R	R/W*	R/W	R/W	R/W	R/W	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 9		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
8	WKUP	0	R/W*	Wakeup Output
				Enables or disables outputting the remote wakeup signal (resume signal) to the USB bus when the function controller function is selected.
				0: Remote wakeup signal is not output.
				1: Remote wakeup signal is output.
				The module controls the output time of a remote wakeup signal. When this bit is set to 1, this module clears this bit to 0 after outputting the 10-ms K state.
				According to the USB specification, the USB bus idle state must be kept for 5 ms or longer before a remote wakeup signal is output. If this module writes 1 to this bit right after detection of suspended state, the K state will be output after 2 ms.
				Note: Do not write 1 to this bit, unless the device state is in the suspended state (the DVSQ bit in the INTSTS0 register is set to 1xx) and the USB host enables the remote wakeup signal. When this bit is set to 1, the internal clock must not be stopped even in the suspended state (write 1 to this bit while SCKE is 1).
				This bit should be set to 0 if the host controller function is selected.

Bit	Bit Name	Initial Value	R/W	Description
7	RWUPE	0	R/W	Wakeup Detection Enable
				Enables or disables the downstream port peripheral device to use the remote wakeup function (resume signal output) when the host controller function is selected.
				0: Downstream port remote wakeup is disabled.
				1: Downstream port remote wakeup is enabled.
				With this bit set to 1, on detecting the remote wakeup signal, this module detects the resume signal (K-state for 2.5 $\mu s)$ from the downstream port device and performs the resume process (drives the port to the K-state).
				With this bit set to 0, this module ignores the detected remote wakeup signal (K-state) from the peripheral device connected to the USB port.
				While this bit is 1, the internal clock should not be stopped even in the suspended state (SCKE should be set to 1).
				This bit should be set to 0 if the function controller function is selected.

Bit	Bit Name	Initial Value	R/W	Description
6	USBRST	0	R/W	USB Bus Reset Output
				Controls the USB bus reset signal output when the host controller function is selected.
				0: USB bus reset signal is not output.
				1: USB bus reset signal is output.
				When the host controller function is selected, setting this bit to 1 allows this module to drive the USB port to SE0 to reset the USB bus.
				This module continues outputting SE0 while USBRST is 1 (until 0 is written to USBRST). USBRST should be 1 (= USB bus reset period) for the time defined by USB Specification 2.0.
				Writing 1 to this bit during communication (UACT = 1) or during the resume process (RESUME = 1) prevents this module from starting the USB bus reset process until both UACT and RESUME become 0.
				Write 1 to the UACT bit simultaneously with the end of the USB bus reset process (writing 0 to USBRST).
				This bit should be set to 0 if the function controller function is selected.
5	RESUME	0	R/W	Resume Output
				Controls the resume signal output when the host controller function is selected.
				0: Resume signal is not output.
				1: Resume signal is output.
				Setting this bit to 1 allows this module to drive the port to the K-state and output the resume signal.
				This module continues outputting K-state while RESUME is 1 (until 0 is written to RESUME). RESUME should be 1 (= resume period) for the time defined by USB Specification 2.0.
				This bit should be set to 1 in the suspended state.
				Write 1 to the UACT bit simultaneously with the end of the resume process (writing 0 to RESUME).
				This bit should be set to 0 if the function controller function is selected.
				

Bit	Bit Name	Initial Value	R/W	Description
4	UACT	0	R/W	USB Bus Enable
				Enables operation of the USB bus (controls the SOF packet transmission to the USB bus) when the host controller function is selected.
				 Downstream port is disabled (SOF transmission is disabled).
				 Downstream port is enabled (SOF transmission is enabled).
				With this bit set to 1, this module puts the USB port to the USB-bus enabled state and performs SOF output and data transmission and reception.
				This module starts outputting SOF within 1 frame after 1 has been written to UACT.
				With this bit set to 0, this module enters the idle state after outputting SOF.
				This module sets this bit to 0 on any of the following conditions.
				A DTCH interrupt is detected during
				communication (while UACT = 1).
				 An EOFERR interrupt is detected during
				communication (while UACT = 1).
				Writing 1 to this bit should be done at the end of the USB bus reset process (writing 0 to USBRST) or at the end of the resume process from the suspended state (writing 0 to RESUME).
				This bit should be set to 0 if the function controller function is selected.
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	RHST[2:0]	000	R	USB Bus Reset Status
	,			Indicates the status of the USB bus reset.
				(1) When the host controller function is selected
				000: Communication speed not determined (powered state or no connection)
				1xx: USB bus reset in progress
				010: Full-speed connection
				These bits indicate 100 after 1 has been written to USBRST by software.
				This module fixes the value of the RHST bits when 0 is written to USBRST and this module completes SE0 driving.
				(2) When the function controller function is selected
				000: Communication speed not determined
				1xx: USB bus reset in progress
				010: Full-speed connection
				A DVST interrupt is generated and these bits indicate 010 as soon as this module detects the USB bus reset.

Note: * Only 1 can be written.

DVSTCTR1 **(2)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[_	_	_	_	_	_	_	_	RWUPE	USBRST	RESUME	UACT	_	R	HST[2:	0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	RWUPE	0	R/W	Wakeup Detection Enable
				Enables or disables the downstream port peripheral device to use the remote wakeup function (resume signal output) when the host controller function is selected.
				0: Downstream port remote wakeup is disabled.
				1: Downstream port remote wakeup is enabled.
				With this bit set to 1, on detecting the remote wakeup signal, this module detects the resume signal (K-state for 2.5 μ s) from the downstream port device and performs the resume process (drives the port to the K-state).
				With this bit set to 0, this module ignores the detected remote wakeup signal (K-state) from the peripheral device connected to the USB port.
				While this bit is 1, the internal clock should not be stopped even in the suspended state (SCKE should be set to 1).
				This bit should be set to 0 if the function controller function is selected.

Bit	Bit Name	Initial Value	R/W	Description
6	USBRST	0	R/W	USB Bus Reset Output
				Controls the USB bus reset signal output when the host controller function is selected.
				0: USB bus reset signal is not output.
				1: USB bus reset signal is output.
				When the host controller function is selected, setting this bit to 1 allows this module to drive the USB port to SE0 to reset the USB bus.
				This module continues outputting SE0 while USBRST is 1 (until 0 is written to USBRST). USBRST should be 1 (= USB bus reset period) for the time defined by USB Specification 2.0.
				Writing 1 to this bit during communication (UACT = 1) or during the resume process (RESUME = 1) prevents this module from starting the USB bus reset process until both UACT and RESUME become 0.
				Write 1 to the UACT bit simultaneously with the end of the USB bus reset process (writing 0 to USBRST).
				This bit should be set to 0 if the function controller function is selected.
5	RESUME	0	R/W	Resume Output
				Controls the resume signal output when the host controller function is selected.
				0: Resume signal is not output.
				1: Resume signal is output.
				Setting this bit to 1 allows this module to drive the port to the K-state and output the resume signal.
				This module continues outputting K-state while RESUME is 1 (until 0 is written to RESUME). RESUME should be 1 (= resume period) for the time defined by USB Specification 2.0.
				This bit should be set to 1 in the suspended state.
				Write 1 to the UACT bit simultaneously with the end of the resume process (writing 0 to RESUME).
				This bit should be set to 0 if the function controller function is selected.

Bit	Bit Name	Initial Value	R/W	Description
4	UACT	0	R/W	USB Bus Enable
				Enables operation of the USB bus (controls the SOF packet transmission to the USB bus) when the host controller function is selected.
				 Downstream port is disabled (SOF transmission is disabled).
				 Downstream port is enabled (SOF transmission is enabled).
				With this bit set to 1, this module puts the USB port to the USB-bus enabled state and performs SOF output and data transmission and reception.
				This module starts outputting SOF within 1 frame after 1 has been written to UACT.
				With this bit set to 0, this module enters the idle state after outputting SOF.
				This module sets this bit to 0 on any of the following conditions.
				A DTCH interrupt is detected during
				communication (while UACT = 1).
				 An EOFERR interrupt is detected during
				communication (while UACT = 1).
				Writing 1 to this bit should be done at the end of the USB bus reset process (writing 0 to USBRST) or at the end of the resume process from the suspended state (writing 0 to RESUME).
				This bit should be set to 0 if the function controller function is selected.
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description					
2 to 0	RHST[2:0]	000	R	USB Bus Reset Status					
				Indicates the USB bus reset status when the host controller function is selected.					
				000: Communication speed not determined (powered state or no connection)					
				1xx: USB bus reset in progress					
				010: Full-speed connection					
				These bits indicate 100 after 1 has been written to USBRST by software.					
				This module fixes the value of the RHST bits when 0 is written to USBRST and this module completes SE0 driving.					
				When the function controller function is selected, these bits indicate 000.					

Note: * Only 1 can be written.

27.3.5 DMA-FIFO Pin Configuration Registers (DMA0PCFG, DMA1PCFG)

DMA0PCFG is a register that controls DMA0-FIFO bus accesses. DMA1PCFG is a register that controls DMA1-FIFO bus accesses.

These registers are initialized by a power-on reset.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	_	_	_	_	DFWR ENDE	_	_	_	_	_	_	_	_
Initial value:	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	: R	R	R	R	R	R	R	R/W	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	DFWRENDE	0	R/W	DMA-FIFO Port Write End Enable
				Enables or disables the WREND signal output from the DMAC.
				0: WREND signal is disabled.
				1: WREND signal is enabled.
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

27.3.6 FIFO Port Registers (CFIFO, D0FIFO, D1FIFO)


CFIFO, D0FIFO, and D1FIFO are port registers that are used to read data from the FIFO buffer memory and writing data to the FIFO buffer memory.

There are three FIFO ports: the CFIFO, D0FIFO and D1FIFO ports. Each FIFO port is configured of a port register (CFIFO, D0FIFO, D1FIFO) that handles reading of data from the FIFO buffer memory and writing of data to the FIFO buffer memory, a select register (CFIFOSEL, D0FIFOSEL) that is used to select the pipe assigned to the FIFO port, and a control register (CFIFOCTR, D0FIFOCTR, D1FIFOCTR).

Each FIFO port has the following features.

- The DCP FIFO buffer should be accessed through the CFIFO port.
- Accessing the FIFO buffer using DMA transfer should be performed through the D0FIFO or D1FIFO port.
- The D1FIFO and D0FIFO ports can be accessed also by the CPU.
- When using functions specific to the FIFO port, the pipe number (selected pipe) specified by the CURPIPE bits cannot be changed (when the DMA transfer function is used, etc.).
- Registers configuring a FIFO port do not affect other FIFO ports.
- The same pipe should not be assigned to two or more FIFO ports.
- There are two FIFO buffer states: the access right is on the CPU side and it is on the SIE side.
 When the FIFO buffer access right is on the SIE side, the FIFO buffer cannot be accessed from the CPU.

These registers are initialized by a power-on reset.



		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 0	FIFOPORT	All 0	R/W	FIFO Port
	[15:0]			Accessing these bits allow reading the received data from the FIFO buffer or writing the transmit data to the FIFO buffer.
				These bits can be accessed only while the FRDY bit in each control register (CFIFOCTR, D0FIFOCTR, or D1FIFOCTR) is 1.
				The valid bits in this register depend on the settings of the MBW bits (access bit width setting) and BIGEND bit (endian setting) as shown in tables 27.6 and 27.7.

Table 27.6 Endian Operation in 16-Bit Access

BIGEND Bit	Bits 15 to 8	Bits 7 to 0
0	N + 1 data	N + 0 data
1	N + 0 data	N + 1 data

Table 27.7 Endian Operation in 8-Bit Access

BIGEND Bit	Bits 15 to 8	Bits 7 to 0
0	Access prohibited	N + 0 data
1	Access prohibited	N + 0 data

Note: * Reading data from the access prohibited bits is prohibited.

27.3.7 FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL)

CFIFOSEL, D0FIFOSEL, and D1FIFOSEL are registers that assign the pipe to the FIFO port, and control access to the corresponding port.

The same pipe should not be specified by the CURPIPE bits in CFIFOSEL, D0FIFOSEL and D1FIFOSEL. When the CURPIPE bits in D0FIFOSEL and D1FIFOSEL are cleared to B'000, no pipe is selected.

The pipe number should not be changed while the DMA transfer is enabled.

These registers are initialized by a power-on reset.

(1) CFIFOSEL

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[RCNT	REW	_	_	_	MBW	_	BIGEND	_	_	ISEL	_		CURPIE	PE[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W	R/W*	R	R	R	R/W	R	R/W	R	R	R/W	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	RCNT	0	R/W	Read Count Mode
				Specifies the read mode for the value in the DTLN bits in CFIFOCTR.
				 The DTLN bit is cleared when all of the receive data has been read from the CFIFO.
				(In double buffer mode, the DTLN bit value is cleared when all the data has been read from a single plane.)
				 The DTLN bit is decremented when the receive data is read from the CFIFO.

Bit	Bit Name	Initial Value	R/W	Description
14	REW	0	R/W*	Buffer Pointer Rewind
				Specifies whether or not to rewind the buffer pointer.
				0: The buffer pointer is not rewound.
				1: The buffer pointer is rewound.
				When the selected pipe is in the receiving direction, setting this bit to 1 while the FIFO buffer is being read allows re-reading the FIFO buffer from the first data (in double buffer mode, re-reading the currently-read FIFO buffer plane from the first data is allowed).
				Do not set REW to 1 simultaneously with modifying the CURPIPE bits. Before setting REW to 1, be sure to check that FRDY is 1.
				To re-write to the FIFO buffer again from the first data for the pipe in the transmitting direction, use the BCLR bit.
13 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	MBW	0	R/W	CFIFO Port Access Bit Width
				Specifies the bit width for accessing the CFIFO port.
				0: 8-bit width
				1: 16-bit width
				When the selected pipe is in the receiving direction, once reading data is started after setting this bit, this bit should not be modified until all the data has been read.
				When the selected pipe is in the receiving direction, the CURPIPE and MBW bits should be set simultaneously.
				When the selected pipe is in the transmitting direction, the bit width cannot be changed from the 8-bit width to the 16-bit width while data is being written to the buffer memory.
				When the bit width is set to the 16-bit width, writing odd number of bytes is also enabled by controlling bus access.

Bit	Bit Name	Initial Value	R/W	Description
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8	BIGEND	0	R/W	CFIFO Port Endian Control
				Specifies the byte endian for the CFIFO port.
				0: Little endian
				1: Big endian
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5	ISEL	0	R/W	CFIFO Port Access Direction When DCP is Selected
				0: Reading from the buffer memory is selected
				1: Writing to the buffer memory is selected
				After writing to this bit with the DCP being a selected pipe, read this bit to check that the written value agrees with the read value before proceeding to the next process.
				Set this bit and the CURPIPE bits simultaneously.
4	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
3 to 0	CURPIPE[3:0]	0000	R/W	CFIFO Port Access Pipe Specification
				Specifies the pipe number for reading or writing data through the CFIFO port.
				0000: DCP
				0001: Pipe 1
				0010: Pipe 2
				0011: Pipe 3
				0100: Pipe 4
				0101: Pipe 5
				0110: Pipe 6
				0111: Pipe 7
				1000: Pipe 8
				1001: Pipe 9
				Other than above: Setting prohibited
				After writing to these bits, read these bits to check that the written value agrees with the read value before proceeding to the next process.
				Do not set the same pipe number to the CURPIPE bits in CFIFOSEL, D0FIFOSEL, and D1FIFOSEL.
				Even if an attempt is made to modify the setting of these bits during access to the FIFO buffer, the current access setting is retained until the access is completed. Then, the modification becomes effective thus enabling continuous access.

Only 0 can be read. Note:

(2) D0FIFOSEL, D1FIFOSEL

Bit	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RCNT	REW	DCLRM	DREQE	_	MBW	_	BIGEND	_	_	_	_		CURPIE	PE[3:0]	
Initial value	e: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	/: R/W	R/W*	R/W	R/W	R	R/W	R	R/W	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
				·
15	RCNT	0	R/W	Read Count Mode
				Specifies the read mode for the value in the DTLN bits in DnFIFOCTR.
				The DTLN bit is cleared when all of the receive data has been read from the DnFIFO.
				(In double buffer mode, the DTLN bit value is cleared when all the data has been read from a single plane.)
				 The DTLN bit is decremented when the receive data is read from the DnFIFO.
				When accessing DnFIFO with the BFRE bit set to 1, set this bit to 0.
14	REW	0	R/W*	Buffer Pointer Rewind
				Specifies whether or not to rewind the buffer pointer.
				0: The buffer pointer is not rewound.
				1: The buffer pointer is rewound.
				When the selected pipe is in the receiving direction, setting this bit to 1 while the FIFO buffer is being read allows re-reading the FIFO buffer from the first data (in double buffer mode, re-reading the currently-read FIFO buffer plane from the first data is allowed).
				Do not set REW to 1 simultaneously with modifying the CURPIPE bits. Before setting REW to 1, be sure to check that FRDY is 1.
				To re-write to the FIFO buffer again from the first data for the pipe in the transmitting direction, use the BCLR bit.

Bit	Bit Name	Initial Value	R/W	Description
13	DCLRM	0	R/W	Auto Buffer Memory Clear Mode Accessed after Specified Pipe Data is Read
				Enables or disables the buffer memory to be cleared automatically after data has been read out using the selected pipe.
				0: Auto buffer clear mode is disabled.
				1: Auto buffer clear mode is enabled.
				With this bit set to 1, this module sets BCLR to 1 for the FIFO buffer of the selected pipe on receiving a zero-length packet while the FIFO buffer assigned to the selected pipe is empty, or on receiving a short packet and reading the data while BFRE is 1.
				When using this module with the BRDYM bit set to 1, set this bit to 0.
12	DREQE	0	R/W	DMA Transfer Request Enable
				Enables or disables the DMA transfer request to be issued.
				0: Request disabled
				1: Request enabled
				Before setting this bit to 1 to enable the DMA transfer request to be issued, set the CURPIPE bits.
				Before modifying the CURPIPE bit setting, set this bit to 0.

Bit	Bit Name	Initial Value	R/W	Description
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10	MBW	0	R/W	FIFO Port Access Bit Width
				Specifies the bit width for accessing the DnFIFO port.
				0: 8-bit width
				1: 16-bit width
				When the selected pipe is in the receiving direction, once reading data is started after setting this bit, this bit should not be modified until all the data has been read.
				When the selected pipe is in the receiving direction, the CURPIPE and MBW bits should be set simultaneously.
				When the selected pipe is in the transmitting direction, the bit width cannot be changed from the 8-bit width to the 16-bit width while data is being written to the buffer memory.
				When the bit width is set to the 16-bit width, writing odd number of bytes is also enabled by controlling bus access.
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8	BIGEND	0	R/W	FIFO Port Endian Control
				Specifies the byte endian for the DnFIFO port.
				0: Little endian
				1: Big endian
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

D:4	Bit Name	Initial Value	DW	Decemention
Bit			R/W	Description
3 to 0	CURPIPE[3:0]	0000	R/W	FIFO Port Access Pipe Specification
				Specifies the pipe number for reading or writing data through the D0FIFO/D1FIFO port.
				0000: No pipe specified
				0001: Pipe 1
				0010: Pipe 2
				0011: Pipe 3
				0100: Pipe 4
				0101: Pipe 5
				0110: Pipe 6
				0111: Pipe 7
				1000: Pipe 8
				1001: Pipe 9
				Other than above: Setting prohibited
				After writing to these bits, read these bits to check that the written value agrees with the read value before proceeding to the next process.
				Do not set the same pipe number to the CURPIPE bits in CFIFOSEL, D0FIFOSEL, and D1FIFOSEL.
				Even if an attempt is made to modify the setting of these bits during access to the FIFO buffer, the current access setting is retained until the access is completed. Then, the modification becomes effective thus enabling continuous access.

Note: Only 0 can be read.

FIFO Port Control Registers (CFIFOCTR, D0FIFOCTR, D1FIFOCTR) 27.3.8

CFIFOCTR, D0FIFOCTR, and D1FIFOCTR are registers that determine whether or not writing to the buffer memory has been finished, the buffer accessed from the CPU has been cleared, and the FIFO port is accessible. CFIFOCTR, D0FIFOCTR, and D1FIFOCTR are used for the corresponding FIFO ports.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BVAL	BCLR	FRDY	_	_	_	_					OTLN[8:0]			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/M*2	R/\//*1	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	BVAL	0	R/W* ²	Buffer Memory Valid Flag
				This bit should be set to 1 when data has been completely written to the FIFO buffer on the CPU side for the pipe selected using the CURPIPE bits (selected pipe).
				0: Invalid
				1: Writing ended
				When the selected pipe is in the transmitting direction, set this bit to 1 in the following cases. Then, this module switches the FIFO buffer from the CPU side to the SIE side, enabling transmission.
				 To transmit a short packet, set this bit to 1 after data has been written.
				 To transmit a zero-length packet, set this bit to 1 before data is written to the FIFO buffer.
				When the data of the maximum packet size has been written, this module sets this bit to 1 and switches the FIFO buffer from the CPU side to the SIE side, enabling transmission.
				When the selected pipe is in the transmitting direction, if 1 is written to BVAL and BCLR bits simultaneously, this module clears the data that has been written before it, enabling transmission of a zero-length packet.
				Writing 1 to this bit should be done while FRDY indicates 1 (set by this module).
				When the selected pipe is in the receiving direction, do not set this bit to 1.

Bit	Bit Name	Initial Value	R/W	Description
14	BCLR	0	R/W*1	CPU Buffer Clear
				This bit should be set to 1 to clear the FIFO buffer on the CPU side for the selected pipe.
				0: Invalid
				1: Clears the buffer memory on the CPU side.
				When double buffer mode is set for the FIFO buffer assigned to the selected pipe, this module clears only one plane of the FIFO buffer even when both planes are read-enabled.
				When the selected pipe is the DCP, setting BCLR to 1 allows this module to clear the FIFO buffer regardless of whether the FIFO buffer is on the CPU side or SIE side. To clear the buffer on the SIE side, set the PID bits for the DCP to NAK before setting BCLR to 1.
				When the selected pipe is not the DCP, writing 1 to this bit should be done while FRDY indicates 1 (set by this module).
13	FRDY	0	R	FIFO Port Ready
				Indicates whether the FIFO port can be accessed.
				0: FIFO port access is disabled.
				1: FIFO port access is enabled.
				In the following cases, this module sets FRDY to 1 but data cannot be read via the FIFO port because there is no data to be read. In these cases, set BCLR to 1 to clear the FIFO buffer, and enable transmission and reception of the next data.
				 A zero-length packet is received when the FIFO buffer assigned to the selected pipe is empty.
				A short packet is received and the data is completely read while BFRE is 1.

Bit	Bit Name	Initial Value	R/W	Description
12 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8 to 0	DTLN[8:0]	H'000	R	Receive Data Length
				Indicates the length of the receive data.
				While the FIFO buffer is being read, these bits indicate the different values depending on the RCNT bit value as described below.
				• RCNT = 0:
				This module sets these bits to indicate the length of the receive data until all the received data has been read from a single FIFO buffer plane.
				While BFRE is 1, these bits retain the length of the receive data until BCLR is set to 1 even after all the data has been read.
				• RCNT = 1:
				This module decrements the value indicated by these bits each time data is read from the FIFO buffer. (The value is decremented by one when MBW is 0 and by two when MBW is 1.)
				This module sets these bits to 0 when all the data has been read from one FIFO buffer plane. However, in double buffer mode, if data has been received in one FIFO buffer plane before all the data has been read from the other plane, this module sets these bits to indicate the length of the receive data in the former plane when all the data has been read from the latter plane.

Notes: 1. Only 0 can be read and 1 can be written.

2. Only 1 can be written.

27.3.9 **Interrupt Enable Register 0 (INTENB0)**

INTENB0 is a register that enables or disables the various interrupts. On detecting the interrupt corresponding to the bit that has been set to 1, this module generates the USB interrupt.

This module sets 1 to each status bit in INTSTSO when a detection condition of the corresponding interrupt source has been satisfied regardless of the set value in INTENB0 (regardless of whether the interrupt output is enabled or disabled).

While the status bit in INTSTS0 corresponding to the interrupt source indicates 1, this module generates the USB interrupt when the corresponding interrupt enable bit in INTENB0 is modified from 0 to 1.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	VBSE	RSME	SOFE	DVSE	CTRE	ВЕМРЕ	NRDYE	BRDYE	_	_	_	_	_	_	_	_
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	· R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	VBSE	0	R/W	VBUS Interrupt Enable
				Enables or disables the USB interrupt request when the VBINT interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
14	RSME	0	R/W	Resume Interrupt Enable*
				Enables or disables the USB interrupt request when the RESM interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
13	SOFE	0	R/W	Frame Number Update Interrupt Enable
				Enables or disables the USB interrupt request when the SOFR interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled

Bit	Bit Name	Initial Value	R/W	Description
12	DVSE	0	R/W	Device State Transition Interrupt Enable*
				Enables or disables the USB interrupt request when the DVST interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
11	CTRE	0	R/W	Control Transfer Stage Transition Interrupt Enable*
				Enables or disables the USB interrupt request when the CTRT interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
10	BEMPE	0	R/W	Buffer Empty Interrupt Enable
				Enables or disables the USB interrupt request when the BEMP interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
9	NRDYE	0	R/W	Buffer Not Ready Response Interrupt Enable
				Enables or disables the USB interrupt request when the NRDY interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
8	BRDYE	0	R/W	Buffer Ready Interrupt Enable
				Enables or disables the USB interrupt request when the BRDY interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: The RSME, DVSE, and CTRE bits can be set to 1 only when the function controller function is selected; do not set these bits to 1 to enable the corresponding interrupt output when the host controller function is selected.

27.3.10 Interrupt Enable Registers 1 and 2 (INTENB1 and INTENB2)

INTENB1 is a register that enables or disables the various interrupts when the host controller function is selected on the port 0 side. INTENB2 is a register that enables or disables the various interrupts when the host controller function is selected on the port 1 side. INTENB1 also sets the interrupt mask for setup transaction.

On detecting the interrupt corresponding to the bit in these registers that has been set to 1, these modules generate the USB interrupt.

These modules set 1 to each status bit in INTSTS1 and INTSTS2 when a detection condition of the corresponding interrupt source has been satisfied regardless of the set value in INTENB1 and INTENB2 (regardless of whether the interrupt output is enabled or disabled).

While the status bit in INTSTS1 and INTSTS2 corresponding to the interrupt source indicates 1, these modules generate the USB interrupt when the corresponding interrupt enable bit in INTENB1 and INTENB2 is modified from 0 to 1.

When the function controller function is selected, the interrupts should not be enabled. These registers are initialized by a power-on reset.

(1) INTENB1

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	BCHGE	_	DTCHE	ATT CHE	_	_	_	_	EOF ERRE	SIGNE	SACKE	_	_	_	_
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R	R/W	R	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	BCHGE	0	R/W	USB Bus Change Interrupt Enable
				Enables or disables the USB interrupt request when the BCHG interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
12	DTCHE	0	R/W	Disconnection Detection Interrupt Enable
12	DIGHE	U	□/ V V	·
				Enables or disables the USB interrupt request when the DTCH interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
11	ATTCHE	0	R/W	Connection Detection Interrupt Enable
				Enables or disables the USB interrupt request when the ATTCH interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
10 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	EOFERRE	0	R/W	EOF Error Detection Interrupt Enable
				Enables or disables the USB interrupt request when the EOFERR interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
5	SIGNE	0	R/W	Setup Transaction Error Interrupt Enable
				Enables or disables the USB interrupt request when the SIGN interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
4	SACKE	0	R/W	Setup Transaction Normal Response Interrupt Enable
				Enables or disables the USB interrupt request when the SACK interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: The INTENB1 register bits can be set to 1 only when the host controller function is selected; do not set these bits to 1 to enable the corresponding interrupt output when the function controller function is selected.

(2) INTENB2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[_	BCHGE	_	DTCHE	ATT CHE	_	_	_	_	EOF ERRE	_	_	_	_	_	_	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R/W	R	R/W	R/W	R	R	R	R	R/W	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	BCHGE	0	R/W	USB Bus Change Interrupt Enable
				Enables or disables the USB interrupt request when the BCHG interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
12	DTCHE	0	R/W	Disconnection Detection Interrupt Enable
				Enables or disables the USB interrupt request when the DTCH interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
11	ATTCHE	0	R/W	Connection Detection Interrupt Enable
				Enables or disables the USB interrupt request when the ATTCH interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
10 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
6	EOFERRE	0	R/W	EOF Error Detection Interrupt Enable
				Enables or disables the USB interrupt request when the EOFERR interrupt is detected.
				0: Interrupt request disabled
				1: Interrupt request enabled
5 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: The INTENB2 register bits can be set to 1 only when the host controller function is selected; do not set these bits to 1 to enable the corresponding interrupt output when the function controller function is selected.

27.3.11 BRDY Interrupt Enable Register (BRDYENB)

BRDYENB is a register that enables or disables the BRDY bit in INTSTS0 to be set to 1 when the BRDY interrupt is detected for each pipe.

On detecting the BRDY interrupt for the pipe corresponding to the bit in this register that has been set to 1, this module sets 1 to the corresponding PIPEBRDY bit in BRDYSTS and the BRDY bit in INTSTSO, and generates the BRDY interrupt.

While at least one PIPEBRDY bit in BRDYSTS indicates 1, this module generates the BRDY interrupt when the corresponding interrupt enable bit in BRDYENB is modified from 0 to 1.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	-	_	_	_	PIPE9 BRDYE	PIPE8 BRDYE	PIPE7 BRDYE	PIPE6 BRDYE	PIPE5 BRDYE	PIPE4 BRDYE	PIPE3 BRDYE	PIPE2 BRDYE	PIPE1 BRDYE	PIPE0 BRDYE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	R	R	R	R	R	R/W	R/M	R/M	R/M	R/M	R/W	R/M	R/M	R/M	R/M

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9BRDYE	0	R/W	BRDY interrupt Enable for PIPE9
				0: Interrupt output disabled
				1: Interrupt output enabled
8	PIPE8BRDYE	0	R/W	BRDY interrupt Enable for PIPE8
				0: Interrupt output disabled
				1: Interrupt output enabled
7	PIPE7BRDYE	0	R/W	BRDY interrupt Enable for PIPE7
				0: Interrupt output disabled
				1: Interrupt output enabled

27.3.12 NRDY Interrupt Enable Register (NRDYENB)

NRDYENB is a register that enables or disables the NRDY bit in INTSTS0 to be set to 1 when the NRDY interrupt is detected for each pipe.

On detecting the NRDY interrupt for the pipe corresponding to the bit in this register that has been set to 1, this module sets 1 to the corresponding PIPENRDY bit in NRDYSTS and the NRDY bit in INTSTSO, and generates the NRDY interrupt.

While at least one PIPENRDY bit in NRDYSTS indicates 1, this module generates the NRDY interrupt when the corresponding interrupt enable bit in NRDYENB is modified from 0 to 1.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	-	_	_	_	PIPE9 NRDYE	PIPE8 NRDYE	PIPE7 NRDYE	PIPE6 NRDYE	PIPE5 NRDYE	PIPE4 NRDYE	PIPE3 NRDYE	PIPE2 NRDYE	PIPE1 NRDYE	PIPE0 NRDYE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/M⋅	R	R	R	R	R	R	D/M	D/M	D/M	D/M	D/M	R/M	D/M	D/M	D/M	D/M

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9NRDYE	0	R/W	NRDY Interrupt Enable for PIPE9
				0: Interrupt output disabled
				1: Interrupt output enabled
8	PIPE8NRDYE	0	R/W	NRDY Interrupt Enable for PIPE8
				0: Interrupt output disabled
				1: Interrupt output enabled
7	PIPE7NRDYE	0	R/W	NRDY Interrupt Enable for PIPE7
				0: Interrupt output disabled
				1: Interrupt output enabled
6	PIPE6NRDYE	0	R/W	NRDY Interrupt Enable for PIPE6
				0: Interrupt output disabled
				1: Interrupt output enabled

Bit	Bit Name	Initial Value	R/W	Description
				Description
5	PIPE5NRDYE	0	R/W	NRDY Interrupt Enable for PIPE5
				0: Interrupt output disabled
				1: Interrupt output enabled
4	PIPE4NRDYE	0	R/W	NRDY Interrupt Enable for PIPE4
				0: Interrupt output disabled
				1: Interrupt output enabled
3	PIPE3NRDYE	0	R/W	NRDY Interrupt Enable for PIPE3
				0: Interrupt output disabled
				1: Interrupt output enabled
2	PIPE2NRDYE	0	R/W	NRDY Interrupt Enable for PIPE2
				0: Interrupt output disabled
				1: Interrupt output enabled
1	PIPE1NRDYE	0	R/W	NRDY Interrupt Enable for PIPE1
				0: Interrupt output disabled
				1: Interrupt output enabled
0	PIPE0NRDYE	0	R/W	NRDY Interrupt Enable for PIPE0
				0: Interrupt output disabled
				1: Interrupt output enabled

27.3.13 BEMP Interrupt Enable Register (BEMPENB)

BEMPENB is a register that enables or disables the BEMP bit in INTSTS0 to be set to 1 when the BEMP interrupt is detected for each pipe.

On detecting the BEMP interrupt for the pipe corresponding to the bit in this register that has been set to 1, this module sets 1 to the corresponding PIPEBEMP bit in BEMPSTS and the BEMP bit in INTSTSO, and generates the BEMP interrupt.

While at least one PIPEBEMP bit in BEMPSTS indicates 1, this module generates the BEMP interrupt when the corresponding interrupt enable bit in BEMPENB is modified from 0 to 1.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	-	_	_	_	PIPE9 BEMPE	PIPE8 BEMPE	PIPE7 BEMPE	PIPE6 BEMPE	PIPE5 BEMPE	PIPE4 BEMPE	PIPE3 BEMPE	PIPE2 BEMPE	PIPE1 BEMPE	PIPE0 BEMPE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	R	R	R	R	R	R/W	R/W	R/W	R/M	R/W	R/W	R/M	R/M	R/M	R/M

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9BEMPE	0	R/W	BEMP Interrupt Enable for PIPE9
				0: Interrupt output disabled
				1: Interrupt output enabled
8	PIPE8BEMPE	0	R/W	BEMP Interrupt Enable for PIPE8
				0: Interrupt output disabled
				1: Interrupt output enabled
7	PIPE7BEMPE	0	R/W	BEMP Interrupt Enable for PIPE7
				0: Interrupt output disabled
				1: Interrupt output enabled
6	PIPE6BEMPE	0	R/W	BEMP Interrupt Enable for PIPE6
				0: Interrupt output disabled
				1: Interrupt output enabled

		Initial		
Bit	Bit Name	Value	R/W	Description
5	PIPE5BEMPE	0	R/W	BEMP Interrupt Enable for PIPE5
				0: Interrupt output disabled
				1: Interrupt output enabled
4	PIPE4BEMPE	0	R/W	BEMP Interrupt Enable for PIPE4
				0: Interrupt output disabled
				1: Interrupt output enabled
3	PIPE3BEMPE	0	R/W	BEMP Interrupt Enable for PIPE3
				0: Interrupt output disabled
				1: Interrupt output enabled
2	PIPE2BEMPE	0	R/W	BEMP Interrupt Enable for PIPE2
				0: Interrupt output disabled
				1: Interrupt output enabled
1	PIPE1BEMPE	0	R/W	BEMP Interrupt Enable for PIPE1
				0: Interrupt output disabled
				1: Interrupt output enabled
0	PIPE0BEMPE	0	R/W	BEMP Interrupt Enable for PIPE0
				0: Interrupt output disabled
				1: Interrupt output enabled

27.3.14 SOF Output Configuration Register (SOFCFG)

SOFCFG is a register that specifies the BRDY interrupt status clear timing.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	_	_	_	_	_	_	BRDYM	_	_	_	_	_	_
Initial value:	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	BRDYM	0	R/W	BRDY Interrupt Status Clear Timing for each Pipe
				Specifies the timing for clearing the BRDY interrupt status for each pipe.
				This bit should be set at the initial setting of this module (before the communication is started). It should not be modified after the communication is started.
				0: Writing 0 clears the status.
				1: This module clears the status when data has been read from the FIFO buffer or data has been written to the FIFO buffer.
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

27.3.15 Interrupt Status Register 0 (INTSTS0)

INTSTS0 is a register that indicates the status of the various interrupts detected.

This register is initialized by a power-on reset. By a USB bus reset, the DVSQ[2:0] bits are initialized.

Bit	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	VBINT	RESM	SOFR	DVST	CTRT	BEMP	NRDY	BRDY	VBSTS		DVSQ[2:0]	VALID		CTSQ[2:0]	
Initial value	e: 0	0	0	0/1*1	0	0	0	0	0/1*3	0*2	0*2	0/1*2	0	0	0	0
R/W	1. B/W*4	R/W*4	R/W*4	R/W*4	R/W*4	R	R	R	R	R	R	R	R/W*4	R	R	R

D:4	Dit Name	Initial Value	DAV	Description
Bit	Bit Name	value	R/W	Description
15	VBINT	0	R/W* ⁴	VBUS Interrupt Status*5
				0: VBUS interrupts not generated
				1: VBUS interrupts generated
				This module sets this bit to 1 on detecting a level change (high to low or low to high) in the VBUS pin input value. This module sets the VBSTS bit to indicate the VBUS pin input value. When the VBUS interrupt is generated, repeat reading the VBSTS bit until the same value is read several times to eliminate chattering.
14	RESM	0	R/W*4	Resume Interrupt Status*5*6
				0: Resume interrupts not generated
				1: Resume interrupts generated
				When the function controller function is selected, this module sets this bit to 1 on detecting the falling edge of the signal on the DP pin in the suspended state (DVSQ = 1XX).
				When the host controller function is selected, the read value is invalid.

Bit	Bit Name	Initial Value	R/W	Description
13	SOFR	0	R/W* ⁴	Frame Number Refresh Interrupt Status
				0: SOF interrupts not generated
				1: SOF interrupts generated
				(1) When the host controller function is selected
				This module sets this bit to 1 on updating the frame number when the UACT bit has been set to 1. (This interrupt is detected every 1 ms.)
				(2) When the function controller function is selected
				This module sets this bit to 1 on updating the frame number. (This interrupt is detected every 1 ms.)
				This module can detect an SOFR interrupt through the internal interpolation function even when a damaged SOF packet is received from the USB host.
12	DVST	0/1*1	R/W*4	Device State Transition Interrupt Status*6
				0: Device state transition interrupts not generated
				1: Device state transition interrupts generated
				When the function controller function is selected, this module updates the DVSQ value and sets this bit to 1 on detecting a change in the device state.
				When this interrupt is generated, clear the status before this module detects the next device state transition.
				When the host controller function is selected, the read value is invalid.

Bit	Bit Name	Initial Value	R/W	Description
11	CTRT	0	R/W* ⁴	Control Transfer Stage Transition Interrupt Status*6
				Control transfer stage transition interrupts not generated
				Control transfer stage transition interrupts generated
				When the function controller function is selected, this module updates the CTSQ value and sets this bit to 1 on detecting a change in the control transfer stage.
				When this interrupt is generated, clear the status before this module detects the next control transfer stage transition.
				When the host controller function is selected, the read value is invalid.
10	BEMP	0	R	Buffer Empty Interrupt Status
				0: BEMP interrupts not generated
				1: BEMP interrupts generated
				This module sets this bit to 1 when at least one PIPEBEMP bit in BEMPSTS is set to 1 among the PIPEBEMP bits corresponding to the PIPEBEMPE bits in BEMPENB to which 1 has been set (when this module detects the BEMP interrupt status in at least one pipe among the pipes for which the BEMP interrupt output is enabled).
				For the conditions for PIPEBEMP status assertion, refer to section 27.4.2 (3), BEMP Interrupt.
				This module clears this bit to 0 when 0 is written to all the PIPEBEMP bits corresponding to the PIPEBEMPE bits to which 1 has been set.
				This bit cannot be cleared to 0 even if 0 is written to this bit.

9 NRI	DY	0								
		U	R	Buffer Not Ready Interrupt Status						
				0: NRDY interrupts not generated						
8 BRD				1: NRDY interrupts generated						
				This module sets this bit to 1 when at least one PIPENRDY bit in NRDYSTS is set to 1 among the PIPENRDY bits corresponding to the PIPENRDYE bits in NRDYENB to which 1 has been set (when this module detects the NRDY interrupt status in at least one pipe among the pipes for which the NRDY interrupt output is enabled).						
				For the conditions for PIPENRDY status assertion, refer to section 27.4.2 (2), NRDY Interrupt.						
				This module clears this bit to 0 when 0 is written to all the PIPENRDY bits corresponding to the PIPENRDYE bits to which 1 has been set.						
				This bit cannot be cleared to 0 even if 0 is written to this bit.						
8 BRI	ΟY	0	R	Buffer Ready Interrupt Status						
				Indicates the BRDY interrupt status.						
				0: BRDY interrupts not generated						
				1: BRDY interrupts generated						
				This module sets this bit to 1 when at least one PIPEBRDY bit in BRDYSTS is set to 1 among the PIPEBRDY bits corresponding to the PIPEBRDYE bits in BRDYENB to which 1 has been set (when this module detects the BRDY interrupt status in at least one pipe among the pipes for which the BRDY interrupt output is enabled).						
				For the conditions for PIPEBRDY status assertion, refer to section 27.4.2 (1), BRDY Interrupt.						
				This module clears this bit to 0 when 0 is written to all the PIPEBRDY bits corresponding to the PIPEBRDYE bits to which 1 has been set.						
				This bit cannot be cleared to 0 even if 0 is written to this bit.						
7 VBS	STS	0/1*3	R	VBUS Input Status						
				0: The VBUS pin is low level.						
				1: The VBUS pin is high level.						

Bit	Bit Name	Initial Value	R/W	Description
6 to 4	DVSQ[2:0]	000/001*2	R	Device State
				000: Powered state
				001: Default state
				010: Address state
				011: Configured state
				1xx: Suspended state
				When the host controller function is selected, the read value is invalid.
3	VALID	0	R/W*4	USB Request Reception
				0: Not detected
				1: Setup packet reception
				When the host controller function is selected, the read value is invalid.
2 to 0	CTSQ[2:0]	000	R	Control Transfer Stage
				000: Idle or setup stage
				001: Control read data stage
				010: Control read status stage
				011: Control write data stage
				100: Control write status stage
				101: Control write (no data) status stage
				110: Control transfer sequence error
				111: Setting prohibited
Notes: 1				When the host controller function is selected, the read value is invalid.

Notes: 1. This bit is initialized to B'0 by a power-on reset and B'1 by a USB bus reset.

- 2. These bits are initialized to B'000 by a power-on reset and B'001 by a USB bus reset.
- 3. This bit is initialized to 0 when the level of the VBUS pin input is high and 1 when low.
- 4. To clear the VBINT, RESM, SOFR, DVST, CTRT, or VALID bit, write 0 only to the bits to be cleared; write 1 to the other bits. Do not write 0 to the status bits indicating 0.
- 5. This module can detect a change in the status indicated by the VBINT and RESM bits even while the clock supply is stopped (while SCKE is 0), and outputs interrupts when the corresponding interrupt enable bits are enabled. Clearing the status should be done after enabling the clock supply.
- 6. A change in the status of the RESM, DVST, and CTRT bits occur only when the function controller function is selected; disable the corresponding interrupt enable bits (set to 0) when the host controller function is selected.

Interrupt Status Registers 1 and 2 (INTSTS1 and INTSTS2)

INTSTS1 is a register that is used to confirm interrupt status when the host controller function is selected on the port 0 side. INTSTS2 is a register that is used to confirm interrupt status when the host controller function is selected on the port 1 side. SIGN and SACK of INTSTS1 are interrupt status bits common to port 0 and port 1 sides.

The various interrupts indicated by the bits in these registers should be enabled only when the host controller function is selected.

These registers are initialized by a power-on reset.

(1) INTSTS1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	BCHG	_	DTCH	ATTCH	_	_	_	_	EOF ERR	SIGN	SACK	_	_	_	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R/W*1	R	R/W*1	R/W*1	R	R	R	R	R/W*1	R/W*1	R/W*1	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14	BCHG	0	R/W* ¹	USB Bus Change Interrupt Status
				Indicates the status of the USB bus change interrupt.
				0: BCHG interrupts not generated
				1: BCHG interrupts generated
				This module detects the BCHG interrupt when a change in the full-speed or low-speed signal level occurs on the USB port (a change from J-state, K-state, or SE0 to J-state, K-state, or SE0), and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the interrupt.
				This module sets the LNST bits in SYSSTS0 to indicate the current input state of the USB port. When the BCHG interrupt is generated, repeat reading the LNST bits until the same value is read several times, and eliminate chattering.
				A change in the USB bus state can be detected even while the internal clock supply is stopped.
				When the function controller function is selected, the read value is invalid.
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
12	DTCH	0	R/W*1	USB Disconnection Detection Interrupt Status
				Indicates the status of the USB disconnection detection interrupt when the host controller function is selected.
				0: DTCH interrupts not generated
				1: DTCH interrupts generated
				This module detects the DTCH interrupt on detecting USB bus disconnection, and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the interrupt. This module detects bus disconnection based on USB Specification 2.0.
				After detecting the DTCH interrupt, this module controls hardware as described below (irrespective of the set value of the corresponding interrupt enable bit). Terminate all the pipes in which communications are currently carried out for the USB port and make a transition to the wait state for bus connection to the USB port (wait state for ATTCH interrupt generation).
				(1) Modifies the UACT bit for the port in which a DTCH interrupt has been detected to 0.
				(2) Puts the port in which a DTCH interrupt has been generated into the idle state.
				When the function controller function is selected, the read value is invalid.

Bit	Bit Name	Initial Value	R/W	Description
11	ATTCH	0	R/W*1	ATTCH Interrupt Status
				Indicates the status of the ATTCH interrupt when the host controller function is selected.
				0: ATTCH interrupts not generated
				1: ATTCH interrupts generated
				When this module has generated J-state or K-state of the full-speed or low-speed level signal for 2.5 μs , this module detects the ATTCH interrupt and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the interrupt.
				Specifically, this module detects the ATTCH interrupt on any of the following conditions.
				• K-state, SE0, or SE1 changes to J-state, and J- state continues 2.5 μs.
				• J-state, SE0, or SE1 changes to K-state, and K-state continues 2.5 μs.
				When the function controller function is selected, the read value is invalid.
10 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6	EOFERR	0	R/W*1	EOF Error Detection Interrupt Status
				Indicates the status of the EOFERR interrupt when the host controller function is selected.
				0: EOFERR interrupt not generated
				1: EOFERR interrupt generated
				This module detects the EOFERR interrupt on detecting that communication is not completed at the EOF2 timing prescribed by USB Specification 2.0, and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the EOFERR interrupt.
				After detecting the EOFERR interrupt, this module controls hardware as described below (irrespective of the set value of the corresponding interrupt enable bit). Terminate all the pipes in which communications are currently carried for the USB port and perform reenumeration of the USB port.
				(1) Modifies the UACT bit for the port in which an EOFERR interrupt has been detected to 0.
				(2) Puts the port in which an EOFERR interrupt has been generated into the idle state.
				When the function controller function is selected, the read value is invalid.

Bit	Bit Name	Initial Value	R/W	Description
5	SIGN	0	R/W*1	Setup Transaction Error Interrupt Status
				Indicates the status of the setup transaction error interrupt when the host controller function is selected.
				0: SIGN interrupts not generated
				1: SIGN interrupts generated
				This module detects the SIGN interrupt when ACK response is not returned from the peripheral device three consecutive times during the setup transactions issued by this module, and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the SIGN interrupt.
				Specifically, this module detects the SIGN interrupt when any of the following response conditions occur for three consecutive setup transactions.
				 Timeout is detected when the peripheral device has returned no response.
				A damaged ACK packet is received.
				 A handshake other than ACK (NAK, NYET, or STALL) is received.
				When the function controller function is selected, the read value is invalid.
4	SACK	0	R/W*1	Setup Transaction Normal Response Interrupt Status
				Indicates the status of the setup transaction normal response interrupt when the host controller function is selected.
				0: SACK interrupts not generated
				1: SACK interrupts generated
				This module detects the SACK interrupt when ACK response is returned from the peripheral device during the setup transactions issued by this module, and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the SACK interrupt.
				When the function controller function is selected, the read value is invalid.

Bit	Bit Name	Initial Value	R/W	Description
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

- Notes: 1. To clear the status indicated by each bit of this register, write 0 to the bits to be cleared and write 1 to the other bits.
 - 2. This module can detect a change in the status indicated by the BCHG bit even while the clock supply is stopped (while SCKE is 0), and outputs an interrupt when the corresponding interrupt enable bit is enabled. Clearing the status should be done after enabling the clock supply.
 No interrupts other than BCHG can be detected while the clock supply is stopped (while SCKE is 0).

(2) INTSTS2

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	_	BCHG	_	DTCH	ATTCH	_	_	_	-	EOF ERR	_	-	_	_	_	_	
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	: R	R/W*1	R	R/W*1	R/W*1	R	R	R	R	R/W*1	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	BCHG	0	R/W*1	USB Bus Change Interrupt Status*2
				Indicates the status of the USB bus change interrupt.
				0: BCHG interrupts not generated
				1: BCHG interrupts generated
				This module detects the BCHG interrupt when a change in the full-speed or low-speed signal level occurs on the USB port (a change from J-state, K-state, or SE0 to J-state, K-state, or SE0), and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the interrupt.
				This module sets the LNST bits in SYSSTS1 to indicate the current input state of the USB port. When the BCHG interrupt is generated, repeat reading the LNST bits until the same value is read several times, and eliminate chattering.
				A change in the USB bus state can be detected even while the internal clock supply is stopped.
				When the function controller function is selected, the read value is invalid.
13	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
12	DTCH	0	R/W*1	USB Disconnection Detection Interrupt Status
				Indicates the status of the USB disconnection detection interrupt when the host controller function is selected.
				0: DTCH interrupts not generated
				1: DTCH interrupts generated
				This module detects the DTCH interrupt on detecting USB bus disconnection, and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the interrupt. This module detects bus disconnection based on USB Specification 2.0.
				After detecting the DTCH interrupt, this module controls hardware as described below (irrespective of the set value of the corresponding interrupt enable bit). Terminate all the pipes in which communications are currently carried out for the USB port and make a transition to the wait state for bus connection to the USB port (wait state for ATTCH interrupt generation).
				(1) Modifies the UACT bit for the port in which a DTCH interrupt has been detected to 0.
				(2) Puts the port in which a DTCH interrupt has been generated into the idle state.
				When the function controller function is selected, the read value is invalid.

Bit	Bit Name	Initial Value	R/W	Description
11	ATTCH	0	R/W*1	ATTCH Interrupt Status
				Indicates the status of the ATTCH interrupt when the host controller function is selected.
				0: ATTCH interrupts not generated
				1: ATTCH interrupts generated
				When this module has generated J-state or K-state of the full-speed or low-speed level signal for 2.5 μs , this module detects the ATTCH interrupt and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the interrupt.
				Specifically, this module detects the ATTCH interrupt on any of the following conditions.
				• K-state, SE0, or SE1 changes to J-state, and J- state continues 2.5 μs.
				• J-state, SE0, or SE1 changes to K-state, and K-state continues 2.5 μs.
				When the function controller function is selected, the read value is invalid.
10 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
6	EOFERR	0	R/W*1	EOF Error Detection Interrupt Status
				Indicates the status of the EOFERR interrupt when the host controller function is selected.
				0: EOFERR interrupt not generated
				1: EOFERR interrupt generated
				This module detects the EOFERR interrupt on detecting that communication is not completed at the EOF2 timing prescribed by USB Specification 2.0, and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the EOFERR interrupt.
				After detecting the EOFERR interrupt, this module controls hardware as described below (irrespective of the set value of the corresponding interrupt enable bit). Terminate all the pipes in which communications are currently carried for the USB port and perform reenumeration of the USB port.
				(1) Modifies the UACT bit for the port in which an EOFERR interrupt has been detected to 0.
				(2) Puts the port in which an EOFERR interrupt has been generated into the idle state.
				When the function controller function is selected, the read value is invalid.
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Notes: 1. To clear the status indicated by each bit of this register, write 0 to the bits to be cleared and write 1 to the other bits.

This module can detect a change in the status indicated by the BCHG bit even while the clock supply is stopped (while SCKE is 0), and outputs an interrupt when the corresponding interrupt enable bit is enabled. Clearing the status should be done after enabling the clock supply.

No interrupts other than BCHG can be detected while the clock supply is stopped (while SCKE is 0).

27.3.17 BRDY Interrupt Status Register (BRDYSTS)

BRDYSTS is a register that indicates the BRDY interrupt status for each pipe.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	PIPE9 BRDY	PIPE8 BRDY	PIPE7 BRDY	PIPE6 BRDY	PIPE5 BRDY	PIPE4 BRDY	PIPE3 BRDY	PIPE2 BRDY	PIPE1 BRDY	PIPE0 BRDY
Initial value:	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	· R	R	R	R	R	R	R/W*1									

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9BRDY	0	R/W*1	BRDY Interrupt Status for PIPE9*2
				0: Interrupts not generated
				1: Interrupts generated
8	PIPE8BRDY	0	R/W*1	BRDY Interrupt Status for PIPE8*2
				0: Interrupts not generated
				1: Interrupts generated
7	PIPE7BRDY	0	R/W*1	BRDY Interrupt Status for PIPE7*2
				0: Interrupts not generated
				1: Interrupts generated
6	PIPE6BRDY	0	R/W*1	BRDY Interrupt Status for PIPE6*2
				0: Interrupts not generated
				1: Interrupts generated
5	PIPE5BRDY	0	R/W*1	BRDY Interrupt Status for PIPE5*2
				0: Interrupts not generated
				1: Interrupts generated

Bit	Bit Name	Initial Value	R/W	Description
4	PIPE4BRDY	0	R/W*1	BRDY Interrupt Status for PIPE4*2
				0: Interrupts not generated
				1: Interrupts generated
3	PIPE3BRDY	0	R/W*1	BRDY Interrupt Status for PIPE3*2
				0: Interrupts not generated
				1: Interrupts generated
2	PIPE2BRDY	0	R/W*1	BRDY Interrupt Status for PIPE2*2
				0: Interrupts not generated
				1: Interrupts generated
1	PIPE1BRDY	0	R/W*1	BRDY Interrupt Status for PIPE1*2
				0: Interrupts not generated
				1: Interrupts generated
0	PIPE0BRDY	0	R/W*1	BRDY Interrupt Status for PIPE0*2
				0: Interrupts not generated
				1: Interrupts generated

Notes: 1. When BRDYM is 0, to clear the status indicated by each bit of this register, write 0 to the bits to be cleared and write 1 to the other bits.

2. When BRDYM is 0, clearing this bit should be done before accessing the FIFO.

27.3.18 NRDY Interrupt Status Register (NRDYSTS)

NRDYSTS is a register that indicates the NRDY interrupt status for each pipe.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	PIPE9 NRDY	PIPE8 NRDY	PIPE7 NRDY	PIPE6 NRDY	PIPE5 NRDY			PIPE2 NRDY	PIPE1 NRDY	PIPE0 NRDY
Initial value:	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Bit	Bit Name	Initial Value	R/W	Description
15 to 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9NRDY	0	R/W*	NRDY Interrupt Status for PIPE9
				0: Interrupts not generated
				1: Interrupts generated
8	PIPE8NRDY	0	R/W*	NRDY Interrupt Status for PIPE8
				0: Interrupts not generated
				1: Interrupts generated
7	PIPE7NRDY	0	R/W*	NRDY Interrupt Status for PIPE7
				0: Interrupts not generated
				1: Interrupts generated
6	PIPE6NRDY	0	R/W*	NRDY Interrupt Status for PIPE6
				0: Interrupts not generated
				1: Interrupts generated
5	PIPE5NRDY	0	R/W*	NRDY Interrupt Status for PIPE5
				0: Interrupts not generated
				1: Interrupts generated
4	PIPE4NRDY	0	R/W*	NRDY Interrupt Status for PIPE4
				0: Interrupts not generated
				1: Interrupts generated

Bit	Bit Name	Initial Value	R/W	Description
3	PIPE3NRDY	0	R/W*	NRDY Interrupt Status for PIPE3
				0: Interrupts not generated
				1: Interrupts generated
2	PIPE2NRDY	0	R/W*	NRDY Interrupt Status for PIPE2
				0: Interrupts not generated
				1: Interrupts generated
1	PIPE1NRDY	0	R/W*	NRDY Interrupt Status for PIPE1
				0: Interrupts not generated
				1: Interrupts generated
0	PIPE0NRDY	0	R/W*	NRDY Interrupt Status for PIPE0
				0: Interrupts not generated
				1: Interrupts generated

Note: To clear the status indicated by each bit of this register, write 0 to the bits to be cleared and write 1 to the other bits.

27.3.19 BEMP Interrupt Status Register (BEMPSTS)

BEMPSTS is a register that indicates the BEMP interrupt status for each pipe.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	_	_	_	PIPE9 BEMP	PIPE8 BEMP	PIPE7 BEMP	PIPE6 BEMP		PIPE4 BEMP	PIPE3 BEMP	PIPE2 BEMP	PIPE1 BEMP	PIPE0 BEMP
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9BEMP	0	R/W*	BEMP Interrupts for PIPE9
				0: Interrupts not generated
				1: Interrupts generated
8	PIPE8BEMP	0	R/W*	BEMP Interrupts for PIPE8
				0: Interrupts not generated
				1: Interrupts generated
7	PIPE7BEMP	0	R/W*	BEMP Interrupts for PIPE7
				0: Interrupts not generated
				1: Interrupts generated
6	PIPE6BEMP	0	R/W*	BEMP Interrupts for PIPE6
				0: Interrupts not generated
				1: Interrupts generated
5	PIPE5BEMP	0	R/W*	BEMP Interrupts for PIPE5
				0: Interrupts not generated
				1: Interrupts generated
4	PIPE4BEMP	0	R/W*	BEMP Interrupts for PIPE4
				0: Interrupts not generated
				1: Interrupts generated

Bit	Bit Name	Initial Value	R/W	Description
3	PIPE3BEMP	0	R/W*	BEMP Interrupts for PIPE3
				0: Interrupts not generated
				1: Interrupts generated
2	PIPE2BEMP	0	R/W*	BEMP Interrupts for PIPE2
				0: Interrupts not generated
				1: Interrupts generated
1	PIPE1BEMP	0	R/W*	BEMP Interrupts for PIPE1
				0: Interrupts not generated
				1: Interrupts generated
0	PIPE0BEMP	0	R/W*	BEMP Interrupts for PIPE0
				0: Interrupts not generated
				1: Interrupts generated

Note: * To clear the status indicated by each bit of this register, write 0 to the bits to be cleared and write 1 to the other bits.

27.3.20 Frame Number Register (FRMNUM)

FRMNUM is a register that determines the source of isochronous error notification and indicates the frame number.

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OVR	N CRCE	_	_	_					F	RNM[10:	0]				
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	* R/W*	R	R	R	R	R	R	R	R	R	R	R	R	R	R

D:4	Dis Name	Initial	DAM	December 1
Bit	Bit Name	Value	R/W	Description
15	OVRN	0	R/W*	Overrun/Underrun Detection Status
				Indicates whether an overrun/underrun error has been detected in the pipe during isochronous transfer.
				0: No error
				1: An error occurred
				This bit can be cleared to 0 by writing 0 to the bit.
				(1) When the host controller function is selected
				This module sets this bit to 1 on any of the following conditions.
				 For the isochronous transfer pipe in the transmitting direction, the time to issue an OUT token comes before all the transmit data has been written to the FIFO buffer.
				 For the isochronous transfer pipe in the receiving direction, the time to issue an IN token comes when no FIFO buffer planes are empty.
				(2) When the function controller function is selected
				This module sets this bit to 1 on any of the following conditions.
				 For the isochronous transfer pipe in the transmitting direction, the IN token is received before all the transmit data has been written to the FIFO buffer.
				 For the isochronous transfer pipe in the receiving direction, the OUT token is received when no FIFO buffer planes are empty.
				Note: This bit is provided for debugging. The system should be designed so that no overrun/underrun should occur.


Bit	Bit Name	Initial Value	R/W	Description
14	CRCE	0	R/W*	Receive Data Error
				Indicates whether a CRC error or bit stuffing error has been detected in the pipe during isochronous transfer.
				0: No error
				1: An error occurred
				Writing 0 to this bit clears the bit. Write 1 to other bits of this register.
				(1) When the host controller function is selected
				This module generates an internal NRDY interrupt request when a CRC error is detected.
				(2) When the function controller function is selected
				This module does not generate an internal NRDY interrupt request when a CRC error is detected.
13 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 0	FRNM[10:0]	H'000	R	Frame Number
				This module sets these bits to indicate the latest frame number, which is updated every time an SOF packet is issued or received (every 1 ms)
				Read these bits twice to check that the same value is read.

Note: * Only 0 can be written.

27.3.21 USB Address Register (USBADDR)

USBADDR is a register that indicates the USB address. This register is valid only when the function controller function is selected. When the host controller function is selected, peripheral device addresses should be set using the DEVSEL bits in PIPEMAXP.

This register is initialized by a power-on reset or a USB bus reset.



Bit	Bit Name	Initial Value	R/W	Description
15 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6 to 0	USBADDR	H'00	R	USB Address
	[6:0]		When the function controller function is selected, these bits indicate the USB address assigned by the host when the SET_ADDRESS request is successfully processed.	
				When this module detects a USB bus reset, these bits indicate H'00.
				These bits are invalid when the host controller function is selected.

27.3.22 USB Request Type Register (USBREQ)

USBREQ is a register that stores setup requests for control transfers. When the function controller function is selected, the values of bRequest and bmRequestType that have been received are stored. When the host controller function is selected, the values of bRequest and bmRequestType to be transmitted are set.

This register is initialized by a power-on reset or a USB bus reset.



D.,	D'I M	Initial	D.044	Post Autor
Bit	Bit Name	Value	R/W	Description
15 to 8	BREQUEST	H'00	R/W*	Request
	[7:0]			These bits store the USB request bRequest value.
				(1) When the host controller function is selected
				The USB request data value for the setup transaction to be transmitted should be set in these bits. While SUREQ is 1, do not modify these bits.
				(2) When the function controller function is selected
				Indicates the USB request data value received during the setup transaction. Writing to these bits is invalid.
7 to 0	BMREQUEST- TYPE[7:0]	H'00	R/W*	Request Type
				These bits store the USB request bmRequestType value.
				(1) When the host controller function is selected
				The USB request type value for the setup transaction to be transmitted should be set in these bits. While SUREQ is 1, do not modify these bits.
				(2) When the function controller function is selected
				Indicates the USB request type value received during the setup transaction. Writing to these bits is invalid.

27.3.23 USB Request Value Register (USBVAL)

USBVAL is a register that stores setup requests for control transfers. When the function controller function is selected, the value of wValue that has been received is stored. When the host controller function is selected, the value of wValue to be transmitted is set.

This register is initialized by a power-on reset or a USB bus reset.


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								WVALU	E[15:0]							
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*							

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	WVALUE[15:0]	H'0000	R/W*	Value
				These bits store the USB request wValue value.
				(1) When the host controller function is selected
				The USB request wValue value for the setup transaction to be transmitted should be set in these bits. While SUREQ is 1, do not modify these bits.
				(2) When the function controller function is selected
				Indicates the USB request wValue value received during the setup transaction. Writing to these bits is invalid.

27.3.24 USB Request Index Register (USBINDX)

USBINDEX is a register that stores setup requests for control transfers. When the function controller function is selected, the value of wIndex that has been received is stored. When the host controller function is selected, the value of wIndex to be transmitted is set.

This register is initialized by a power-on reset or a USB bus reset.




Bit	Bit Name	Initial Value	R/W	Description
15 to 0	WINDEX[15:0]	H'0000	R/W*	Index
				These bits store the USB request windex value.
				(1) When the host controller function is selected
				The USB request windex value for the setup transaction to be transmitted should be set in these bits. While SUREQ is 1, do not modify these bits.
				(2) When the function controller function is selected
				Indicates the USB request windex value received during the setup transaction. Writing to these bits is invalid.

27.3.25 USB Request Length Register (USBLENG)

USBLENG is a register that stores setup requests for control transfers. When the function controller function is selected, the value of wLength that has been received is stored. When the host controller function is selected, the value of wLength to be transmitted is set.

This register is initialized by a power-on reset or a USB bus reset.



Bit	Bit Name	Initial Value	R/W	Description
15 to 0	WLENGTH	H'0000	R/W*	Length
	[15:0]	These bits store the USB request wLength value.		
				(1) When the host controller function is selected
				The USB request wLength value for the setup transaction to be transmitted should be set in these bits. While SUREQ is 1, do not modify these bits.
				(2) When the function controller function is selected
				Indicates the USB request wLength value received during the setup transaction. Writing to these bits is invalid.

27.3.26 DCP Configuration Register (DCPCFG)

DCPCFG is a register that specifies the data transfer direction for the default control pipe (DCP).

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	_	_	_	_	_	SHTNAK	_	_	DIR	_	_	_	_
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	· R	R	R	R	R	R	R	R	R/M	R	R	R/W	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	SHTNAK	0	R/W	Pipe Disabled upon End of Transfer*
				Specifies whether to modify PID to NAK upon the end of control transfer when the selected pipe is in the receiving direction.
				0: Pipe continued at the end of transfer
				1: Pipe disabled at the end of transfer
				This bit is valid when the selected pipe is in the receiving direction.
				When this bit is 1, this module modifies the PID bits for the DCP to NAK on determining the end of the transfer. This module determines that the transfer has ended on the following condition.
				 A short packet (including a zero-length packet) is successfully received.
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
4	DIR	0	R/W	Transfer Direction
				When the host controller function is selected, this bit sets the transfer direction of data stage.
				0: Data receiving direction
				1: Data transmitting direction
				When the function controller function is selected, this bit should be cleared to 0.
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: These bits should be modified while PID is NAK. Before modifying these bits after modifying the PID bits for the DCP from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY by software is not necessary.

27.3.27 DCP Maximum Packet Size Register (DCPMAXP)

DCPMAXP is a register that specifies the maximum packet size for the DCP.

Bit: 1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DEVS	EL[3:0]		_	_	_	_	_			N	/IXPS[6:0]			
Initial value: 0)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
R/M⋅ R/	۱۸/	D/M	D/M	D/M	R	R	R	R	R	R/W	D/M	D/M	R/W	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	DEVSEL[3:0]	0000	R/W	Device Select
				When the host controller function is selected, these bits specify the communication target peripheral device address.
				0000: Address 0000
				0001: Address 0001
				0010: Address 0010
				0011: Address 0011
				0100: Address 0100
				0101: Address 0101
				Other than above: Setting prohibited
				These bits should be set after setting the DEVADDn register corresponding to the value to be set in these bits.
				For example, before setting DEVSEL to 0010 the DEVADD2 register should be set.
				These bits should be set while PID is NAK and SUREQ is 0.
				Before modifying these bits after modifying the PID bits for the DCP from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
				When the function controller function is selected, these bits should be set to B'0000.
11 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 0	MXPS[6:0]	H'40	R/W	Maximum Packet Size
				Specifies the maximum data payload (maximum packet size) for the DCP.
				These bits are initialized to H'40 (64 bytes).
				These bits should be set to the value based on the USB Specification.
				These bits should be set while PID is NAK.
				Before modifying these bits after modifying the PID bits for the DCP from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
				While MXPS is 0, do not write to the FIFO buffer or do not set PID to BUF.

27.3.28 DCP Control Register (DCPCTR)

DCPCTR is a register that is used to confirm the buffer memory status, change and confirm the data PID sequence bit, and set the response PID for the DCP.

This register is initialized by a power-on reset. The CCPL and PID[1:0] bits are initialized by a USB bus reset.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BSTS	SUREQ	_	_	SUREQ CLR	_	_	SQCLR	SQSET	SQMON	PBUSY	_	_	CCPL	PID	[1:0]
Initial value	: 0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
R/W	: R	R/W*2	R	R	R/W*1	R	R	R/W*1	R/W*1	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	BSTS	0	R	Buffer Status
				Indicates whether DCP FIFO buffer access is enabled or disabled.
				0: Buffer access is disabled.
				1: Buffer access is enabled.
				The meaning of the BSTS bit depends on the ISEL bit setting as follows.
				 When ISEL = 0, BSTS indicates whether the received data can be read from the buffer.
				 When ISEL = 1, BSTS indicates whether the data to be transmitted can be written to the buffer.

D:a	Bit Name	Initial	DW	Description
Bit	Bit Name	Value	R/W	Description
14	SUREQ	0	R/W* ²	SETUP Token Transmission
				Transmits the setup packet by setting this bit to 1 when the host controller function is selected.
				0: Invalid
				1: Transmits the setup packet.
				After completing the setup transaction process, this module generates either the SACK or SIGN interrupt and clears this bit to 0.
				This module also clears this bit to 0 when the SUREQCLR bit is set to 1.
				Before setting this bit to 1, set the DEVSEL bits, USBREQ register, USBVAL register, USBINDX register, and USBLENG register appropriately to transmit the desired USB request in the setup transaction.
				Before setting this bit to 1, check that the PID bits for the DCP are set to NAK. After setting this bit to 1, do not modify the DEVSEL bits, USBREQ register, USBVAL register, USBINDX register, or USBLENG register until the setup transaction is completed (SUREQ = 1).
				Write 1 to this bit only when transmitting the setup token; for the other purposes, write 0.
				When the function controller function is selected, be sure to write 0 to this bit.

Bit	Bit Name	Initial Value	R/W	Description
13, 12	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
11	SUREQCLR	0	R/W*1	SUREQ Bit Clear
				When the host controller function is selected, setting this bit to 1 clears the SUREQ bit to 0.
				0: Invalid
				1: Clears the SUREQ bit to 0.
				This bit always indicates 0.
				Set this bit to 1 when communication has stopped with SUREQ being 1 during the setup transaction. However, for normal setup transactions, this module automatically clears the SUREQ bit to 0 upon completion of the transaction; therefore, clearing the SUREQ bit is not necessary.
				Controlling the SUREQ bit through this bit must be done while UACT is 0 and thus communication is halted or while no transfer is being performed with bus disconnection detected.
				When the function controller function is selected, be sure to write 0 to this bit.
10, 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
8	SQCLR	0	R/W*1	Toggle Bit Clear
				Specifies DATA0 as the expected value of the sequence toggle bit for the next transaction during the DCP transfer.
				0: Invalid
				1: Specifies DATA0.
				This bit always indicates 0.
				Do not set the SQCLR and SQSET bits to 1 simultaneously.
				Set this bit to 1 while PID is NAK.
				Before setting this bit to 1 after modifying the PID bits for the DCP from BUF to NAK, check that PBUSY is 0.
				However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
7	SQSET	0	R/W*1	Toggle Bit Set
				Specifies DATA1 as the expected value of the sequence toggle bit for the next transaction during the DCP transfer.
				0: Invalid
				1: Specifies DATA1.
				Do not set the SQCLR and SQSET bits to 1 simultaneously.
				Set this bit to 1 while PID is NAK.
				Before setting this bit to 1 after modifying the PID bits for the DCP from BUF to NAK, check that PBUSY is 0.
				However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
6	SQMON	1	R	Sequence Toggle Bit Monitor
				Indicates the expected value of the sequence toggle bit for the next transaction during the DCP transfer.
				0: DATA0
				1: DATA1
				This module allows this bit to toggle upon normal completion of the transaction. However, this bit is not allowed to toggle when a DATA-PID disagreement occurs during the transfer in the receiving direction.
				When the function controller function is selected, this module sets this bit to 1 (specifies DATA1 as the expected value) upon normal reception of the setup packet.
				When the function controller function is selected, this module does not reference to this bit during the IN/OUT transaction of the status stage, and does not allow this bit to toggle upon normal completion.
5	PBUSY	0	R	Pipe Busy
				This bit indicates whether the pertinent pipe is being used for the current transaction.
				0: The pertinent pipe is not used for transaction.
				1: The pertinent pipe is used for transaction.
				This module modifies this bit from 0 to 1 upon start of the USB transaction for the pertinent pipe, and modifies the bit from 1 to 0 upon normal completion of one transaction.
				Reading this bit after setting PID to NAK allows checking that modification of the pipe settings is possible.
				For details, refer to section 27.4.3 (1), Pipe Control Register Switching Procedures.

Bit	Bit Name	Initial Value	R/W	Description
4, 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	CCPL	0	R/W*1	Control Transfer End Enable
				When the function controller function is selected, setting this bit to 1 enables the status stage of the control transfer to be completed.
				0: Invalid
				1: Completion of control transfer is enabled.
				When this bit is set to 1 while the corresponding PID bits are set to BUF, this module completes the control transfer stage.
				Specifically, during control read transfer, this module transmits the ACK handshake in response to the OUT transaction from the USB host, and outputs the zero-length packet in response to the IN transaction from the USB host during control write or no-data control transfer. However, on detecting the SET_ADDRESS request, this module operates in auto response mode from the setup stage up to the status stage completion irrespective of the setting of this bit.
				This module modifies this bit from 1 to 0 on receiving the new setup packet.
				A 1 cannot be written to this bit while VALID is 1.
				When the host controller function is selected, be sure to write 0 to this bit.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	PID[1:0]	00	R/W	Response PID
				Controls the response type of this module during control transfer.
				00: NAK response
				01: BUF response (depending on the buffer state)
				10: STALL response
				11: STALL response
				(1) When the host controller function is selected
				Modify the setting of these bits from NAK to BUF using the following procedure.
				When the transmitting direction is set
				Write all the transmit data to the FIFO buffer while UACT is 1 and PID is NAK, and then set PID to BUF. After PID has been set to BUF, this module executes the OUT transaction.
				When the receiving direction is set
				Check that the FIFO buffer is empty (or empty the buffer) while UACT is 1 and PID is NAK, and then set PID to BUF. After PID has been set to BUF, this module executes the IN transaction.
				This module modifies the setting of these bits as follows.
				 This module sets PID to STALL (11) on receiving the data of the size exceeding the maximum packet size when PID has been set to BUF.
				 This module sets PID to NAK on detecting a receive error such as a CRC error three consecutive times.
				This module also sets PID to STALL (11) on receiving the STALL handshake.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	PID[1:0]	00	R/W	(2) When the function controller function is selected
				This module modifies the setting of these bits as follows.
				 This module modifies PID to NAK on receiving the setup packet. Here, this module sets VALID to 1. PID cannot be modified until VALID is set to 0.
				 This module sets PID to STALL (11) on receiving the data of the size exceeding the maximum packet size when PID has been set to BUF.
				 This module sets PID to STALL (1x) on detecting the control transfer sequence error.
				 This module sets PID to NAK on detecting the USB bus reset.
				This module does not reference to the setting of the PID bits while the SET_ADDRESS request is processed (auto processing).

Notes: 1. This bit is always read as 0. Only 1 can be written.

2. Only 1 can be written.

Pipe Window Select Register (PIPESEL)

PIPE1 to PIPE 9 should be set using PIPESEL, PIPECFG, PIPEMAXP, PIPEPERI, PIPEnCTR, PIPEnTRE, and PIPEnTRN. After selecting the pipe using PIPESEL, functions of the pipe should be set using PIPECFG, PIPEMAXP, and PIPEPERI. PIPEnCTR, PIPEnTRE, and PIPEnTRN can be set regardless of the pipe selection in PIPESEL.

This register is initialized by a power-on reset. Here, not only the register for the selected pipe but the registers for all the pipes are initialized.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	_	_	_	_	_	_	_	_	_		PIPESE	EL[3:0]	
Initial value:	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
3 to 0	PIPESEL[3:0]	0000	R/W	Pipe Window Select
				Specifies the pipe number corresponding to the PIPECFG, PIPEBUF, PIPEMAXP, and PIPEPERI registers to be read or written to.
				0000: No pipe selected
				0001: PIPE1
				0010: PIPE2
				0011: PIPE3
				0100: PIPE4
				0101: PIPE5
				0110: PIPE6
				0111: PIPE7
				1000: PIPE8
				1001: PIPE9
				Other than above: Setting prohibited
				The PIPECFG, PIPEMAXP, and PIPEPERI registers corresponding to the pipe number specified by these bits can be read or written to.
				Setting 0000 to these bits, all the bits in PIPECFG, PIPEMAXP, PIPEPERI, and PIPEnCTR registers indicate 0. Here, writing to these registers is invalid.

27.3.30 Pipe Configuration Register (PIPECFG)

PIPECFG is a register that specifies the transfer type, buffer memory access direction, and endpoint numbers for PIPE1 to PIPE9. It also selects continuous or non-continuous transfer mode, single or double buffer mode, and whether to continue or disable pipe operation at the end of transfer.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TYPE	E[1:0]	_	_	_	BFRE	DBLB	_	SHT NAK	_	_	DIR		EPNU	IM[3:0]	
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	· R/W	R/W	R	R	R	R/W	R/W	R	R/W	R	R	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	TYPE[1:0]	00	R/W	Transfer Type
				Selects the transfer type for the pipe selected by the PIPESEL bits (selected pipe)
				PIPE1 and PIPE2
				00: Pipe cannot be used
				01: Bulk transfer
				10: Setting prohibited
				11: Isochronous transfer
				PIPE3 to PIPE5
				00: Pipe cannot be used
				01: Bulk transfer
				10: Setting prohibited
				11: Setting prohibited
				PIPE6 and PIPE7
				00: Pipe cannot be used
				01: Setting prohibited
				10: Interrupt transfer
				11: Setting prohibited
				Before setting PID to BUF for the selected pipe (before starting USB communication using the selected pipe), be sure to set these bits to the value other than 00.
				Modify these bits while the PID bits for the selected pipe are set to NAK. Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
13 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	BFRE	0	R/W	BRDY Interrupt Operation Specification
				Specifies the BRDY interrupt generation timing from this module to the CPU with respect to the selected pipe.
				 BRDY interrupt upon transmitting or receiving of data
				 BRDY interrupt upon completion of reading of data
				This bit is valid when any of pipes 1 to 5 is selected.
				When this bit has been set to 1 and the selected pipe is in the receiving direction, this module detects the transfer completion and generates the BRDY interrupt on having read the pertinent packet.
				When the BRDY interrupt is generated with the above conditions, 1 needs to be written to BCLR. The FIFO buffer assigned to the selected pipe is not enabled for reception until 1 is written to BCLR.
				When this bit has been set to 1 and the selected pipe is in the transmitting direction, this module does not generate the BRDY interrupt.
				For details, refer to section 27.4.2 (1), BRDY Interrupt.
				Modify these bits while PID is NAK and before the pipe is selected by the CURPIPE bits.
				To modify these bits after completing USB communication using the selected pipe, write 1 and then 0 to ACLRM continuously to clear the FIFO buffer assigned to the selected pipe while the PID and CURPIPE bits are in the above-described state.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
9	DBLB	0	R/W	Double Buffer Mode
				Selects either single or double buffer mode for the FIFO buffer used by the selected pipe.
				0: Single buffer
				1: Double buffer
				This bit is valid when PIPE1 to PIPE5 are selected.
				Modify these bits while PID is NAK and before the pipe is selected by the CURPIPE bits.
				To modify these bits after completing USB communication using the selected pipe, write 1 and then 0 to ACLRM continuously to clear the FIFO buffer assigned to the selected pipe while the PID and CURPIPE bits are in the above-described state.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
8	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
7	SHTNAK	0	R/W	Pipe Disabled at End of Transfer
				Specifies whether to modify PID to NAK upon the end of transfer when the selected pipe is in the receiving direction.
				0: Pipe continued at the end of transfer
				1: Pipe disabled at the end of transfer
				This bit is valid when the selected pipe is PIPE1 to PIPE5 in the receiving direction.
				When this bit has been set to 1 for the selected pipe in the receiving direction, this module modifies the PID bits corresponding to the selected pipe to NAK on determining the end of the transfer. This module determines that the transfer has ended on any of the following conditions.
				 A short packet (including a zero-length packet) is successfully received.
				 The transaction counter is used and the number of packets specified by the counter are successfully received.
				Modify these bits while PID is NAK.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
4	DIR	0	R/W	Transfer Direction
				Specifies the transfer direction for the selected pipe.
				0: Receiving direction
				1: Sending direction
				When this bit has been set to 0, this module uses the selected pipe in the receiving direction, and when this bit has been set to 1, this module uses the selected pipe in the transmitting direction.
				Modify these bits while PID is NAK and before the pipe is selected by the CURPIPE bits.
				To modify these bits after completing USB communication using the selected pipe, write 1 and then 0 to ACLRM continuously to clear the FIFO buffer assigned to the selected pipe while the PID and CURPIPE bits are in the above-described state.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
3 to 0	EPNUM[3:0]	0000	R/W	Endpoint Number
				These bits specify the endpoint number for the selected pipe.
				Setting 0000 means unused pipe.
				Modify these bits while PID is NAK.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
				Do not make the settings such that the combination of the set values in the DIR and EPNUM bits should be the same for two or more pipes (EPNUM = 0000 can be set for all the pipes).

27.3.31 Pipe Maximum Packet Size Register (PIPEMAXP)

PIPEMAXP is a register that specifies the maximum packet size for PIPE1 to PIPE9.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[DEVS	SEL[3:0]		_	_	_				M	XPS[8:0]			
Initial value:	0	0	0	0	0	0	0	*1	*1	*1	*1	*1	*1	*1	*1	*1
B/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	DEVSEL[3:0]	0000	R/W	Device Select
				When the host controller function is selected, these bits specify the USB address of the communication target peripheral device.
				0000: Address 0000
				0001: Address 0001
				0010: Address 0010
				0011: Address 0011
				0100: Address 0100
				0101: Address 0101
				Other than above: Setting prohibited
				These bits should be set after setting the address to the DEVADDn ($n = 0$ to 5) register corresponding to the value to be set in these bits.
				For example, before setting DEVSEL to 0010, the address should be set to the DEVADD2 register.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
				When the function controller function is selected, these bits should be set to B'0000.
11 to 9		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description					
———	DIL INAME	value	rs/ VV	Description					
8 to 0	MXPS[8:0]	*	R/W	Maximum Packet Size					
				Specifies the maximum data payload (maximum packet size) for the selected pipe. The valid value these bits depends on the pipe as follows.	e for				
				PIPE1, PIPE2: 1 byte (H'001) to 256 bytes (H'1	100)				
				PIPE3 to PIPE5: 8 bytes (H'008), 16 bytes (H'019 32 bytes (H'020), and 64 bytes (H'040) (Bits 8, 7, and 2 to 0 are provided.)					
				PIPE6 to PIPE9: 1 byte (H'001) to 64 bytes (H'04 (Bits 8 and 7 are not provided.)	,				
				These bits should be set to the appropriate veach transfer type based on the USB Specific					
				Modify these bits while PID is NAK and before th pipe is selected by the CURPIPE bits.	е				
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.					
				While MXPS is 0, do not write to the FIFO buffer set PID to BUF.	or				

Note: * The initial value of MXPS is H'000 when no pipe is selected with the PIPESEL bits in PIPESEL and H'040 when a pipe is selected with the PIPESEL bit in PIPESEL.

27.3.32 Pipe Timing Control Register (PIPEPERI)

PIPEPERI is a register that selects whether the buffer is flushed or not when an interval error occurred during isochronous IN transfer, and sets the interval error detection interval for PIPE1 to PIPE9.

This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[_	_	_	IFIS	_	_	_	_	-	_	_	ı	_		IITV[2:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W·	B	R	R	R/M	R	R	R	R	R	R	R	R	R	R/M	R/W	R/M	

Bit	Bit Name	Initial Value	R/W	Description
15 to 13		All 0	R	Reserved
13 10 13	_	All U	n	These bits are always read as 0. The write value should always be 0.
12	IFIS	0	R/W	Isochronous IN Buffer Flush
				Specifies whether to flush the buffer when the pipe selected by the PIPESEL bits (selected pipe) is used for isochronous IN transfers.
				0: The buffer is not flushed.
				1: The buffer is flushed.
				When the function controller function is selected and the selected pipe is for isochronous IN transfers, this module automatically clears the FIFO buffer when this module fails to receive the IN token from the USB host within the interval set by the IITV bits in terms of frames.
				In double buffer mode (DBLB = 1), this module only clears the data in the plane used earlier.
				This module clears the FIFO buffer on receiving the SOF packet immediately after the frame in which this module has expected to receive the IN token. Even if the SOF packet is corrupted, this module also clears the FIFO buffer at the right timing to receive the SOF packet by using the internal interpolation.
				When the host controller function is selected, set this bit to 0.
				When the selected pipe is not for the isochronous transfer, set this bit to 0.

Bit	Bit Name	Initial Value	R/W	Description
11 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	IITV[2:0]	000	R/W	Interval Error Detection Interval
				Specifies the interval error detection timing for the selected pipe in terms of frames, which is expressed as n-th power of 2 (n is the value to be set).
				As described later, the detailed functions are different in host controller mode and in function controller mode.
				Modify these bits while PID is NAK and before the pipe is selected by the CURPIPE bits.
				Before modifying these bits after modifying the PID bits for the selected pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
				Before modifying these bits after USB communication has been completed with these bits set to a certain value, set PID to NAK and then set ACLRM to 1 to initialize the interval timer.
				The IITV bits are invalid for PIPE3 to PIPE5; set these bits to 000 for these pipes.

PIPEn Control Registers (PIPEnCTR) (n = 1 to 9)

PIPEnCTR is a register that is used to confirm the buffer memory status for the corresponding pipe, change and confirm the data PID sequence bit, determine whether auto response mode is set, determine whether auto buffer clear mode is set, and set a response PID for PIPE1 to PIPE9. This register can be set regardless of the pipe selection in PIPESEL.

This register is initialized by a power-on reset. PID[1:0] are initialized by a USB bus reset.

PIPEnCTR (n = 1 to 5)**(1)**

Bit	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BSTS	INBUFM	_	_	_	AT REPM	ACLRM	SQCLR	SQSET	SQMON	PBUSY	_	_	ı	PID[1:0]
Initial value	e: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	/: R	R	R	R	R	R/W	R/W	R/W*1	R/W*1	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15				Buffer Status
15	BSTS	0	R	buller Status
				Indicates the FIFO buffer status for the pertinent pipe.
				0: Buffer access is disabled.
				1: Buffer access is enabled.
				The meaning of this bit depends on the settings of the DIR, BFRE, and DCLRM bits as shown in table 27.8.

Bit	Bit Name	Initial Value	R/W	Description
14	INBUFM	0	R	IN Buffer Monitor
				Indicates the pertinent FIFO buffer status when the pertinent pipe is in the transmitting direction.
				There is no data to be transmitted in the buffer memory.
				 There is data to be transmitted in the buffer memory.
				When the pertinent pipe is in the transmitting direction (DIR = 1), this module sets this bit to 1 when at least one FIFO buffer plane of data has been written.
				This module sets this bit to 0 when this module completes transmitting the data from the FIFO buffer plane to which all the data has been written. In double buffer mode (DBLB = 1), this module sets this bit to 0 when this module completes transmitting the data from the two FIFO buffer planes before one FIFO buffer plane of data has been written.
				This bit indicates the same value as the BSTS bit when the pertinent pipe is in the receiving direction (DIR $= 0$).
13 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Sep 18, 2015

Bit	Bit Name	Initial Value	R/W	Description
10	ATREPM	0	R/W	Auto Response Mode
				Enables or disables auto response mode for the pertinent pipe.
				0: Auto response disabled
				1: Auto response enabled
				When the function controller function is selected and the pertinent pipe is for bulk transfer, this bit can be set to 1.
				When this bit is set to 1, this module responds to the token from the USB host as described below.
				(1) When the pertinent pipe is for bulk IN transfer (TYPE = 01 and DIR = 1)
				When ATREPM = 1 and PID = BUF, this module transmits a zero-length packet in response to the IN token.
				This module updates (allows toggling of) the sequence toggle bit (DATA-PID) each time this module receives the ACK from the USB host (in a single transaction, IN token is received, zerolength packet is transmitted, and then ACK is received.).
				In this case, this module does not generate the BRDY or BEMP interrupt.
				(2) When the pertinent pipe is for bulk OUT transfer (TYPE = 01 and DIR = 0)
				When ATREPM = 1 and PID = BUF, this module returns NAK in response to the OUT (or PING) token and generates the NRDY interrupt.
				Modify this bit while PID is NAK. Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
10	ATREPM	0	R/W	For USB communication in auto response mode, set this bit to 1 while the FIFO buffer is empty. Do not write to the FIFO buffer during USB communication in auto response mode.
				When the pertinent pipe is for isochronous transfer, be sure to set this bit to 0.
				When the host controller function is selected, set this bit to 0.
9	ACLRM	0	R/W	Auto Buffer Clear Mode
				Enables or disables automatic buffer clear mode for the pertinent pipe.
				0: Disabled
				1: Enabled (all buffers are initialized)
				To clear the information in the FIFO buffer assigned to the pertinent pipe completely, write 1 and then 0 to this bit continuously.
				Table 27.9 (1) shows the information cleared by writing 1 and 0 to this bit continuously. Table 27.9 (2) shows the cases in which clearing the information is necessary.
				Modify this bit while PID is NAK and the pertinent pipe is not specified in the CURPIPE bits.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
8	SQCLR	0	R/W*	Toggle Bit Clear
				This bit should be set to 1 to clear the expected value (to set DATA0 as the expected value) of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: Invalid
				1: Specifies DATA0.
				Setting this bit to 1 allows this module to set DATA0 as the expected value of the sequence toggle bit of the pertinent pipe. This module always sets this bit to 0.
				Set the SQCLR bit to 1 while PID is NAK.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
7	SQSET	0	R/W*	Toggle Bit Set
				This bit should be set to 1 to set DATA1 as the expected value of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: Invalid
				1: Specifies DATA1.
				Setting this bit to 1 allows this module to set DATA1 as the expected value of the sequence toggle bit of the pertinent pipe. This module always sets this bit to 0.
				Set the SQSET bit to 1 while PID is NAK.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
6	SQMON	0	R	Toggle Bit Confirmation
				Indicates the expected value of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: DATA0
				1: DATA1
				When the pertinent pipe is not for the isochronous transfer, this module allows this bit to toggle upon normal completion of the transaction. However, this bit is not allowed to toggle when a DATA-PID disagreement occurs during the receiving transfer.
5	PBUSY	0	R	Pipe Busy
				This bit indicates whether the relevant pipe is used or not for the transaction.
				0: The relevant pipe is not used for the transaction.
				1: The relevant pipe is used for the transaction.
				This module modifies this bit from 0 to 1 upon start of the USB transaction for the pertinent pipe, and modifies the bit from 1 to 0 upon normal completion of one transaction.
				Reading this bit after PID has been set to NAK allows checking that modification of the pipe settings is possible.
				For details, refer to section 27.4.3 (1), Pipe Control Register Switching Procedures.
4 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	PID[1:0]	00	R/W	Response PID
				Specifies the response type for the next transaction of the pertinent pipe.
				00: NAK response
				01: BUF response (depending on the buffer state)
				10: STALL response
				11: STALL response
				The default setting of these bits is NAK. Modify the setting to BUF to use the pertinent pipe for USB transfer. Tables 27.10 and 27.11 show the basic operation (operation when there are no errors in the transmitted and received packets) of this module depending on the PID bit setting.
				After modifying the setting of these bits from BUF to NAK during USB communication using the pertinent pipe, check that PBUSY is 0 to see if USB communication using the pertinent pipe has actually entered the NAK state.
				This module modifies the setting of these bits as follows.
				 This module sets PID to NAK on recognizing the completion of the transfer when the pertinent pipe is in the receiving direction and the SHTNAK bit for the selected pipe has been set to 1.
				 This module sets PID to STALL (11) on receiving the data packet with the payload exceeding the maximum packet size of the pertinent pipe.
				 This module sets PID to NAK on detecting a USB bus reset when the function controller function is selected.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	PID[1:0]	00	R/W	This module sets PID to NAK on detecting a receive error such as a CRC error three consecutive times when the host controller function is selected.
				 This module sets PID to STALL (11) on receiving the STALL handshake when the host controller function is selected.
				To specify each response type, set these bits as follows.
				 To make a transition from NAK (00) to STALL, set 10.
				 To make a transition from BUF (01) to STALL, set 11.
				 To make a transition from STALL (11) to NAK, set 10 and then 00.
				 To make a transition from STALL to BUF, set 00 (NAK) and then 01 (BUF).

Note: * Only 0 can be read and 1 can be written.

Table 27.8 Meaning of BSTS Bit

DIR Bit	BFRE Bit	DCLRM Bit	Meaning of BSTS Bit
0	0	0	1: The received data can be read from the FIFO buffer.
			0: The received data has been completely read from the FIFO buffer.
		1	Setting prohibited
	1	0	1: The received data can be read from the FIFO buffer.
			0: BCLR has been set to 1 after the received data has been completely read from the FIFO buffer.
		1	1: The received data can be read from the FIFO buffer.
			0: The received data has been completely read from the FIFO buffer.
1	0	0	1: The transmit data can be written to the FIFO buffer.
			0: The transmit data has been completely written to the FIFO buffer.
		1	Setting prohibited
	1	0	Setting prohibited
		1	Setting prohibited

Table 27.9 (1) Information Cleared by this Module by Setting ACLRM = 1

No. Information Cleared by ACLRM Bit Manipulation All the information in the FIFO buffer assigned to the pertinent pipe (all the information in two FIFO buffer planes in double buffer mode) The interval count value when the pertinent pipe is for isochronous transfer

Table 27.9 (2) Cases in which Setting ACLRM = 1 is Necessary

No.	Cases in which Clearing the Information is Necessary
1	When all the information in the FIFO buffer assigned to the pertinent pipe is to be cleared
2	When the interval count value is to be reset
3	When the BFRE setting is modified
4	When the DBLB setting is modified
5	When the transaction count function is forcibly terminated

Table 27.10 Operation of This Module depending on PID Setting (when Host Controller Function is Selected)

PID	Transfer Type	Transfer Direction (DIR Bit)	Operation of This Module
00 (NAK)	Operation does not depend on the setting.	Operation does not depend on the setting.	Does not issue tokens.
01 (BUF)	Bulk or interrupt	Operation does not depend on the setting.	Issues tokens while UACT is 1 and the FIFO buffer corresponding to the pertinent pipe is ready for transmission and reception.
			Does not issue tokens while UACT is 0 or the FIFO buffer corresponding to the pertinent pipe is not ready for transmission or reception.
	Isochronous	Operation does not depend on the setting.	Issues tokens irrespective of the status of the FIFO buffer corresponding to the pertinent pipe.
10 (STALL) or 11 (STALL)	Operation does not depend on the setting.	Operation does not depend on the setting.	Does not issue tokens.

Table 27.11 Operation of This Module depending on PID Setting (when Function Controller Function is Selected)

PID	Transfer Type	Transfer Direction (DIR Bit)	Operation of This Module
00 (NAK)	Bulk or interrupt	Operation does not depend on the setting.	Returns NAK in response to the token from the USB host.
	Isochronous	Receiving direction (DIR = 0)	Returns nothing in response to the token from the USB host.
		Transmitting direction (DIR = 1)	Transmits the zero-length packet in response to the token from the USB host.
01 (BUF)	Bulk	Receiving direction (DIR = 0)	Receives data and returns ACK in response to the OUT token from the USB host if the FIFO buffer corresponding to the pertinent pipe is ready for reception. Returns NAK if not ready.
			Returns ACK in response to the PING token from the USB host if the FIFO buffer corresponding to the pertinent pipe is ready for reception. Returns NYET if not ready.
	Interrupt	Receiving direction (DIR = 0)	Receives data and returns ACK in response to the OUT token from the USB host if the FIFO buffer corresponding to the pertinent pipe is ready for reception. Returns NAK if not ready.
	Bulk or interrupt	Transmitting direction (DIR = 1)	Transmits data in response to the token from the USB host if the corresponding FIFO buffer is ready for transmission. Returns NAK if not ready.

PID	Transfer Type	Transfer Direction (DIR Bit)	Operation of This Module	
01 (BUF) Isochronous		Receiving direction (DIR = 0)	Receives data in response to the OUT token from the USB host if the FIFO buffer corresponding to the pertinent pipe is ready for reception. Discards data if not ready.	
		Transmitting direction (DIR = 1)	Transmits data in response to the token from the USB host if the corresponding FIFO buffer is ready for transmission. Transmits the zero-length packet if not ready.	
10 (STALL) or 11 (STALL)	Bulk or interrupt	Operation does not depend on the setting.	Returns STALL in response to the token from the USB host.	
	Isochronous	Operation does not depend on the setting	Returns nothing in response to the token from the USB host.	

(2) PIPEnCTR (n = 6 to 9)

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BSTS	_	_	_	_	_	ACLRM	SQCLR	SQSET	SQMON	PBUSY	_	_	_	PID	[1:0]	
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	': R	R	R	R	R	R	R/W	R/W*1	R/W*1	R	R	R	R	R	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
15	BSTS	0	R	Buffer Status
				Indicates the FIFO buffer status for the pertinent pipe.
				0: Buffer access is disabled.
				1: Buffer access is enabled.
				The meaning of this bit depends on the settings of the DIR, BFRE, and DCLRM bits as shown in table 27.8.
14 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	ACLRM	0	R/W	Auto Buffer Clear Mode
				Enables or disables automatic buffer clear mode for the pertinent pipe.
				0: Disabled
				1: Enabled (all buffers are initialized)
				To clear the information in the FIFO buffer assigned to the pertinent pipe completely, write 1 and then 0 to this bit continuously.
				Table 27.12 (1) shows the information cleared by writing 1 and 0 to this bit continuously. Table 27.12 (2) shows the cases in which clearing the information is necessary.
				Modify this bit while PID is NAK and before the pipe is selected by the CURPIPE bits.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
8	SQCLR	0	R/W*	Toggle Bit Clear
				This bit should be set to 1 to clear the expected value (to set DATA0 as the expected value) of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: Invalid
				1: Specifies DATA0.
				Setting this bit to 1 allows this module to set DATA0 as the expected value of the sequence toggle bit of the pertinent pipe. This module always sets this bit to 0.
				Set the SQCLR bit to 1 while PID is NAK.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.

Bit	Bit Name	Initial Value	R/W	Description
7	SQSET	0	R/W*	Toggle Bit Set
				This bit should be set to 1 to set DATA1 as the expected value of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: Invalid
				1: Specifies DATA1.
				Setting this bit to 1 allows this module to set DATA1 as the expected value of the sequence toggle bit of the pertinent pipe. This module always sets this bit to 0.
				Set the SQSET bit to 1 while PID is NAK.
				Before modifying this bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.
6	SQMON	0	R	Toggle Bit Confirmation
				Indicates the expected value of the sequence toggle bit for the next transaction of the pertinent pipe.
				0: DATA0
				1: DATA1
				When the pertinent pipe is not for the isochronous transfer, this module allows this bit to toggle upon normal completion of the transaction. However, this bit is not allowed to toggle when a DATA-PID disagreement occurs during the receiving transfer.

Bit	Bit Name	Initial Value	R/W	Description
5	PBUSY	0	R	Pipe Busy
				This bit indicates whether or not a transaction using the pertinent pipe is currently in progress.
				0: The pertinent pipe is not in use by a transaction.
				1: The pertinent pipe is in use by a transaction.
				This module modifies this bit from 0 to 1 upon start of the USB transaction for the pertinent pipe, and modifies the bit from 1 to 0 upon normal completion of one transaction.
				Reading this bit after PID has been set to NAK allows checking that modification of the pipe settings is possible.
				For details, refer to section 27.4.3 (1), Pipe Control Register Switching Procedures.
4 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	PID[1:0]	00	R/W	Response PID
				Specifies the response type for the next transaction of the pertinent pipe.
				00: NAK response
				01: BUF response (depending on the buffer state)
				10: STALL response
				11: STALL response
				The default setting of these bits is NAK. Modify the setting to BUF to use the pertinent pipe for USB transfer. Tables 27.10 and 27.11 show the basic operation (operation when there are no errors in the transmitted and received packets) of this module depending on the PID bit setting.
				After modifying the setting of these bits from BUF to NAK during USB communication using the pertinent pipe, check that PBUSY is 0 to see if USB communication using the pertinent pipe has actually entered the NAK state.
				This module modifies the setting of these bits as follows.
				This module sets PID to STALL (11) on receiving the data packet with the payload exceeding the maximum packet size of the pertinent pipe.
				 This module sets PID to NAK on detecting a USB bus reset when the function controller function is selected.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	PID[1:0]	00	R/W	This module sets PID to NAK on detecting a receive error such as a CRC error three consecutive times when the host controller function is selected.
				 This module sets PID to STALL (11) on receiving the STALL handshake when the host controller function is selected.
				To specify each response type, set these bits as follows.
				 To make a transition from NAK (00) to STALL, set 10.
				 To make a transition from BUF (01) to STALL, set 11.
				 To make a transition from STALL (11) to NAK, set 10 and then 00.
				 To make a transition from STALL to BUF, set 00 (NAK) and then 01 (BUF).

Note: * Only 0 can be read and 1 can be written.

Table 27.12 (1) Information Cleared by this Module by Setting ACLRM = 1

No. Information Cleared by ACLRM Bit Manipulation

- 1 All the information in the FIFO buffer assigned to the pertinent pipe
- When the host controller function is selected, the interval count value when the pertinent pipe is for isochronous transfer

Table 27.12 (2) Cases in which Setting ACLRM = 1 is Necessary

No. Cases in which Clearing the Information is Necessary

- 1 When all the information in the FIFO buffer assigned to the pertinent pipe is to be cleared
- When the interval count value is to be reset
- 3 When the BFRE setting is modified
- 4 When the transaction count function is forcibly terminated

27.3.34 PIPEn Transaction Counter Enable Registers (PIPEnTRE) (n = 1 to 5)

PIPEnTRE is a register that enables or disables the transaction counter corresponding to PIPE1 to PIPE5, and clears the transaction counter.

This register is initialized by a power-on reset.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	_	_	_	TRENB	TRCLR	_	_	_	_	_	_	_	_
Initial value:	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9	TRENB	0	R/W	Transaction Counter Enable
				Enables or disables the transaction counter.
				0: The transaction counter is disabled.
				1: The transaction counter is enabled.
				For the pipe in the receiving direction, setting this bit to 1 after setting the total number of the packets to be received in the TRNCNT bits allows this module to control hardware as described below on having received the number of packets equal to the set value in the TRNCNT bits.
				 While SHTNAK is 1, this module modifies the PID bits to NAK for the corresponding pipe on having received the number of packets equal to the set value in the TRNCNT bits.
				While BFRE is 1, this module asserts the BRDY interrupt on having received the number of packets equal to the set value in the TRNCNT bits and then reading out the last received data.
				For the pipe in the transmitting direction, set this bit to 0.
				When the transaction counter is not used, set this bit to 0.
				When the transaction counter is used, set the TRNCNT bits before setting this bit to 1. Set this bit to 1 before receiving the first packet to be counted by the transaction counter.
8	TRCLR	0	R/W	Transaction Counter Clear
				Clears the current value of the transaction counter corresponding to the pertinent pipe and then sets this bit to 0.
				0: Invalid
				1: The current counter value is cleared.
				

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: Modify each bit in this register while PID is NAK. Before modifying each bit after modifying the PID bits for the corresponding pipe from BUF to NAK, check that PBUSY is 0. However, if the PID bits have been modified to NAK by this module, checking PBUSY is not necessary.

27.3.35 PIPEn Transaction Counter Registers (PIPEnTRN) (n = 1 to 5)

PIPEnTRN is a transaction counter corresponding to PIPE1 to PIPE5.

This register is initialized by a power-on reset, but retains the set value by a USB bus reset.

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TRNCN	T[15:0]							
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	TRNCNT[15:0]	All 0	R/W	Transaction Counter
				When written to:
				Specifies the number of transactions to be transferred through DMA.
				When read from:
				Indicates the specified number of transactions if TRENB is 0.
				Indicates the number of currently counted transaction if TRENB is 1.

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	TRNCNT[15:0]	All 0	R/W	This module increments the value of these bits by one when all of the following conditions are satisfied on receiving the packet.
				• TRENB is 1.
				 (TRNCNT set value ≠ current counter value + 1) on receiving the packet.
				The payload of the received packet agrees with the set value in the MXPS bits.
				This module clears the value of these bits to 0 when any of the following conditions are satisfied.
				 All the following conditions are satisfied. TRENB is 1.
				(TRNCNT set value = current counter value + 1) on receiving the packet.
				The payload of the received packet agrees with the set value in the MXPS bits.
				 All the following conditions are satisfied. TRENB is 1.
				This module has received a short packet.
				The following condition is satisfied.
				The TRCLR bit has been set to 1.
				For the pipe in the transmitting direction, set these bits to 0.
				When the transaction counter is not used, set these bits to 0.
				Modify these bits while TRENB is 0.
				To modify the value of these bits, set TRNCNT to 1 before setting TRENB to 1.

27.3.36 Device Address n Configuration Registers (DEVADDn) (n = 0 to 5)

DEVADDn is a register that specifies the transfer speed of the communication target peripheral device for PIPE0 to PIPE5.

When the host controller function is selected, this register should be set before starting communication using each pipe.

The bits in this register should be modified while no valid pipes are using the settings of this register. Valid pipes refer to the ones satisfying both of condition 1 and 2 below.

- 1. This register is selected by the DEVSEL bits as the communication target.
- 2. The PID bits are set to BUF for the selected pipe or the selected pipe is the DCP with SUREQ being 1.

This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	_	_	_	_	_	USBSI	PD[1:0]	_	_	_	_	_	RTPORT
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	USBSPD[1:0]	00	R/W	Transfer Speed of the Communication Target Device
				Specifies the USB transfer speed of the communication target peripheral device.
				00: DEVADDn is not used.
				01: Setting prohibited
				10: Full speed
				11: Setting prohibited
				When the host controller function is selected, this module refers to the setting of these bits to generate packets.
				When the function controller function is selected, set these bits to 00.
5 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	RTPORT	0	R/W	Root Hub Port Number
				Specifies to which port the target device is connected.
				0: Port 0
				1: Port 1
				When the host controller function is selected, this module refers to the setting of this bit to generate packets.
				When the function controller function is selected, the setting of this bit is ignored.

27.4 Operation

27.4.1 System Control and Oscillation Control

This section describes the register operations that are necessary to the initial settings of this module, and the registers necessary for power consumption control.

(1) Enabling Operation

In order to enable the operation of this module, the USBE bit in SYSCFG0 should be set to 1 by software after clock signal supply to this module (SCKE = 1) is started.

(2) Controller Function Selection

This module can select the host controller function or function controller function using the DCFM bit in SYSCFG. Changing the DCFM bit should be done in the initial settings immediately after a power-on reset or in the D+ pull-up disabled and D+/D- pull-down disabled state.

Table 27.13 lists the selection of USB port function of this controller.

Table 27.13 Selection of USB Port Function

When host controller function is selected

to both port 0 and port 1. When function controller function is selected Port 0 Port 1 Remarks	Port 0	Port 1	Remarks							
Port 0 Port 1 Remarks	Full-Speed	Full-Speed	Transfer scheduling is common to port 0 and port 1. Output is driven to both port 0 and port 1.							
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	When function controller function is selected									
	Port 0	Port 1	Remarks							
Full-Speed Not used Port 1 is disabled.	Full-Speed	Not used	Port 1 is disabled.							

(3) Examples of External Circuits for Connecting USB Connectors

Figures 27.1 (1) and 27.1 (2) show examples of the connections between this module and USB connectors for function controller operation and host controller operation, respectively.

This module does not control the enable signals for a pull-up resistor for the D+ signal and a pull-down resistor for the D+ and D- signals. Use general I/O port settings to generate these enable signals.

When the function controller function is selected, set the DPRPU bit in the SYSCFG0 register to 1 and pull up the D+ signal after recognizing a connection to the USB host. When disconnection of the USB host is recognized, manipulate the DPRPU and DCFM bits as follows:

- (1) Clear the DPRPU bit to 0.
- (2) Wait a minimum of 1 μs.
- (3) Set the DCFM bit to 1.
- (4) Wait a minimum of 200 ns.
- (5) Clear the DCFM bit to 0.

Disabling the pull-up resistor for the USB data line when function controller operation is selected during communication with a host controller provides a way to notify the USB host of device disconnection.

Note: The operation of these circuits is not guaranteed.

Include protective diodes, noise-canceling circuits, and so on as countermeasures for external surges and ESD noise in cases where the system requires this.




Figure 27.1 (1) Example of Connection to a USB Connector (when Function Controller Operation is Selected)




Figure 27.1 (2) Example of Connection to a USB Connector (when Host Controller Operation is Selected)

27.4.2 Interrupt Functions

Table 27.14 lists the interrupt generation conditions for this module.

When an interrupt generation condition is satisfied and the interrupt output is enabled using the corresponding interrupt enable register, this module issues a USB interrupt request to the interrupt controller.

Table 27.14 Interrupt Generation Conditions

Bit	Interrupt Name	Cause of Interrupt	Function That Generates the Interrupt	Related Status
VBINT	VBUS interrupt	When a change in the state of the VBUS input pin has been detected (low to high or high to low)	Host, Function	VBSTS
RESM	Resume interrupt	When a change in the state of the USB bus has been detected in the suspended state (J-state to K-state or J-state to SE0)	Function	_
SOFR	Frame number update interrupt	 When the host controller function is selected: When an SOF packet with a different frame number has been transmitted When the function controller function is selected: When an SOF packet with a different frame number is received 	Host, Function	_
DVST	Device state transition interrupt	When a device state transition is detected A USB bus reset detected The suspend state detected SET_ADDRESS request received SET_CONFIGURATION request received	Function	DVSQ

Bit	Interrupt Name	Cause of Interrupt	Function That Generates the Interrupt	Related Status
CTRT	Control transfer stage transition interrupt	When a stage transition is detected in control transfer	Function	CTSQ
		Setup stage completed		
		Control write transfer status stage transition		
		Control read transfer status stage transition		
		Control transfer completed		
		A control transfer sequence error occurred		
BEMP	Buffer empty interrupt	When transmission of all of the data in the buffer memory has been completed	Host, Function	BEMPSTS. PIPEBEMP
		 When an excessive maximum packet size error has been detected 		

Bit	Interrupt Name	Cause of Interrupt	Function That Generates the Interrupt	Related Status
NRDY	Buffer not ready interrupt	When the host controller function is selected:	Host, Function	NRDYSTS. PIPENRDY
		 When STALL is received from the peripheral side for the issued token When a response cannot be received correctly from the peripheral side for the issued token (No response is returned three consecutive times or a packet reception error occurred three consecutive times.) When an overrun/underrun occurred during isochronous transfer 		
		When the function controller function is selected:		
		 When a token is received while PID bits are set to BUF and the buffer memory is not ready for transmission When a CRC error or a bit stuffing error occurred during data reception in isochronous transfer When an interval error occurred during data reception in isochronous transfer 		

Bit	Interrupt Name	Cause of Interrupt	Function That Generates the Interrupt	Related Status
BRDY	Buffer ready interrupt	• When the buffer is ready (reading or writing is enabled)	Host, Function	BRDYSYS. PIPEBRDY
BCHG	Bus change interrupt	When a change of USB bus state is detected	Host	SYSSTS0. LNST
DTCH	Device disconnection during full- speed operation	 When disconnection of a peripheral device is detected during full-speed operation 	Host	DCSTCTR0. RHST
ATTCH	Device connection detection	• When J-state or K-state is detected on the USB port for 2.5 μs. Used for checking whether a peripheral device is connected.	Host	_
EOFERR	EOF error detection	When EOF error of a peripheral device is detected	Host	_
SACK	Normal setup operation	When the normal response (ACK) for the setup transaction is received	Host	_
SIGN	Setup error	When a setup transaction error (no response or ACK packet corruption) is detected three consecutive times.	Host	_

Figure 27.2 shows a diagram relating to interrupts of this module.




Figure 27.2 Items Relating to Interrupts

(1) BRDY Interrupt

The BRDY interrupt is generated when either of the host controller function or function controller function is selected. The following shows the conditions under which this module sets 1 to a corresponding bit in BRDYSTS. Under this condition, this module generates BRDY interrupt, if the PIPEBRDYE bit in BRDYENB that corresponds to the pipe to 1 and the BRDYE bit in INTENB0 have been set to 1.

The conditions for generating and clearing the BRDY interrupt depend on the settings of the BRDYM bit and BFRE bit for the pertinent pipe as described below.

(a) When the BRDYM bit is 0 and BFRE bit is 0

With these settings, the BRDY interrupt indicates that the FIFO port is accessible.

On any of the following conditions, this module generates the internal BRDY interrupt request trigger and sets 1 to the PIPEBRDY bit corresponding to the pertinent pipe.

- 1. For the pipe in the transmitting direction:
- When the DIR bit is changed from 0 to 1.

Page 1480 of 1910

- When packet transmission is completed using the pertinent pipe when write-access from the CPU to the FIFO buffer for the pertinent pipe is disabled (when the BSTS bit is read as 0).
- When one FIFO buffer is empty on completion of writing data to the other FIFO buffer in double buffer mode.
 - The request trigger is not generated until completion of writing data to the currently-written FIFO buffer plane even if transmission to the other FIFO buffer is completed.
- When the hardware flushes the buffer of the pipe for isochronous transfers.
- When 1 is written to the ACLRM bit, which causes the FIFO buffer to make transition from the write-disabled to write-enabled state.

The request trigger is not generated for the DCP (that is, during data transmission for control transfers).

- 2. For the pipe in the receiving direction:
- When packet reception is completed successfully thus enabling the FIFO buffer to be read
 when read-access from the CPU to the FIFO buffer for the pertinent pipe is disabled (when the
 BSTS bit is read as 0).
 - The request trigger is not generated for the transaction in which DATA-PID disagreement occurs.
- When one FIFO buffer is read-enabled on completion of reading data from the other FIFO buffer in double buffer mode.
 - The request trigger is not generated until completion of reading data from the currently-read FIFO buffer plane even if reception by the other FIFO buffer is completed.

When the function controller function is selected, the BRDY interrupt is not generated in the status stage of control transfers.

The PIPEBRDY interrupt status of the pertinent pipe can be cleared to 0 by writing 0 to the corresponding PIPEBRDY interrupt status bit in the BRDYSTS register. In this case, 1s should be written to the PIPEBRDY interrupt status bits for the other pipes.

Be sure to clear the BRDY status before accessing the FIFO buffer.

(b) When the BRDYM bit is 0 and the BFRE bit is 1

With these settings, this module generates the BRDY interrupt on completion of reading all the data for a single transfer using the pipe in the receiving direction, and sets 1 to the PIPEBRDY bit corresponding to the pertinent pipe.

On any of the following conditions, this module determines that the last data for a single transfer has been received.

- When a short packet including a zero-length packet is received.
- When the transaction counter register (TRNCNT bits) is used and the number of packets specified by the TRNCNT bits are completely received.

When the pertinent data is completely read out after any of the above determination conditions has been satisfied, this module determines that all the data for a single transfer has been completely read out.

When a zero-length packet is received when the FIFO buffer is empty, this module determines that all the data for a single transfer has been completely read out at the timing when the FRDY bit in the FIFO port control register is set to 1 and the DTLN bit is set to 0. In this case, to start the next transfer, write 1 to the BCLR bit in the corresponding FIFOCTR register.

With these settings, this module does not detect the BRDY interrupt for the pipe in the transmitting direction.

The PIPEBRDY interrupt status of the pertinent pipe can be cleared to 0 by writing 0 to the corresponding PIPEBRDY interrupt status bit. In this case, 1s should be written to the PIPEBRDY interrupt status bits for the other pipes.

In this mode, the BFRE bit setting should not be modified until all the data for a single transfer has been processed. When it is necessary to modify the BFRE bit before completion of processing, all the FIFO buffers for the pertinent pipe should be cleared using the ACLRM bit.

(c) When the BRDYM bit is 1 and the BFRE bit is 0

With these settings, the PIPEBRDY values are linked to the BSTS bit settings for each pipe. In other words, the BRDY interrupt status bits (PIPEBRDY) are set to 1 or 0 by this module depending on the FIFO buffer status.

- 1. For the pipe in the transmitting direction:
 - The BRDY interrupt status bits are set to 1 when the FIFO buffer is write-enabled and are set to 0 when write-disabled.
 - However, the BRDY interrupt is not generated if the DCP in the transmitting direction is write-enabled.
- 2. For the pipe in the receiving direction:

Page 1482 of 1910

- The BRDY interrupt status bits are set to 1 when the FIFO buffer is read-enabled and are set to 0 when all the data have been read (read-disabled).
- When a zero-length packet is received when the FIFO buffer is empty, the pertinent bit is set to 1 and the BRDY interrupt is continuously generated until BCLR = 1 is written.
- With this setting, the PIPEBRDY bit cannot be cleared to 0.
- When BRDYM is set to 1, all of the BFRE bits (for all pipes) should be cleared to 0.

Figure 27.3 shows the timing at which the BRDY interrupt is generated.




Figure 27.3 Timing at which a BRDY Interrupt is Generated

Conditions for clearing the BRDY bit in INTSTS0 by this module depend on the setting value of the BRDYM bit in SOFCFG. Table 27.15 shows the BRDY bit clearing conditions.

Table 27.15 BRDY Bit Clearing Conditions

BRDYM	BRDY Bit Clearing Condition
0	When all the bits in BRDYSTS are cleared, this module clears the BRDY bit in INTSTS0.
1	When the BSTS bits for all the pipes are 0, this module clears the BRDY bit in INTSTS0.

(2) NRDY Interrupt

On generating the internal NRDY interrupt request for the pipe whose PID bits are set to BUF, this module sets the corresponding PIPENRDY bit in NRDYSTS to 1. If the corresponding bit in NRDYENB is set to 1, this module sets the NRDY bit in INTSTS0 to 1, allowing the USB interrupt to be generated.

The following describes the conditions on which this module generates the internal NRDY interrupt request for a given pipe.

However, the internal NRDY interrupt request is not generated during setup transaction execution when the host controller function is selected. During setup transactions when the host controller function is selected, the SACK or SIGN interrupt is detected.

The internal NRDY interrupt request is not generated during status stage execution of the control transfer when the function controller function is selected.

When the host controller function is selected (a)

- 1. For the pipe in the transmitting direction:
 - On any of the following conditions, this module detects the NRDY interrupt.
- For the pipe for isochronous transfers, when the time to issue an OUT token comes in a state in which there is no data to be transmitted in the FIFO buffer.
 - In this case, this module transmits a zero-length packet following the OUT token, setting the corresponding PIPENRDY bit and the OVRN bit to 1.
- During communications other than setup transactions using the pipe for the transfers other than isochronous transfers, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the peripheral device (when timeout is detected before detection of the handshake packet from the peripheral device) and 2) an error is detected in the packet from the peripheral device.
 - In this case, this module sets the corresponding PIPENRDY bit to 1 and modifies the setting of the PID bits of the corresponding pipe to NAK.
- During communications other than setup transactions, when the STALL handshake is received from the peripheral device (including the STALL handshake in response to PING in addition to the STALL handshake in response to OUT).
 - In this case, this module sets the corresponding PIPENRDY bit to 1 and modifies the setting of the PID bits of the corresponding pipe to STALL (11).
- 2. For the pipe in the receiving direction
- For the pipe for isochronous transfers, when the time to issue an IN token comes in a state in which there is no space available in the FIFO buffer.
 - In this case, this module discards the received data for the IN token, setting the PIPENRDY bit of the corresponding pipe and the OVRN bit to 1.
 - When a packet error is detected in the received data for the IN token, this module also sets the CRCE bit to 1.
- For the pipe for the transfers other than isochronous transfers, when any combination of the following two cases occur three consecutive times: 1) no response is returned from the peripheral device for the IN token issued by this module (when timeout is detected before detection of the DATA packet from the peripheral device) and 2) an error is detected in the packet from the peripheral device.
 - In this case, this module sets the corresponding PIPENRDY bit to 1 and modifies the setting of the PID bits of the corresponding pipe to NAK.

- For the pipe for isochronous transfers, when no response is returned from the peripheral device
 for the IN token (when timeout is detected before detection of the DATA packet from the
 peripheral device) or an error is detected in the packet from the peripheral device.
 In this case, this module sets the corresponding PIPENRDY bit to 1. (The setting of the PID
 bits of the corresponding pipe to NAK is not modified.)
- For the pipe for isochronous transfers, when a CRC error or a bit stuffing error is detected in the received data packet.
 - In this case, this module sets the corresponding PIPENRDY bit and CRCE bit to 1.
- When the STALL handshake is received.
 In this case, this module sets the corresponding PIPENRDY bit to 1 and modifies the setting of the PID bits of the corresponding pipe to STALL.

(b) When the function controller function is selected

- 1. For the pipe in the transmitting direction:
- On receiving an IN token when there is no data to be transmitted in the FIFO buffer. In this case, this module generates a NRDY interrupt request at the reception of the IN token, setting the PIPENRDY bit to 1. For the pipe for the isochronous transfers in which an interrupt is generated, this module transmits a zero-length packet, setting the OVRN bit to 1.
- 2. For the pipe in the receiving direction:
- On receiving an OUT token when there is no space available in the FIFO buffer.

 For the pipe for the isochronous transfers in which an interrupt is generated, this module generates a NRDY interrupt request, setting the PIPENRDY bit to 1 and OVRN bit to 1.

 For the pipe for the transfers other than isochronous transfers in which an interrupt is generated, this module generates a NRDY interrupt request when a NAK handshake is transferred after the data following the OUT token was received, setting the PIPENRDY bit to 1.
 - However, during re-transmission (due to DATA-PID disagreement), the NRDY interrupt request is not generated. In addition, if an error occurs in the DATA packet, the NRDY interrupt request is not generated.
- For the pipe for isochronous transfers, when a token is not received normally within an interval frame.
 - In this case, this module generates a NRDY interrupt request, setting the PIPENRDY bit to 1.

Figure 27.4 shows the timing at which an NRDY interrupt is generated when the function controller function is selected.




Figure 27.4 Timing at which NRDY Interrupt is Generated when Function Controller Function is Selected

(3) BEMP Interrupt

On generating the BEMP interrupt for the pipe whose PID bits are set to BUF, this module sets the corresponding PIPEBEMP bit in BEMPSTS to 1. If the corresponding bit in BEMPENB is set to 1, this module sets the BEMP bit in INTSTSO to 1, allowing the USB interrupt to be generated.

The following describes the conditions on which this module generates the internal BEMP interrupt request.

- For the pipe in the transmitting direction, when the FIFO buffer of the corresponding pipe is empty on completion of transmission (including zero-length packet transmission).
 In single buffer mode, the internal BEMP interrupt request is generated simultaneously with the BRDY interrupt for the pipe other than DCP.
 - However, the internal BEMP interrupt request is not generated on any of the following conditions.
- When writing data to the FIFO buffer of the CPU has already been started on completion of transmitting data of one plane in double buffer mode.
- When the buffer is cleared (emptied) by setting the ACLRM or BCLR bit to 1.
- When IN transfer (zero-length packet transmission) is performed during the control transfer status stage in function controller mode.
- 2. For the pipe in the receiving direction:
 - When the successfully-received data packet size exceeds the specified maximum packet size. In this case, this module generates the BEMP interrupt request, setting the corresponding PIPEBEMP bit to 1, and discards the received data and modifies the setting of the PID bits of the corresponding pipe to STALL (11).
 - Here, this module returns no response when used as the host controller, and returns STALL response when used as the function controller.
 - However, the internal BEMP interrupt request is not generated on any of the following conditions.
- When a CRC error or bit stuffing error is detected in the received data.
- When a setup transaction is being performed. Writing 0 to the PIPEBEMP bit clears the status; writing 1 to the PIPEBEMP bit has no effect.

Figure 27.5 shows the timing at which a BEMP interrupt is generated when the function controller function has been selected.




Figure 27.5 Timing at which BEMP Interrupt is Generated when Function Controller Function is Selected

(4) Device State Transition Interrupt

Figure 27.6 shows a diagram of this module device state transitions. This module controls device states and generates device state transition interrupts. However, recovery from the suspended state (resume signal detection) is detected by means of the resume interrupt. The device state transition interrupts can be enabled or disabled individually using INTENBO. The device state that made a transition can be confirmed using the DVSQ bit in INTSTS0.

To make a transition to the default state, the device state transition interrupt is generated after the USB bus reset has been detected.

Device state can be controlled only when the function controller function is selected. Also, the device state transition interrupts can be generated only when the function controller function is selected.




Figure 27.6 Device State Transitions

(5) Control Transfer Stage Transition Interrupt

Figure 27.7 shows a diagram of how this module handles the control transfer stage transition. This module controls the control transfer sequence and generates control transfer stage transition interrupts. Control transfer stage transition interrupts can be enabled or disabled individually using INTENBO. The transfer stage that made a transition can be confirmed using the CTSQ bit in INTSTSO.

The control transfer stage transition interrupts are generated only when the function controller function is selected.

The control transfer sequence errors are described below. If an error occurs, the PID bit in DCPCTR is set to B'1x (STALL).

- 1. During control read transfers
- At the IN token of the data stage, an OUT token is received when there have been no data transfers at all.
- An IN token is received at the status stage
- A packet is received at the status stage for which the data packet is DATAPID = DATA0
- 2. During control write transfers
- At the OUT token of the data stage, an IN token is received when there have been no ACK response at all
- A packet is received at the data stage for which the first data packet is DATAPID = DATA0
- At the status stage, an OUT token is received
- 3. During no-data control transfers
- At the status stage, an OUT token is received

At the control write transfer stage, if the number of receive data exceeds the wLength value of the USB request, it cannot be recognized as a control transfer sequence error. At the control read transfer status stage, packets other than zero-length packets are received by an ACK response and the transfer ends normally.

When a CTRT interrupt occurs in response to a sequence error, the CTSQ = 110 value is retained until CTRT = 0 is written from the system (the interrupt status is cleared). Therefore, while CTSQ = 110 is being held, the CTRT interrupt that ends the setup stage will not be generated even if a new USB request is received. (This module retains the setup stage end, and after the interrupt status has been cleared, a CTRT interrupt is generated.)




Figure 27.7 Control Transfer Stage Transitions

(6) Frame Number Update Interrupt

With the host controller function selected, an interrupt is generated at the timing at which the frame number is updated. With the function controller function selected, the SOFR interrupt is generated when the frame number is updated.

When the function controller function is selected, this module updates the frame number and generates an SOFR interrupt if it detects a new SOF packet during full-speed operation.

(7) VBUS Interrupt

If there has been a change in the VBUS pin, the VBUS interrupt is generated. The level of the VBUS pin can be checked with the VBSTS bit in INTSTS0. Whether the host controller is connected or disconnected can be confirmed using the VBUS interrupt. However, if the system is activated with the host controller connected, the first VBUS interrupt is not generated because there is no change in the VBUS pin.

(8) Resume Interrupt

With the function controller function selected, the resume interrupt is generated when the USB bus state changes (from J-state to K-state, or from J-state to SE0) while the device state is the suspended state. Recovery from the suspended state is detected by means of the resume interrupt.

With the host controller function selected, the resume interrupt is not generated; use the BCHG interrupt to detect the change of the USB bus state.

(9) BCHG Interrupt

The BCHG interrupt is generated when the USB bus state has changed. The BCHG interrupt can be used to detect whether or not the peripheral device is connected when the host controller function has been selected and can also be used to detect a remote wakeup. The BCHG interrupt is generated regardless of whether the host controller function or function controller function has been selected.

(10) DTCH Interrupt

The DTCH interrupt is generated if disconnection of the USB bus is detected when the host controller function has been selected. This module detects bus disconnection based on USB Specification 2.0.

After detecting the DTCH interrupt, this module controls hardware as described below (irrespective of the set value of the corresponding interrupt enable bit). Terminate all the pipes in which communications are currently carried out for the pertinent port and make a transition to the wait state for bus connection to the pertinent port (wait state for ATTCH interrupt generation).

- Modifies the UACT bit for the port in which a DTCH interrupt has been detected to 0.
- Puts the port in which a DTCH interrupt has been generated into the idle state.

(11) SACK Interrupt

The SACK interrupt is generated when an ACK response for the transmitted setup packet has been received from the peripheral device with the host controller function selected. The SACK interrupt can be used to confirm that the setup transaction has been completed successfully.

(12) SIGN Interrupt

The SIGN interrupt is generated when an ACK response for the transmitted setup packet has not been correctly received from the peripheral device three consecutive times with the host controller function selected. The SIGN interrupt can be used to detect no ACK response transmitted from the peripheral device or corruption of an ACK packet.

(13) ATTCH Interrupt

The ATTCH interrupt is generated when J-state or K-state of the full-speed or low-speed level signal is detected on the USB port for $2.5~\mu s$ in host controller mode. To be more specific, the ATTCH interrupt is detected on any of the following conditions.

- When K-state, SE0, or SE1 changes to J-state, and J-state continues 2.5 μs.
- When J-state, SE0, or SE1 changes to K-state, and K-state continues 2.5 μs.

(14) EOFERR Interrupt

The EOFERR interrupt is generated when it is detected that communication is not completed at the EOF2 timing prescribed by USB Specification 2.0.

After detecting the EOFERR interrupt, this module controls hardware as described below (irrespective of the set value of the corresponding interrupt enable bit). Terminate all the pipes in which communications are currently carried out for the pertinent port and perform re-enumeration of the pertinent port.

- Modifies the UACT bit for the port in which an EOFERR interrupt has been detected to 0.
- Puts the port in which an EOFERR interrupt has been generated into the idle state.

27.4.3 Pipe Control

Table 27.16 lists the pipe setting items of this module. With USB data transfer, data transmission has to be carried out using the logic pipe called the endpoint. This module has ten pipes that are used for data transfer.

Settings should be entered for each of the pipes in conjunction with the specifications of the system.

Table 27.16 Pipe Setting Items

Register Name	Bit Name	Setting Contents	Remarks		
DCPCFG	TYPE	Specifies the	PIPE1 to PIPE9: Can be set		
PIPECFG		transfer type			
	BFRE	Selects the BRDY interrupt mode	PIPE1 to PIPE5: Can be set		
DIR		Selects a double buffer	PIPE1 to PIPE5: Can be set		
		Selects transfer direction	IN or OUT can be set		
	EPNUM	Endpoint number	PIPE1 to PIPE9: Can be set		
			A value other than 0000 should be set when the pipe is used.		
	SHTNAK	Selects disabled	DCP: Can be set		
	W	state for pipe when transfer ends	PIPE1 and PIPE2: Can be set (only when bulk transfer has been selected)		
		GIIUS	PIPE3 to PIPE5: Can be set		

Register Name	Bit Name	Setting Contents	Remarks	
DCPMAXP PIPEMAXP	DEVSEL	Selects a device	Referenced only when the host controller function is selected.	
	MXPS	Maximum packet size	Compliant with the USB standard.	
PIPEPERI	IFIS	Buffer flush	PIPE1 and PIPE2: Can be set (only when isochronous transfer has been selected)	
			PIPE3 to PIPE9: Cannot be set	
	IITV	Interval counter	PIPE1 and PIPE2: Can be set (only when isochronous transfer has been selected)	
			PIPE3 to PIPE5: Cannot be set	
			PIPE6 to PIPE9: Can be set (only when the host controller function has been selected)	
DCPCTR PIPEnCTR	BSTS	Buffer status	For the DCP, receive buffer status and transmit buffer status are switched with the ISEL bit.	
	INBUFM	IN buffer monitor	Mounted for PIPE1 to PIPE5.	
	SUREQ	SETUP request	Can be set only for the DCP.	
			Can be controlled only when the host controller function has been selected.	
	SUREQCLR	SUREQ clear	Can be set only for the DCP.	
			Can be controlled only when the host controller function has been selected.	
	ATREPM	Auto response	PIPE1 to PIPE5: Can be set	
		mode	Can be controlled only when the function controller function has been selected.	

Register Name	Bit Name	Setting Contents	Remarks
DCPCTR	ACLRM	Auto buffer clear	PIPE1 to PIPE9: Can be set
PIPEnCTR	SQCLR	Sequence clear	Clears the data toggle bit
	SQSET	Sequence set	Sets the data toggle bit
	SQMON	Sequence monitor	Monitors the data toggle bit
	PBUSY	Pipe busy status	
	PID	Response PID	See section 27.4.3 (6), Response PID
PIPEnTRE	TRENB	Transaction counter enable	PIPE1 to PIPE5: Can be set
	TRCLR	Current transaction counter clear	PIPE1 to PIPE5: Can be set
PIPEnTRN	TRNCNT	Transaction counter	PIPE1 to PIPE5: Can be set

(1) Pipe Control Register Switching Procedures

The following bits in the pipe control registers can be modified only when USB communication is disabled (PID = NAK).

[Registers that Should Not be Set in the USB Communication Enabled (PID = BUF) State]

- Bits in DCPCFG and DCPMAXP
- The SOCLR and SOSET bits in DCPCTR
- Bits in PIPECFG, PIPEMAXP and PIPEPERI
- The ATREPM, ACLRM, SQCLR and SQSET bits in PIPEnCTR
- Bits in PIPEnTRE and PIPEnTRN
- Bits in DEVADDn

For the settings of the DEVADDn register, conform to the register description in addition Note: to the above description.

In order to modify the above bits from the USB communication enabled (PID = BUF) state, follow the procedure shown below.

- 1. Generate a bit modification request with the pipe control register.
- 2. Modify the PID corresponding to the pipe to NAK.

- 3. Wait until the corresponding CSSTS bit is cleared to 0 (only when the host controller function has been selected).
- 4. Wait until the corresponding PBUSY bit is cleared to 0.

Note: The PBUSY bit may remain set to 1 if the device is detached while USB transaction processing is in progress.

5. Modify the bits in the pipe control register.

The following bits in the pipe control registers can be modified only when the pertinent information has not been set by the CURPIPE bits in CFIFOSEL, D0FIFOSEL and D1FIFOSEL.

[Registers that Should Not be Set When CURPIPE in FIFO-PORT is Set]

- Bits in DCPCFG and DCPMAXP
- Bits in PIPECFG, PIPEMAXP and PIPEPERI
- The ACLRM bit in PIPEnCTR

In order to modify pipe information, the CURPIPE bits should be set to the pipes other than the pipe to be modified. For the DCP, the buffer should be cleared using BCLR after the pipe information is modified.

(2) Transfer Types

The TYPE bit in PIPEPCFG is used to specify the transfer type for each pipe. The transfer types that can be set for the pipes are as follows.

- DCP: No setting is necessary (fixed at control transfer).
- PIPE1 and PIPE2: These should be set to bulk transfer or isochronous transfer.
- PIPE3 to PIPE5: These should be set to bulk transfer.
- PIPE6 to PIPE9: These should be set to interrupt transfer.

(3) Endpoint Number

The EPNUM bit in PIPEPCFG is used to set the endpoint number for each pipe. The DCP is fixed at endpoint 0. The other pipes can be set from endpoint 1 to endpoint 15.

- DCP: No setting is necessary (fixed at end point 0).
- PIPE1 to PIPE9: The endpoint numbers from 1 to 15 should be selected and set.
 These should be set so that the combination of the DIR bit and EPNUM bit is unique.

(4) Maximum Packet Size Setting

The MXPS bit in DCPMAXP and PIPEMAXP is used to specify the maximum packet size for each pipe. DCP and PIPE1 to PIPE5 can be set to any of the maximum pipe sizes defined by the USB specification. For PIPE6 to PIPE9, 64 bytes are the upper limit of the maximum packet size. The maximum packet size should be set before beginning the transfer (PID = BUF).

- DCP: Select and set 8, 16, 32, or 64.
- PIPE1 to PIPE5: Select and set 8, 16, 32, or 64 when using bulk transfer.
- PIPE1 and PIPE2: Set a value between 1 and 256 when using isochronous transfer.
- PIPE6 to PIPE9: Set a value between 1 and 64.

(5) Transaction Counter (For PIPE1 to PIPE5 in Reading Direction)

When the specified number of transactions have been completed in the data packet receiving direction, this module recognizes that the transfer has ended. Two transaction counters are provided: one is the TRNCNT register that specifies the number of transactions to be executed and the other is the current counter that internally counts the number of executed transactions. When the current counter value matches the number of the transactions specified in TRNCNT while the SHTNAK bit is set to 1, the PID for the pertinent pipe is set to NAK, and the next transfer is disabled. The current counter of the transaction counter function is initialized by the TRCLR bit, so that the transactions can be counted again starting from the beginning. The information read from TRNCNT differs depending on the setting of the TRENB bit.

- TRENB = 0: The specified transaction counter value can be read.
- TRENB = 1: The current counter value indicating the internally counted number of executed transactions can be read.

When operating the TRCLR bit, the following should be noted.

- If the transactions are being counted and PID = BUF, the current counter cannot be cleared.
- If there is any data left in the buffer, the current counter cannot be cleared.

(6) Response PID

The PID bits in DCPCTR and PIPEnCTR are used to set the response PID for each pipe.

The following shows this module operation with various response PID settings:

- 1. Response PID settings when the host controller function is selected The response PID is used to specify the execution of transactions.
- NAK setting: Using pipes is disabled. No transaction is executed.
- BUF setting: Transactions are executed based on the status of the buffer memory.
 For OUT direction: If there are transmit data in the buffer memory, an OUT token is issued.
 For IN direction: If there is an area to receive data in the buffer memory, an IN token is issued.
- STALL setting: Using pipes is disabled. No transaction is executed.

Note: Setup transactions for the DCP are set with the SUREQ bit.

- Response PID settings when the function controller function is selected The response PID is used to specify the response to transactions from the host.
- NAK setting: The NAK response is always returned in response to the generated transaction.
- BUF setting: Responses are made to transactions based on the status of the buffer memory.
- STALL setting: The STALL response is always returned in response to the generated transaction.

Note: For setup transactions, an ACK response is always returned, regardless of the PID setting, and the USB request is stored in the register.

This module may carry out writing to the PID bits, depending on the results of the transaction.

- 1. When the host controller function has been selected and the response PID is set by hardware
- NAK setting: In the following cases, PID = NAK is set and issuing of tokens is automatically stopped:
 - When no response is returned, or a bit stuffing error or a CRC error occurred three
 consecutive times in response to the transmitted token during a transfer other than
 isochronous transfer
 - When a bit stuffing error or a CRC error occurred three consecutive times in response to the transmitted token during an isochronous transfer
 - If a short packet is received when the SHTNAK bit in DCPCFG has been set to 1 in the control read transfer data stage.
 - If a short packet is received when the SHTNAK bit in PIPECFG has been set to 1 for bulk transfer.
 - If the transaction counter ended when the SHTNAK bit has been set to 1 for bulk transfer.
- BUF setting: There is no BUF writing by this module.
- STALL setting: In the following cases, PID = STALL is set and issuing of tokens is automatically stopped:
 - When STALL is received in response to the transmitted token.
 - When the size of the receive data packet exceeds the maximum packet size.
- 2. When the function controller function has been selected and the response PID is set by hardware
- NAK setting: In the following cases, PID = NAK is set and NAK is always returned in response to transactions:
 - When the SETUP token is received normally (DCP only).
 - If the transaction counter ended or a short packet is received when the SHTNAK bit in PIPECFG has been set to 1 for bulk transfer.
- BUF setting: There is no BUF writing by this module.
- STALL setting: In the following cases, PID = STALL is set and STALL is always returned in response to transactions:
 - When the size of the receive data packet exceeds the maximum packet size.
 - When a control transfer sequence error has been detected (DCP only).

(7) Data PID Sequence Bit

This module automatically toggles the sequence bit in the data PID when data is transferred normally in the control transfer data stage, bulk transfer and interrupt transfer. The sequence bit of the data PID that was transmitted can be confirmed with the SOMON bit in DCPCTR and PIPEnCTR. When data is transmitted, the sequence bit switches at the timing at which the ACK handshake is received. When data is received, the sequence bit switches at the timing at which the ACK handshake is transmitted. The SQCLR bit in DCPCTR and the SQSET bit in PIPEnCTR can be used to change the data PID sequence bit.

When the function controller function has been selected and control transfer is used, this module automatically sets the sequence bit when a stage transition is made. DATA1 is set when the setup stage is ended. DATA1 is returned in a status stage without referring to the sequence bit. Therefore, settings are not required. However, when the host controller function has been selected and control transfer is used, the sequence bit should be set at the stage transition.

For the Clearfeature request transmission or reception, the data PID sequence bit should be set, regardless of whether the host controller function or function controller function is selected.

(8)**Response PID = NAK Function**

This module has a function that disables pipe operation (PID response = NAK) at the timing at which the final data packet of a transaction is received (this module automatically distinguishes this based on reception of a short packet or the transaction counter) by setting the SHTNAK bit in PIPECEG to 1.

When a double buffer is being used for the buffer memory, using this function enables reception of data packets in transfer units. If pipe operation has disabled, the pipe has to be set to the enabled state again (PID response = BUF).

This function can be used only when bulk transfers are used.

(9) Auto Transfer MODE

With the pipes for bulk transfer (PIPE1 to PIPE5), when the ATREPM bit in PIPEnCTR is set to 1, a transition is made to auto response mode. During an OUT transfer (DIR = 0), OUT-NAK mode is entered, and during an IN transfer (DIR = 1), null auto response mode is entered.

OUT-NAK Mode

With the pipes for bulk OUT transfer, NAK is returned in response to an OUT token and an NRDY interrupt is output when the ATREPM bit is set to 1. To make a transition from normal mode to OUT-NAK mode, OUT-NAK mode should be specified in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). After pipe operation has been enabled, OUT-NAK mode becomes valid. However, if an OUT token is received immediately before pipe operation is disabled, the token data is normally received, and an ACK is returned to the host.

To make a transition from OUT-NAK mode to normal mode, OUT-NAK mode should be canceled in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). In normal mode, reception of OUT data is enabled.

• Null Auto Response Mode

With the pipes for bulk IN transfer, zero-length packets are continuously transmitted when the ATREPM bit is set to 1.

To make a transition from normal mode to null auto response mode, null auto response mode should be set in the pipe operation disabled state (response PID = NAK) before enabling pipe operation (response PID = BUF). After pipe operation has been enabled, null auto response mode becomes valid. Before setting null auto response mode, INBUFM = 0 should be confirmed because the mode can be set only when the buffer is empty. If the INBUFM bit is 1, the buffer should be emptied with the ACLRM bit. While a transition to null auto response mode is being made, data should not be written from the FIFO port.

To make a transition from null auto response mode to normal mode, pipe operation disabled state (response PID = NAK) should be retained for the period of zero-length packet transmission (approximately 10 μ s) before canceling null auto response mode. In normal mode, data can be written from the FIFO port; therefore, packet transmission to the host is enabled by enabling pipe operation (response PID = BUF).

27.4.4 FIFO Buffer Memory

(1) FIFO Buffer Memory Allocation

This module incorporates FIFO buffer memory for data transfer. Area for each pipe is managed by this module. In the FIFO buffer memory status, there are times when the access right to the buffer memory is allocated to the user system (CPU side), and times when it is allocated to this module (SIE side).

Buffer status

Tables 27.17 and 27.18 show the buffer status. The buffer memory status can be confirmed using the BSTS bit in DCPCTR and the INBUFM bit in PIPEnCTR. The access direction for the buffer memory can be specified using either the DIR bit in PIPECFG or the ISEL bit in CFIFOSEL (when DCP is selected).

The INBUFM bit is valid for PIPE0 to PIPE5 in the sending direction.

For an IN pipe uses double buffer, the BSTS bit can be used to monitor the buffer memory status of CPU side and the INBUFM bit to monitor the buffer memory status of SIE side. In the case like the BEMP interrupt may not shows the buffer empty status because the CPU (direct memory access controller) writes data slowly, the INBUFM bit can be used to confirm the end of sending.

Table 27.17 Buffer Status Indicated by the BSTS Bit

ISEL or DIR	BSTS	Buffer Memory State
0 (receiving direction)	0	There is no received data, or data is being received.
		Reading from the FIFO port is inhibited.
0 (receiving direction)	1	There is received data, or a zero-length packet has been received.
		Reading from the FIFO port is allowed.
		However, because reading is not possible when a zero- length packet is received, the buffer must be cleared.
1 (transmitting	0	The transmission has not been finished.
direction)		Writing to the FIFO port is inhibited.
1 (transmitting	1	The transmission has been finished.
direction)		CPU write is allowed.

Table 27.18 Buffer Status Indicated by the INBUFM Bit

IDIR INBUFM		Buffer Memory State		
0 (receiving direction) Invalid Invalid				
1 (transmitting	0	The transmission has been finished.		
direction)		There is no waiting data to be transmitted.		
1 (transmitting	1	The FIFO port has written data to the buffer.		
direction)		There is data to be transmitted		

FIFO buffer clearing

Table 27.19 shows the clearing of the FIFO buffer memory by this module. The buffer memory can be cleared using the three bits indicated below.

Table 27.19 List of Buffer Clearing Methods

Bit Name	BCLR	DCLRM	ACLRM
Register	CFIFOCTR	DnFIFOSEL	PIPEnCTR
	DnFIFOCTR		
Function	Clears the buffer memory on the CPU side	In this mode, after the data of the specified pipe has been read, the buffer memory is cleared automatically.	This is the auto buffer clear mode, in which all of the received packets are discarded.
Clearing	Cleared by writing 1	1: Mode valid	1: Mode valid
method		0: Mode invalid	0: Mode invalid

Auto buffer clear mode function

With this module, all of the received data packets are discarded if the ACLRM bit in PIPEnCTR is set to 1. If a normal data packet has been received, the ACK response is returned to the host controller. This function can be set only in the buffer memory reading direction.

Also, if the ACLRM bit is set to 1 and then to 0, the buffer memory of the selected pipe can be cleared regardless of the access direction.

As internal sequence execution time for hardware, 100 ns or more is required between writing 1 and writing 0 to the ACLRM bit.

• Buffer memory specifications (single/double setting)
Either a single or double buffer can be selected for PIPE1 to PIPE5, using the DBLB bit in PIPECFG.

(2) FIFO Port Functions

Table 27.20 shows the settings for the FIFO port functions of this module. In write access, writing data until the maximum packet size automatically enables sending of the data. To enable sending of data before the maximum packet size, the BVAL bit in C/DnFIFOCTR must be set to end the writing. Also, to send a zero-length packet, the BCLR bit in the same register must be used to clear the buffer and then the BVAL bit set in order to end the writing.

In read access, reception of new packets is automatically enabled if all of the data has been read. Data cannot be read when a zero-length packet is being received (DTLN = 0), so the BCLR bit in the register must be used to release the buffer. The length of the data being received can be confirmed using the DTLN bit in C/DnFIFOCTR.

Table 27.20 FIFO Port Function Settings

Register Name	Bit Name	Function	Note
C/DnFIFOSEL	RCNT	Selects DTLN read mode	
	REW	Buffer memory rewind (re-read, rewrite)	
	DCLRM	Automatically clears data received for a specified pipe after the data has been read	For DnFIFO only
	DREQE	Enables DMA transfers	For DnFIFO only
	MBW	FIFO port access bit width	
	BIGEND	Selects FIFO port endian	
	ISEL	FIFO port access direction	
	CURPIPE	Selects the current pipe	For DCP only
C/DnFIFOCTR	BVAL	Ends writing to the buffer memory	
	BCLR	Clears the buffer memory on the CPU side	
	DTLN	Checks the length of received data	

(a) FIFO Port Selection

Table 27.21 shows the pipes that can be selected with the various FIFO ports. The pipe to be accessed is selected using the CURPIPE bit in C/DnFIFOSEL. After the pipe is selected, whether the CURPIPE value for the pipe, which was written last, can be correctly read should be checked. (If the previous pipe number is read, it indicates that the pipe modification is being executed by this module.) Then, the FIFO port can be accessed after FRDY = 1 is checked.

Also, the bus width to be accessed should be selected using the MBW bit. The buffer memory access direction conforms to the DIR bit in PIPECFG. The ISEL bit determines this only for the DCP.

Table 27.21 FIFO Port Access Categorized by Pipe

Pipe	Access Method	Port that can be Used	
DCP	CPU access	CFIFO port register	
PIPE1 to PIPE9	CPU access	CFIFO port register	
	DMA access	D0FIFO/D1FIFO port register	

(b) REW Bit

It is possible to temporarily stop access to the pipe currently being accessed, access a different pipe, and then continue processing using the current pipe once again. The REW bit in C/DnFIFOSEL is used for this.

If a pipe is selected when the REW bit is set to 1 and at the same time the CURPIPE bit in C/DnFIFOSEL is set, the pointer used for reading from and writing to the buffer memory is reset, and reading or writing can be carried out from the first byte. Also, if a pipe is selected with 0 set for the REW bit, data can be read and written in continuation of the previous selection, without the pointer used for reading from and writing to the buffer memory being reset.

To access the FIFO port, FRDY = 1 must be ensured after selecting a pipe.

(3) DMA Transfers (D0FIFO/D1FIFO Port)

(a) **Overview of DMA Transfers**

For pipes 1 to 9, the FIFO port can be accessed using the direct memory access controller. When accessing the buffer for the pipe targeted for DMA transfer is enabled, a DMA transfer request is issued

The unit of transfer to the FIFO port should be selected using the MBW bit in DnFIFOSEL and the pipe targeted for the DMA transfer should be selected using the CURPIPE bit. The selected pipe should not be changed during the DMA transfer.

(b) **Auto Recognition of DMA Transfer Completion**

With this module, it is possible to complete FIFO data writing through DMA transfer by controlling DMA transfer end signal input. When a transfer end signal is sampled, the module enables buffer memory transmission (the same condition as when BVAL = 1).

(c) DnFIFO Auto Clear Mode (D0FIFO/D1FIFO Port Reading Direction)

If 1 is set for the DCLRM bit in DnFIFOSEL, the module automatically clears the buffer memory of the selected pipe when reading of the data from the buffer memory has been completed.

Table 27.22 shows the packet reception and buffer memory clearing processing for each of the various settings. As shown, the buffer clear conditions depend on the value set to the BFRE bit. Using the DCLRM bit eliminates the need for the buffer to be cleared even if a situation occurs that necessitates clearing of the buffer. This makes it possible to carry out DMA transfers without involving software.

This function can be set only in the buffer memory reading direction.

Table 27.22 Packet Reception and Buffer Memory Clearing Processing

Register Setting

Buffer Status	DCL	RM = 0	DCLRM = 1	
When Packet is Received	BFRE = 0	BFRE = 1	BFRE = 0	BFRE = 1
Buffer full	Doesn't need to be cleared	Doesn't need to be cleared	Doesn't need to be cleared	Doesn't need to be cleared
Zero-length packet reception	Needs to be cleared	Needs to be cleared	Doesn't need to be cleared	Doesn't need to be cleared
Normal short packet reception	Doesn't need to be cleared	Needs to be cleared	Doesn't need to be cleared	Doesn't need to be cleared
Transaction count ended	Doesn't need to be cleared	Needs to be cleared	Doesn't need to be cleared	Doesn't need to be cleared

27.4.5 Control Transfers (DCP)

Data transfers of the data stage of control transfers are done using the default control pipe (DCP).

The DCP buffer memory is a 64-byte single buffer, and is a fixed area that is shared for both control reading and control writing. The buffer memory can be accessed through the CFIFO port.

(1) Control Transfers when the Host Controller Function is Selected

(a) Setup Stage

USQREQ, USBVAL, USBINDX, and USBLENG are the registers that are used to transmit a USB request for setup transactions. Writing setup packet data to the registers and writing 1 to the SUREQ bit in DCPCTR transmits the specified data for setup transactions. Upon completion of transactions, the SUREQ bit is cleared to 0. The above USB request registers should not be modified while SUREQ = 1.

When connection of the function device has been detected, the first setup transaction for the device should be issued with the above sequence by setting the DEVSEL bits in DCPMAXP to 0 and appropriately setting the USBSPD and RTPORT bits in DEVADD0.

After the connected function device has made a transition to Address state, set the USB Address value assigned to the DEVSEL bits, set each bit in DEVADDx corresponding to the USB Address, then issue the setup transaction with the above sequence. For example, when DEVSEL = 0x2, set the DEVADD2 register, or when DVESEL = 0x5, set the DEVADD5 register.

When the data for setup transactions has been sent, a SIGN or SACK interrupt request is generated according to the response received from the peripheral device (SIGN1 or SACK bits in INTSTS1), by means of which the result of the setup transactions can be confirmed.

A data packet of DATA0 (USB request) is transmitted as the data packet for the setup transactions regardless of the setting of the SQMON bit in DCPCTR.

(b) Data Stage

Data transfers are done using the DCP buffer memory.

The access direction of the DCP buffer memory should be specified using the ISEL bit in CFIFOSEL.

For the first data packet of the data stage, the data PID must be transferred as DATA1. Transaction is done by setting the data PID = DATA1 and the PID bit = BUF using the SQSET bit in DCPCFG. Completion of data transfer is detected using the BRDY or BEMP interrupts.

Setting continuous transfer mode allows data transfers over multiple packets. Note that when continuous transfer mode is set for the receiving direction, the BRDY interrupt is not generated until the buffer becomes full or a short packet is received (the integer multiple of the maximum packet size, and less than 256 bytes).

For control write transfers, when the number of data bytes to be sent is the integer multiple of the maximum packet size, a zero-length packet must be controlled to be sent at the end.

(c) Status Stage

Zero-length packet data transfers are done in the direction opposite to that in the data stage. As with the data stage, data transfers are done using the DCP buffer memory. Transactions are done in the same manner as the data stage.

For the data packets of the status stage, the data PID must be transferred as DATA1. The data PID should be set to DATA1 using the SQSET bit in DCPCFG.

For reception of a zero-length packet, the received data length must be confirmed using the DTLN bits in CFIFOCTR after the BRDY interrupt is generated, and the buffer memory must then be cleared using the BCLR bit.

(2) Control Transfers when the Function Controller Function is Selected

(a) Setup Stage

This module always sends an ACK response in response to a setup packet that is normal with respect to this module. The operation of this module operates in the setup stage is noted below.

- 1. When a new USB request is received, this module sets the following registers:
- Set the VALID bit in INTSTS0 to 1.
- Set the PID bit in DCPCTR to NAK.
- Set the CCPL bit in DCPCTR to 0.
- 2. When a data packet is received right after the SETUP packet, the USB request parameters are stored in USBREQ, USBVAL, USBINDX, and USBLENG.

Response processing with respect to the control transfer should always be carried out after first setting VALID = 0. In the VALID = 1 state, PID = BUF cannot be set, and the data stage cannot be terminated.

Using the function of the VALID bit, this module is able to interrupt the processing of a request currently being processed if a new USB request is received during a control transfer, and can send a response in response to the newest request.

Also, this module automatically judges the direction bit (bit 8 of the bmRequestType) and the request data length (wLength) of the USB request that was received, and then distinguishes between control read transfers, control write transfers, and no-data control transfers, and controls the stage transition. For a wrong sequence, the sequence error of the control transfer stage transition interrupt is generated, and the software is notified. For information on the stage control of this module, see figure 27.7.

(b) Data Stage

Data transfers corresponding to USB requests that have been received should be done using the DCP. Before accessing the DCP buffer memory, the access direction should be specified using the ISEL bit in CFIFOSEL.

Transaction is done by setting the PID bit in DCPCTR to BUF. Completion of data transfer is detected using the BRDY or BEMP interrupts. The data transfer should be carried out using the BRDY interrupt for control write transfers and the BEMP interrupt for control read transfers.

If the data being transferred is larger than the size of the DCP buffer memory, the data transfer should be carried out using the BRDY interrupt for control write transfers and the BEMP interrupt for control read transfers.

(c) Status Stage

Control transfers are terminated by setting the CCPL bit to 1 with the PID bit in DCPCTR set to PID = BUF.

After the above settings have been entered, this module automatically executes the status stage in accordance with the data transfer direction determined at the setup stage. The specific procedure is as follows.

- For control read transfers:
 - This module receives a zero-length packet from the USB host and sends an ACK response.
- For control write transfers and no-data control transfers:
 This module sends the zero-length packet from the USB host and receives an ACK response.

(d) Control Transfer Auto Response Function

This module automatically responds to a normal SET_ADDRESS request. If any of the following errors occur in the SET_ADDRESS request, a response is necessary.

- $bmRequestType \neq H'00$
- wIndex \neq H'00
- wLength \neq H'00
- wValue > H'7F
- DVSQ = 011 (Configured)

For all requests other than the SET_ADDRESS request, the corresponding response is required.

27.4.6 **Bulk Transfers (PIPE1 to PIPE5)**

The buffer memory specifications for bulk transfers (single/double buffer setting) can be selected.

This module has the following functions for bulk transfer.

- BRDY interrupt selection function (BFRE bit: refer to 27.4.2 (1) (b).)
- Transaction count function (TRENB, TRCLR, TRNCNT bits: refer to 27.4.3 (5).)
- Response PID = NAK function (SHTNAK bit: refer to 27.4.3 (8).)
- Auto response mode (ATREPM bit: refer to 27.4.3 (9).)

27.4.7 **Interrupt Transfers (PIPE6 to PIPE9)**

When the function controller function is selected, this module carries out interrupt transfers in accordance with the timing controlled by the host controller.

When the host controller function is selected, this module can set the timing of issuing a token using the interval timer.

(1) Interval Counter during Interrupt Transfers when the Host Controller Function is Selected

For interrupt transfers, intervals between transactions are set in the IITV bits in PIPEPERI. This controller issues an interrupt transfer token based on the specified intervals.

Counter Initialization (a)

This controller initializes the interval counter under the following conditions.

- Power-on reset
 - The IITV bits are initialized.
- Buffer memory initialization using the ACLRM bit The IITV bits are not initialized but the count value is. Setting the ACLRM bit to 0 starts counting from the value set in the IITV bits.

Note that the interval counter is not initialized in the following case.

USB bus reset, USB suspended

The IITV bits are not initialized. Setting 1 to the UACT bit starts counting from the value before entering the USB bus reset state or USB suspended state.

(b) Operation when Transmission/Reception is Impossible at Token Issuance Timing

This module cannot issue tokens even at token issuance timing in the following cases. In such a case, this module attempts transactions at the subsequent interval.

- When the PID is set to NAK or STALL.
- When the buffer memory is full at the token sending timing in the receiving (IN) direction.
- When there is no data to be sent in the buffer memory at the token sending timing in the sending (OUT) direction.

27.4.8 Isochronous Transfers (PIPE1 and PIPE2)

This module has the following functions pertaining to isochronous transfers.

- Notification of isochronous transfer error information
- Interval counter (specified by the IITV bit)
- Isochronous IN transfer data setup control (IDLY function)
- Isochronous IN transfer buffer flush function (specified by the IFIS bit)

(1) Error Detection with Isochronous Transfers

This module has a function for detecting the error information noted below, so that when errors occur in isochronous transfers, software can control them. Tables 27.23 and 27.24 show the priority in which errors are confirmed and the interrupts that are generated.

- PID errors
- If the PID of the packet being received is illegal
- 2. CRC errors and bit stuffing errors
- If an error occurs in the CRC of the packet being received, or the bit stuffing is illegal
- 3. Maximum packet size exceeded
- The maximum packet size exceeded the set value.

- 4 Overrun and underrun errors
- When host controller function is selected:
 - When using isochronous IN transfers (reception), the IN token was received but the buffer memory is not empty.
 - When using isochronous OUT transfers (transmission), the OUT token was transmitted, but the data was not in the buffer memory.
- When function controller function is selected:
 - When using isochronous IN transfers (transmission), the IN token was received but the data was not in the buffer memory.
 - When using isochronous OUT transfers (reception), the OUT token was received, but the buffer memory was not empty.

5. Interval errors

When function controller function is selected, the following cases are considered as interval errors:

- During an isochronous IN transfer, the token could not be received during the interval frame.
- During an isochronous OUT transfer, the OUT token was received during frames other than the interval frame.

Table 27.23 Error Detection when a Token is Received

Detection Priority	Error	Generated Interrupt and Status
1	PID errors	No interrupts are generated in both cases when the host controller function is selected and the function controller function is selected (ignored as a corrupted packet).
2	CRC error and bit stuffing errors	No interrupts generated in both cases when the host controller function is selected and the function controller function is selected (ignored as a corrupted packet).
3	Overrun and underrun errors	An NRDY interrupt is generated to set the OVRN bit in both cases when host controller function is selected and function controller function is selected.
		When the function controller function is selected, a zero-length packet is transmitted in response to IN token. However, no data packets are received in response to OUT token.
4	Interval errors	An NRDY interrupt is generated when the function controller function is selected. It is not generated when the host controller function is selected.

Table 27.24 Error Detection when a Data Packet is Received

Detection Priority Order	Error	Generated Interrupt and Status
1	PID errors	No interrupts are generated (ignored as a corrupted packet)
2	CRC error and bit stuffing errors	An NRDY interrupt is generated to set the CRCE bit in both cases when the host controller function is selected and the function controller function is selected.
3	Maximum packet size exceeded error	A BEMP interrupt is generated to set the PID bits to STALL in both cases when the host controller function is selected and the function controller function is selected.

(2) DATA-PID

When the function controller function is selected, this module operates as follows in response to the received PID.

1. IN direction

• DATA0: Sent as data packet PID

• DATA1: Not sent

• DATA2: Not sent

mDATA: Not sent

2. OUT direction

• DATA0: Received normally as data packet PID

• DATA1: Received normally as data packet PID

• DATA2: Packets are ignored

· mDATA: Packets are ignored

(3) Interval Counter

The isochronous interval can be set using the IITV bits in PIPEPERI. The interval counter enables the functions shown in table 27.25 when the function controller function is selected. When the host controller function is selected, this module generates the token issuance timing. When the host controller function is selected, the interval counter operation is the same as the interrupt transfer operation.

Table 27.25 Functions of the Interval Counter when the Function Controller Function is Selected

Transfer Direction	Function	Conditions for Detection
IN	IN buffer flush function	When an IN token cannot be normally received in the interval frame during an isochronous IN transfer
OUT	Notifies that a token not being received	When an OUT token cannot be normally received in the interval frame during an isochronous OUT transfer

The interval count is carried out when an SOF is received or for interpolated SOFs, so the isochronisms can be maintained even if an SOF is damaged. The frame interval that can be set is the 2^{IITV} frame.

(a) Counter Initialization when the Function Controller Function is Selected

This module initializes the interval counter under the following conditions.

- Power-on reset
 - The IITV bit is initialized.
- Buffer memory initialization using the ACLRM bit
 The IITV bits are not initialized but the count value is.
- USB bus reset

After the interval counter has been initialized, the counter is started under the following conditions 1 or 2 when a packet has been transferred normally.

- An SOF is received following transmission of data in response to an IN token, in the PID = BUF state.
- 2. An SOF is received after data following an OUT token is received in the PID = BUF state.

The interval counter is not initialized under the conditions noted below.

- 1. When the PID bit is set to NAK or STALL
 - The interval timer does not stop. This module attempts the transactions at the subsequent interval.
- 2. The USB bus reset or the USB is suspended

The IITV bit is not initialized. When the SOF has been received, the counter is restarted from the value prior to the reception of the SOF.

(b) Interval Counting and Transfer Control when the Host Controller Function is Selected

This module controls the interval between token issuance operations based on the IITV bit settings. Specifically, this module issues a token for a selected pipe once every 2^{IITV} frames.

This module starts counting the token issuance interval at the frame following the frame in which the PID bits have been set to BUF




Figure 27.8 Token Issuance when IITV = 0




Figure 27.9 Token Issuance when IITV = 1

When the selected pipe is for isochronous transfers, this module carries out the operation below in addition to controlling token issuance interval. This module issues a token even when the NRDY interrupt generation condition is satisfied.

1. When the selected pipe is for isochronous IN transfers

This module generates the NRDY interrupt when this module issues the IN token but does not receive a packet successfully from a peripheral device (no response or packet error). This module sets the OVRN bit to 1 generating the NRDY interrupt when the time to issue an IN token comes in a state in which this module cannot receive data because the FIFO buffer is full (because data is read from the FIFO buffer too late).

2. When the selected pipe is for isochronous OUT transfers

This module sets the OVRN bit to 1 generating the NRDY interrupt and transmitting a zero-length packet when the time to issue an OUT token comes in a state in which there is no data to be transmitted in the FIFO buffer (because data is written to the FIFO buffer too late). The token issuance interval is reset when a power-on reset is applied or the ACLRM bit is set to 1.

(c) Interval Counting and Transfer Control when the Function Controller Function is Selected

1. When the selected pipe is for isochronous OUT transfers

This module generates the NRDY interrupt when this module fails to receive a data packet within the interval set by the IITV bits in terms of frames.

This module generates the NRDY interrupt when this module fails to receive a data packet because of a CRC error or other errors contained in the packet, or because of the FIFO buffer being full.

This module generates the NRDY interrupt on receiving an SOF packet. Even if the SOF packet is corrupted, the internal interpolation is used and allows the interrupt to be generated at the timing to receive the SOF packet.

However, when the IITV bits are set to the value other than 0, this module generates the NRDY interrupt on receiving an SOF packet for every interval after starting interval counting operation. When the PID bits are set to NAK after starting the interval timer, this module does not generate the NRDY interrupt on receiving an SOF packet.

The interval counting starts at the different timing depending on the IITV bit setting as follows.

• When IITV = 0: The interval counting starts at the frame following the frame in which the PID bits for the selected pipe has been set to BUF.




Figure 27.10 Relationship between Frames and Expected Token Reception when HTV = 0

• When IITV ≠ 0: The interval counting starts on completion of successful reception of the first data packet after the PID bits for the selected pipe have been modified to BUF.




Figure 27.11 Relationship between Frames and Expected Token Reception when HTV = 1

2. When the selected pipe is for isochronous IN transfers

The IFIS bit should be 1 for this use. When IFIS = 0, this module transmits a data packet in response to the received IN token irrespective of the IITV bit setting.

When IFIS = 1, this module clears the FIFO buffer when this module fails to receive an IN token within the interval set by the IITV bits in terms of frames in a state in which there is data to be transmitted in the FIFO buffer.

This module also clears the FIFO buffer when this module fails to receive an IN token successfully because of a bus error such as a CRC error contained in the token.

This module clears the FIFO buffer on receiving an SOF packet. Even if the SOF packet is corrupted, the internal interpolation is used and allows the FIFO buffer to be cleared at the timing to receive the SOF packet.

The interval counting starts at the different timing depending on the IITV bit setting (similar to the timing during OUT transfers).

The interval counting is cleared on any of the following conditions in function controller mode.

- When a power-on reset is applied.
- When the ACLRM bit is set to 1.
- When this module detects a USB bus reset.

(4) Setup of Data to be Transmitted using Isochronous Transfer when the Function Controller Function is Selected

With isochronous data transmission using this module in function controller function, after data has been written to the buffer memory, a data packet can be sent with the next frame in which an SOF packet is detected. This function is called the isochronous transfer transmission data setup function, and it makes it possible to designate the frame from which transmission began.

If a double buffer is used for the buffer memory, transmission will be enabled for only one of the two buffers even after the writing of data to both buffers has been completed, that buffer memory being the one to which the data writing was completed first. For this reason, even if multiple IN tokens are received, the only buffer memory that can be sent is one packet's worth of data.

When an IN token is received, if the buffer memory is in the transmission enabled state, this module transmits the data. If the buffer memory is not in the transmission enabled state, however, a zero-length packet is sent and an underrun error occurs.

Figure 27.12 shows an example of transmission using the isochronous transfer transmission data setup function with this module, when IITV = 0 (every frame) has been set.




Figure 27.12 Example of Data Setup Function Operation

(5) Isochronous Transfer Transmission Buffer Flush when the Function Controller Function is Selected

If an SOF packet is received without receiving an IN token in the interval frame during isochronous data transmission, this module operates as if an IN token had been corrupted, and clears the buffer for which transmission is enabled, putting that buffer in the writing enabled state.

If a double buffer is being used and writing to both buffers has been completed, the buffer memory that was cleared is seen as the data having been sent at the same interval frame, and transmission is enabled for the buffer memory that is not discarded with SOF packet reception.

The timing at which the operation of the buffer flush function varies depending on the value set for the IITV bit.

- If IITV = 0
 The buffer flush operation starts from the next frame after the pipe becomes valid.
- In any cases other than IITV = 0

 The buffer flush operation is carried out subsequent to the first normal transaction.

Figure 27.13 shows an example of the buffer flush function of this module. When an unanticipated token is received prior to the interval frame, this module sends the written data or a zero-length packet according to the buffer state.




Figure 27.13 Example of Buffer Flush Function Operation

Figure 27.14 shows an example of this module generating an interval error. There are five types of interval errors, as shown below. The interval error is generated at the timing indicated by (1) in the figure, and the IN buffer flush function is activated.

If an interval error occurs during an IN transfers, the buffer flush function is activated; and if it occurs during an OUT transfer, an NRDY interrupt is generated.

The OVRN bit should be used to distinguish between NRDY interrupts such as received packet errors and overrun errors.

In response to tokens that are shaded in the figure, responses occur based on the buffer memory status.

- 1. IN direction:
- If the buffer is in the transmission enabled state, the data is transferred as a normal response.
- If the buffer is in the transmission disabled state, a zero-length packet is sent and an underrun error occurs.
- 2. OUT direction:
- If the buffer is in the reception enabled state, the data is received as a normal response.
- If the buffer is in the reception disabled state, the data is discarded and an overrun error occurs.




Figure 27.14 Example of an Interval Error Being Generated when IITV = 1

27.4.9 SOF Interpolation Function

When the function controller function is selected and if data could not be received at intervals of 1 ms because an SOF packet was corrupted or missing, this module interpolates the SOF. The SOF interpolation operation begins when the USBE and SCKE bits in SYSCFG0 have been set to 1 and an SOF packet is received. The interpolation function is initialized under the following conditions.

- Power-on reset
- USB bus reset
- Suspended state detected

Also, the SOF interpolation operates under the following specifications.

- The interpolation function is not activated until an SOF packet is received.
- After the first SOF packet is received, 1 ms is counted with an internal clock of 48 MHz, and interpolation is carried out.
- After the second and subsequent SOF packets are received, interpolation is carried out at the previous reception interval.
- Interpolation is not carried out in the suspended state or while a USB bus reset is being received.

This module supports the following functions based on the SOF detection. These functions also operate normally with SOF interpolation, if the SOF packet was corrupted.

- Refreshing of the frame number
- SOFR interrupt
- Isochronous transfer interval count

If an SOF packet is missing when full-speed operation is being used, the FRNM bit in FRMNUM is not refreshed.

27.4.10 Pipe Schedule

(1) Conditions for Generating a Transaction

When the host controller function is selected and UACT has been set to 1, this module generates a transaction under the conditions noted in table 27.26.

Table 27.26 Conditions for Generating a Transaction

OUT

Conditions for Generation Transaction DIR PID **IITV**0 **Buffer State SURFQ** *1 *1 *1 *1 Setup 1 settina Control transfer data stage, IN BUF Invalid Receive status stage, bulk transfer area exists OUT BUF Invalid Send data exists *1 Interrupt transfer IN **BUF** Valid Receive area exists OUT BUF Valid Send data exists *2 Isochronous transfer IN BUF Valid

Notes: 1. Symbols (—) in the table indicate that the condition is one that is unrelated to the generating of tokens. "Valid" indicates that, for interrupt transfers and isochronous transfers, the condition is generated only in transfer frames that are based on the interval counter. "Invalid" indicates that the condition is generated regardless of the interval counter.

BUF

- 2. This indicates that a transaction is generated regardless of whether or not there is a receive area. If there was no receive area, however, the received data is destroyed.
- 3. This indicates that a transaction is generated regardless of whether or not there is any data to be sent. If there was no data to be sent, however, a zero-length packet is sent.

Valid

(2) Transfer Schedule

This section describes the transfer scheduling within a frame of this module. After the module sends an SOF, the transfer is carried out in the sequence described below.

1. Execution of periodic transfers

A pipe is searched in the order of Pipe $1 \to \text{Pipe } 2 \to \text{Pipe } 6 \to \text{Pipe } 7 \to \text{Pipe } 8 \to \text{Pipe } 9$, and then, if the pipe is one for which an isochronous or interrupt transfer transaction can be generated, the transaction is generated.

2. Setup transactions for control transfers

The DCP is checked, and if a setup transaction is possible, it is sent.

3. Execution of bulk and control transfer data stages and status stages

A pipe is searched in the order of DCP \rightarrow Pipe 1 \rightarrow Pipe 2 \rightarrow Pipe 3 \rightarrow Pipe 4 \rightarrow Pipe 5, and then, if the pipe is one for which a bulk or control transfer data stage or a control transfer status stage transaction can be generated, the transaction is generated.

If a transfer is generated, processing moves to the next pipe transaction regardless of whether the response from the peripheral device is ACK or NAK. Also, if there is time for the transfer to be done within the frame, step 3 is repeated.

(3) USB Communication Enabled

Setting the UACT bit of the DVSTCTR register to 1 initiates sending of an SOF, and makes it possible to generate a transaction.

Setting the UACT bit to 0 stops the sending of the SOF and initiates a suspend state. If the setting of the UACT bit is changed from 1 to 0, processing stops after the next SOF is sent.

27.5 Usage Notes

27.5.1 USB Pin Control

When this module is in use and a pin function other than those for this module is selected for pin of port G, ensure that the corresponding pin is not in use for this module. The procedures for the settings are given below.

(1) When USB port 1 (DP1 and DM1) is not in use

- Set interrupt enable register 2 (INTENB2) to H'0000.
- Set the port 1 device state control register (DVSTCTR1) to H'0000.
- Clear the DRPD bit in system configuration control register 1 (SYSCFG1).

(2) When USB ports 0 and 1 (DP0 and DM0, and DP1 and DM1) are not in use

- Set interrupt enable register 2 (INTENB2) to H'0000.
- Clear the DRPD, DPRPU, and USBE bits in system configuration control register 0.
- Clear the DRPD bit in system configuration control register 1.

Section 28 Sampling Rate Converter

The sampling rate converter converts the sampling rate for data produced by decoders such as WMA, MP3, or AAC.

28.1 **Features**

- Data size: 16 bits (stereo/monaural)
- Sampling rates

Input: Either 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, or 48 kHz is selectable.

Output: Either 8 kHz*, 16 kHz*, 32 kHz, 44.1 kHz, or 48 kHz is selectable.

Note: * When 44.1 kHz is selected as the input sampling rate.

- Processing capacity: A sample output interval is a maximum of 13 μ s. (P ϕ = 36 MHz)
- SNR: 80 db or higher
- Five interrupt sources: Input data FIFO empty, output data FIFO full, output data FIFO overwrite, output data FIFO underflow, and conversion end
- Two DMA transfer sources: Input data FIFO empty and output data FIFO full
- Module standby mode

Power consumption can be reduced by stopping clock supply to this module when not used.

Figure 28.1 shows a block diagram.




Figure 28.1 Block Diagram

28.2 Register Descriptions

Table 28.1 shows the register configuration.

Table 28.1 Register Configuration


Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	Input data register_0	SRCID_0	R/W	H'00000000	H'FFFE7000	16, 32
	Output data register_0	SRCOD_0	R	H'00000000	H'FFFE7004	16, 32
	Input data control register_0	SRCIDCTRL_0	R/W	H'0000	H'FFFE7008	16
	Output data control register_0	SRCODCTRL_0	R/W	H'0000	H'FFFE700A	16
	Control register_0	SRCCTRL_0	R/W	H'0000	H'FFFE700C	16
	Status register_0	SRCSTAT_0	R/(W)*	H'0002	H'FFFE700E	16
1	Input data register_1	SRCID_1	R/W	H'00000000	H'FFFE7800	16, 32
	Output data register_1	SRCOD_1	R	H'00000000	H'FFFE7804	16, 32
	Input data control register_1	SRCIDCTRL_1	R/W	H'0000	H'FFFE7808	16
	Output data control register_1	SRCODCTRL_1	R/W	H'0000	H'FFFE780A	16
	Control register_1	SRCCTRL_1	R/W	H'0000	H'FFFE780C	16
	Status register_1	SRCSTAT_1	R/(W)*	H'0002	H'FFFE780E	16
2	Input data register_2	SRCID_2	R/W	H'00000000	H'FFFEF800	16, 32
	Output data register_2	SRCOD_2	R	H'00000000	H'FFFEF804	16, 32
	Input data control register_2	SRCIDCTRL_2	R/W	H'0000	H'FFFEF808	16
	Output data control register_2	SRCODCTRL_2	R/W	H'0000	H'FFFEF80A	16
	Control register_2	SRCCTRL_2	R/W	H'0000	H'FFFEF80C	16
	Status register_2	SRCSTAT_2	R/(W)*	H'0002	H'FFFEF80E	16

Note: * Bits 15 to 6 and 4 are read-only. Only 0 can be written to bits 5 and 3 after having read as 1.

28.2.1 Input Data Register (SRCID)

SRCID is a 32-bit readable/writable register that is used to input the data before sampling rate conversion. All the bits are read as 0. The data input to SRCID is stored in the 8-stage input data FIFO. When the number of data units in the input data FIFO is 8, writing to SRCID has no effect.

For stereo data, bits 31 to 16 are for Lch data, and bits 15 to 0 are for Rch data. For monaural data, data in bits 31 to 16 is valid, and data in bits 15 to 0 is invalid.




The data subject to sampling rate conversion is aligned differently depending on the IED bit setting in SRCIDCTRL. Table 28.2 shows the relationship between the IED bit setting and data alignment.

Table 28.2 Alignment of Data before Sampling Rate Conversion

IED	Lch[15:8]	Lch[7:0]	Rch[15:8]	Lch[7:0]
0	SRCID[31:24]	SRCID[23:16]	SRCID[15:8]	SRCID[7:0]
1	SRCID[23:16]	SRCID[31:24]	SRCID[7:0]	SRCID[15:8]

28.2.2 Output Data Register (SRCOD)

SRCOD is a 32-bit read-only register used to output the data after sampling rate conversion. The data in the 16-stage output data FIFO is read through SRCOD. When the number of data in the output data FIFO is zero after the start of conversion, the value previously read is read again.



The data in SRCOD is aligned differently depending on the OCH and OED bit setting in SRCODCTRL. Table 28.3 shows the correspondence between the OCH and OED bit setting and data alignment in SRCOD.

Table 28.3 Alignment of Data in SRCOD

ОСН	OED	SRCOD[31:24]	SRCOD[23:16]	SRCOD[15:8]	SRCOD[7:0]
0	0	Lch[15:8]	Lch[7:0]	Rch[15:8]*2	Rch[7:0]*2
	1	Lch[7:0]	Lch[15:8]	Rch[7:0]*2	Rch[15:8]*2
1*1	0	Rch[15:8]	Rch[7:0]	Lch[15:8]	Lch[7:0]
	1	Rch[7:0]	Rch[15:8]	Lch[7:0]	Lch[15:8]

Notes: 1. When processing monaural data, do not set the bit to 1.

2. When processing monaural data, the data in these bits is invalid.

28.2.3 Input Data Control Register (SRCIDCTRL)

SRCIDCTRL is a 16-bit readable/writable register that specifies the endian format of input data, enables/disables the interrupt requests, and specifies the triggering number of data units.

Bit: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Initial value: 0 R/W: R/W	0 R/W														
Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value: 0 R/W: R/W	0 R/W														

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	IED	0	R/W	Input Data Endian
				Specifies the endian format of the input data.
				0: Big endian
				1: Little endian
8	IEN	0	R/W	Input Data FIFO Empty Interrupt Enable
				Enables/disables the input data FIFO empty interrupt request to be issued when the number of data units in the input FIFO becomes equal to or smaller than the triggering number specified by the IFTRG1 and IFTRG0 bits, thus resulting in the IINT bit in the status register (SRCSTAT) being set to 1.
				0: Input data FIFO empty interrupt is disabled.
				1: Input data FIFO empty interrupt is enabled.
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	IFTRG[1:0]	00	R/W	Input FIFO Data Triggering Number
				Specifies the condition in terms of the number on which the IINT bit in the status register (SRCSTAT) is set to 1. When the number of data units in the input FIFO becomes equal to or smaller than the triggering number listed below, the IINT bit is set to 1.
				00: 0
				01: 2
				10: 4
				11: 6

28.2.4 Output Data Control Register (SRCODCTRL)

SRCODCTRL is a 16-bit readable/writable register that specifies whether to exchange the channels for the output data, specifies the endian format of output data, enables/disables the interrupt requests, and specifies the triggering number of data units.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	_	_	ОСН	OED	OEN	_	_	_	_	_	_	OFTR	G[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	OCH	0	R/W	Output Data Channel Exchange
				Specifies whether to exchange the channels for the output data register (SRCOD). When processing monaural data, do not set this bit to 1.
				0: Does not exchange the channels (the same order as data input)
				Exchanges the channels (the opposite order from data input)
9	OED	0	R/W	Output Data Endian
				Specifies the endian format of the output data.
				0: Big endian
				1: Little endian
8	OEN	0	R/W	Output Data FIFO Full Interrupt Enable
				Enables/disables the output data FIFO full interrupt request to be issued when the number of data units in the output FIFO becomes equal to or greater than the number specified by the OFTRG1 and OFTRG0 bits, thus resulting in the OINT bit in the status register (SRCSTAT) being set to 1.
				0: Output data FIFO full interrupt is disabled.
				1: Output data FIFO full interrupt is enabled.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	OFTRG[1:0]	00	R/W	Output FIFO Data Trigger Number
				Specifies the condition in terms of the number on which the OINT bit in the status register (SRCSTAT) is set to 1. When the number of data units in the output FIFO becomes equal to or greater than the number listed below, the OINT bit is set to 1.
				00: 1
				01: 4
				10: 8
				11: 12

28.2.5 Control Register (SRCCTRL)

SRCCTRL is a 16-bit readable/writable register that enables/disables the module operation, enables/disables the interrupt requests, and specifies flush processing, clear processing of the internal work memory, and the input and output sampling rates.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	CEEN	SRCEN	UDEN	OVEN	FL	CL		IFS[3:0]		_		OFS[2:0]]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/M⋅	R	R	R/M	R/M	R/W	R/M	R/W	R/W	R/W	R/M	R/W	R/W	R	R/W	R/W	R/M

		Initial				
Bit	Bit Name	Value	R/W	Description		
15, 14	_	All 0	R	Reserved		
				These bits are alwashould always be 0	,	he write value
13	CEEN	0	R/W	Conversion End Int	errupt Enable	
				Enables/disables the generated when the after flush processing data is read.	e CEF bit in SR	CSTAT is set to 1
				0: Disables convers	sion end interru	pt requests.
				1: Enables convers	ion end interrup	ot requests.
12	SRCEN	0	R/W	Module Enable		
				Enables/disables the while SRCEN = 0 c		•
				0: Disables this mo	dule operation.	
				1: Enables this mod	dule operation.	
				Note: When SRCE of the following		ange the settings
				Register	Bit	Bit Name
				SRCIDCTRL	9	IED
				SRCODCTRL	10, 9	OCH, OED
				SRCCTRL	7 to 4, 2 to 0	IFS[3:0], OFS[2:0]
						_

Bit	Bit Name	Initial Value	R/W	Description
11	UDEN	0	R/W	Output Data FIFO Underflow Interrupt Enable
				Enables/disables the output data FIFO underflow interrupt to be generated when output data FIFO is read and the UDF bit in SRCSTAT is set to 1 while the number of data units in the output data FIFO is zero.
				Disables output data FIFO underflow interrupt requests.
				Enables output data FIFO underflow interrupt requests.
10	OVEN	0	R/W	Output Data FIFO Overwrite Interrupt Enable
				Enables/disables the output data FIFO overwrite interrupt request to be issued when the conversion for the next data has been completed while the number of data units in the output FIFO is eight, thus setting the OVF bit in the status register (SRCSTAT) to 1.
				When OVEN = 1: Conversion processing is stopped until the OVF bit is cleared by the CPU accessing to SRCSTAT when the output data FIFO overwrite interrupt is generated. At this time, conversion result writing to the output data FIFO is also stopped.
				OVEN = 0: The OVF bit is automatically cleared when the output data FIFO has space, and conversion processing can be continued.
				0: Output data FIFO overwrite interrupt is disabled.
				1: Output data FIFO overwrite interrupt is enabled.
9	FL	0	R/W	Internal Work Memory Flush
				Writing 1 to this bit starts converting the sampling rate of all the data in the input FIFO, input buffer memory, and intermediate memory (i.e., flush processing). This bit is always read as 0. When SRCEN = 0, writing 1 to this bit does not trigger flush processing.
				In addition, when 1 is written to the FL bit while the number of data units in the input buffer memory is less than the values shown in table 28.6, valid output data cannot be received. Thus the internal work memory is cleared without triggering the flush processing.

Bit	Bit Name	Initial Value	R/W	Description
8	CL	0	R/W	Internal Work Memory Clear
				Writing 1 to this bit clears the input FIFO, output FIFO, input buffer memory, intermediate memory, and accumulator. This bit is always read as 0. Even when SRCEN = 0, writing 1 to this bit clears the processing.
7 to 4	IFS[3:0]	All 0	R/W	Input Sampling Rate
				Specifies the input sampling rate.
				0000: 8.0 kHz
				0001: 11.025 kHz
				0010: 12.0 kHz
				0011: Setting prohibited
				0100: 16.0 kHz
				0101: 22.05 kHz
				0110: 24.0 kHz
				0111: Setting prohibited
				1000: 32.0 kHz
				1001: 44.1 kHz
				1010: 48.0 kHz
				1011: Setting prohibited
				1100: Setting prohibited
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
DIL .	DIL Name	value	ID/ VV	Description
2 to 0	OFS[2:0]	All 0	R/W	Output Sampling Rate
				These bits specify the output sampling rate.
				000: 44.1 kHz
				001: 48.0 kHz
				010: 32.0 kHz
				011: Setting prohibited
				100: 8.0 kHz*
				101: 16.0 kHz*
				110: Setting prohibited
				111: Setting prohibited
				Note: * Setting the OFS[2:0] bits to 100 or 101 is valid only when the IFS[3:0] bits are 1001.

After flush processing has been completed, the number of output data units obtained as a result of conversion can be calculated by using the following formula.

Table 28.4 Value of n in the Formula

OFS Setting			IFS S	etting (In	put Samp	oling Rat	e [kHz])		
(Output Sampling Rate [kHz])	0000 (8.0)	0001 (11.025)	0010 (12.0)	0100 (16.0)	0101 (22.05)	0110 (24.0)	1000 (32.0)	1001 (44.1)	1010 (48.0)
000 (44.1)	6	4	4	3	2	2	3	_	1
001 (48.0)	6	4	4	3	2	2	3	1	_
010 (32.0)	4	8	4	2	4	2	_	2	1
100 (8.0)	_	_	_	_	_		_	1	_
101 (16.0)	_	_	_	_	_	_	_	1	_

Conversion processing is not started and thus output data is not obtained until the specified number of data units are input. The minimum number of input data units necessary for obtaining the first output data depends on the IFS and OFS bit settings. Tables 28.5 and 28.6 show the relation between the settings of the IFS and OFS bits and the number of input data required.

Table 28.5 Relation between Sampling Rate Settings and Number of Initial Input Data Units Required

OFS Setting		IFS Setting (Input Sampling Rate [kHz])												
(Output Sampling Rate [kHz])	0000 (8.0)	0001 (11.025)	0010 (12.0)	0100 (16.0)	0101 (22.05)	0110 (24.0)	1000 (32.0)	1001 (44.1)	1010 (48.0)					
000 (44.1)	38	40	40	43	48	48	43	_	63					
001 (48.0)	38	40	40	43	48	48	43	32	_					
010 (32.0)	40	37	40	48	40	48	_	48	63					
100 (8.0)	_	_	_		_	_	_	63	_					
101 (16.0)	_	_	_	_	_		_	63	_					

Table 28.6 Relation between Sampling Rate Settings and Number of Input Data Units Required for Flush Processing

OFS Setting		IFS Setting (Input Sampling Rate [kHz])												
(Output Sampling Rate [kHz])	0000 (8.0)	0001 (11.025)	0010 (12.0)	0100 (16.0)	0101 (22.05)	0110 (24.0)	1000 (32.0)	1001 (44.1)	1010 (48.0)					
000 (44.1)	27	24	24	22	16	16	22	_	1					
001 (48.0)	27	24	24	22	16	16	22	32						
010 (32.0)	24	29	24	16	24	16	_	16	1					
100 (8.0)	_	_	_	_	_	_	_	1	_					
101 (16.0)	_	_	_	_	_	_	_	1	_					

28.2.6 Status Register (SRCSTAT)

SRCSTAT is a 16-bit readable/writable register that indicates the number of data units in the input and output data FIFOs, whether the various interrupt sources have been generated or not, and the flush processing status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		С	FDN[4:0]			IFDN	[3:0]		_	CEF	FLF	UDF	OVF	IINT	OINT
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
R/W:	R	R	R	R	R	R	R	R	R	R	R(W)*1	R	R(W)*1	R/(W)*1	R/(W)*	¹ R/(W)* ¹

Note: *1 Only 0 can be written after having read as 1.

Page 1548 of 1910

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	OFDN[4:0]	All 0	R	Output FIFO Data Count
				Indicates the number of data units in the output FIFO.
10 to 7	IFDN[3:0]	All 0	R	Input FIFO Data Count
				Indicates the number of data units in the input FIFO.
6	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
5	CEF	0	R/(W)*	Conversion End Flag
				Indicates that all the output data is read after flush processing is completed.
				[Clearing conditions]
				 When 0 has been written to the CEF bit after reading CEF = 1.
				 When 1 has been written to the CL bit in SRCCTRL.
				 When 1 has been written to the SRCEN bit in SRCCTRL while SRCEN is 0.
				[Setting condition]
				When the number of data units in the output data FIFO is zero on completion of flush processing.

		Initial		
Bit	Bit Name	Value	R/W	Description
4	FLF	0	R	Flush Processing Status Flag
				Indicates whether flush processing is in progress or not.
				[Clearing conditions]
				When flush processing has been completed.
				 When 1 has been written to the CL bit in SRCCTRL.
				 When 1 has been written to the SRCEN bit in SRCCTRL while SRCEN is 0.
				[Setting condition]
				 When 1 has been written to the FL bit in SRCCTRL.
3	UDF	0	R/(W)*	Output FIFO Underflow Interrupt Request Flag
				Indicates that the output data FIFO is read when the number of data units in the output data FIFO is zero.
				[Clearing conditions]
				 When 0 has been written to the UDF bit after reading UVF = 1.
				 When 1 has been written to the CL bit in SRCCTRL.
				 When 1 has been written to the SRCEN bit in SRCCTRL while SRCEN is 0.
				[Setting condition]
				When the output data FIFO is read while the number of data units in the output FIFO is zero.

Bit	Bit Name	Initial Value	R/W	Description
2	OVF	0	R/(W)*	Output Data FIFO Overwrite Interrupt Request Flag
				Indicates that the sampling rate conversion for the next data has been completed when the output data FIFO is full. The conversion is stopped until the OVF flag is cleared.
				[Clearing conditions]
				 When 0 has been written to the OVF bit after reading OVF = 1 while the OVEN bit in SRCCTRL is 1.
				 When the number of data units in the output FIFO decreases after reading SRCOD while the OVEN bit in SRCCTRL is 0.
				 When 1 has been written to the CL bit in SRCCTRL.
				 When 1 has been written to the SRCEN bit in SRCCTRL while SRCEN is 0.
				[Setting condition]
				When the sampling rate conversion for the next data has been completed when the output FIFO is full.

Bit	Bit Name	Initial Value	R/W	Description	
1	IINT	1	R/(W)*	Input Data FIFO Empty Interrupt Request Flag	
				Indicates that the number of data units in the input FIFO has become equal to or smaller than the triggering number specified by the IFTRG1 and IFTRG0 bits in the input data control register (SRCIDCTRL).	
				[Clearing conditions]	
				 When 0 has been written to the IINT bit after reading IINT = 1. 	
				 When the number of data units in the input FIFO has exceeded the specified triggering number due to DMA transfer to the input FIFO. 	
				[Setting conditions]	
				 When the number of data units in the input FIFO has become equal to or smaller than the specified triggering number. 	
				 When 1 has been written to the CL bit in SRCCTRL. 	
				When 1 has been written to the SRCEN bit in SRCCTRL while SRCEN is 0.	

Bit	Bit Name	Initial Value	R/W	Description
0	OINT	0	R/(W)*	· .
				Indicates that the number of data units in the output FIFO has become equal to or greater than the triggering number specified by the OFTRG[1:0] bits in the output data control register (SRCODCTRL).
				[Clearing conditions]
				 When 0 has been written to the OINT bit after reading OINT = 1.
				 When the number of data units in the FIFO has become less than the specified triggering number due to DMA transfer to the output FIFO.
				 When 1 has been written to the CL bit in SRCCTRL.
				 When 1 has been written to the SRCEN bit in SRCCTRL while SRCEN is 0.
				[Setting condition]
				 When the number of data units in the output FIFO has become equal to or greater than the specified triggering number.

Note: * Only 0 can be written after having read as 1.

28.3 Operation

28.3.1 Initial Setting

Figure 28.2 shows a sample flowchart for initial setting.




Figure 28.2 Sample Flowchart for Initial Setting

28.3.2 Data Input

Figure 28.3 is a sample flowchart for data input.




Figure 28.3 Sample Flowchart for Data Input

(1) When Interrupts are Issued to CPU

- 1. Set the IEN bit in SRCIDCTRL to 1.
- 2. When the IINT bit in SRCSTAT is set to 1, the IDE interrupt request is issued. In the interrupt processing routine, read the IINT bit and confirm that it is 1, write data to SRCID, and write 0 to the IINT bit. Then return from the interrupt processing routine.
- 3. Repeat step 2 until all the data has been input, and write 1 to the FL bit in SRCCTRL.

(2) When Interrupts are Used to Activate Direct Memory Access Controller

- 1. Assign IDEI of this module to one channel of the direct memory access controller.
- 2. Set the IEN bit in SRCIDCTRL to 1.
- 3. When the IINT bit in SRCSTAT is set to 1, the IDE interrupt request is issued thus activating the direct memory access controller. When the direct memory access controller has written data to the SRCID thus resulting in the number of data units in the input data FIFO exceeding that of the triggering number specified by the IFTRG1 and IFTRG 0 bits in SRCIDCTRL, the IINT bit is cleared to 0.
- 4. Repeat step 3 until all the data has been input, and write 1 to the FL bit in SRCCTRL.

(3) When Serial Sound Interface Interrupts are Used for Activating Direct Memory Access Controller to Transfer Input Data from Serial Sound Interface

- Assign the serial sound interface to one channel of the direct memory access controller as a DMA transfer request source. Set SSIFRDR of the serial sound interface as a transfer source and SRCID of the sampling rate converter as a transfer destination, and set the serial source interface to enable reception operation.
- 2. When the RDF bit in SSIFSR is set to 1, the serial sound interface interrupt request is issued thus activating the direct memory access controller. The direct memory access controller then reads data from SSIFRDR and writes the data to SRCID.
- 3. Repeat step 2 until all the data has been input, and write 1 to the FL bit in SRCCTRL.

28.3.3 Data Output

Figure 28.4 is a sample flowchart for data output.




Figure 28.4 Sample Flowchart for Data Output

(1) When Interrupts are Issued to CPU

- 1. Set the OEN bit in SRCODCTRL to 1.
- 2. When the OINT bit in SRCSTAT is set to 1, the ODF interrupt request is issued. In the interrupt processing routine, read the OINT bit and confirm that it is 1, read data from SRCOD, and write 0 to the OINT bit. Then return from the interrupt processing routine.
- 3. After flush processing starts, repeat step 2 until the CEF bit in SRCSTAT is read as 1.

(2) When Interrupts are Used to Activate Direct Memory Access Controller

- 1. Assign ODFI of this module to one channel of the direct memory access controller.
- 2. Set the OEN bit in SRCODCTRL to 1.
- 3. When the OINT bit in SRCSTAT is set to 1, the ODF interrupt request is issued thus activating the direct memory access controller. When the direct memory access controller has read data from SRCOD thus resulting in the number of data units in the output data FIFO being less than the triggering number specified by the OFTRG1 and OFTRG0 bits in SRCODCTRL, the OINT bit is cleared to 0.
- 4. After flush processing starts, repeat step 3 until the FLF bit in SRCSTAT is read as 0.

(3) When Serial Sound Interface Interrupts are Used for Activating Direct Memory Access Controller to Transfer Output Data to Serial Sound Interface

- 1. Set the OVEN bit in SRCCTRL to 0 to disable the OVF interrupt request generation.
- 2. Assign the serial sound interface to one channel of the direct memory access controller as a DMA transfer request source. Set SRCID of the sampling rate converter as a transfer source and SSIFTDR of the serial sound interface as a transfer destination, and set the serial source interface to enable transmission operation.
- 3. When the TDE bit in SSIFSR is set to 1, the serial sound interface issues an interrupt request thus activating the direct memory access controller. The direct memory access controller then reads data from SRCOD and writes the data to SSIFTDR.
- 4. After flush processing starts, repeat step 3 until the CEF bit in SRCSTAT is read as 1.

28.4 Interrupts

This module has five interrupt sources: input data FIFO empty (IDEI), output data FIFO full (ODFI), output data FIFO overwrite (OVF), output data FIFO underflow (UDF), and conversion end (CEF). Table 28.7 summarizes the interrupts.

Table 28.7 Interrupt Requests and Generation Conditions

Interrupt Request	Abbreviation	Interrupt Condition	Direct Memory Access Controller Activation
Input data FIFO empty	IDEI	IINT = 1, IEN = 1, and SRCEN = 1	Possible
Output data FIFO full	ODFI	OINT = 1, OEN = 1, and SRCEN = 1	Possible
Output data FIFO overwrite	OVF	OVF = 1, OVEN = 1, and SRCEN = 1	Not possible
Output data FIFO underflow	UDF	UDF = 1, UDEN = 1, and SRCEN = 1	Not possible
Conversion end	CEF	CEF = 1, CEEN = 1, and SRCEN = 1	Not possible

When the interrupt condition is satisfied, the CPU executes the interrupt exception handling routine. The interrupt source flags should be cleared in the routine.

The IDEI and ODFI interrupts can activate the direct memory access controller when the direct memory access controller is set to allow this. If the direct memory access controller is activated, the interrupts from this module are not sent to the CPU. When the direct memory access controller has written data to SRCID resulting in the number of data units in the input data FIFO exceeding that of the specified triggering number, the IINT bit is cleared to 0. Similarly, when the direct memory access controller has read data from SRCOD resulting in the number of data units in the output data FIFO being less than the specified triggering number, the OINT bit is cleared to 0.

28.5 **Usage Notes**

28.5.1 **Notes on Accessing Registers**

After the following write access to SRCCTRL, three cycles of the peripheral clock $0 (P0\phi)$ elapse before the corresponding bit in SRCSTAT is updated.

- Before the FLF bit in SRCSTAT is set after 1 is written to the FL bit in SRCCTRL
- Before each bit in SRCSTAT is initialized after 1 is written to the CL bit in SRCCTRL
- Before each bit in SRCSTAT is initialized after 1 is written to the SRCEN bit in SRCCTRL while the SRCEN bit is 0

On the other hand, as the CPU executes any subsequent instruction without waiting for the completion of the register writing, an instruction that immediately follows that used to write to SRCCTRL cannot accurately detect the updated state of SRCSTAT. To check the updated SRCSTAT state, dummy-read SRCCTRL or SRCSTAT after the instruction used to write to SRCCTRL.

28.5.2 **Notes on Flush Processing**

When 1 is written to the FL bit in SRCCTRL, this module continues conversion processing by adding 0-data to the input data end point. Flush processing, therefore, should be performed when the audio data end point is input and there is no subsequent data.

To perform conversion again after flush processing, clear the internal work memory in either of the following ways.

- Write 1 to the CL bit in SRCCTRL.
- Write 0 and then 1 to the SRCEN bit in SRCCTRL.

Section 29 SD Host Interface

Renesas Electronics Corporation is only able to provide information contained in this section to parties with which we have concluded a nondisclosure agreement. Please contact one of our sales representatives for details.

Section 30 On-Chip RAM

This LSI has an on-chip high-speed RAM, which achieves fast access, an on-chip large-capacity RAM for display area and work area (128 Kbytes of this RAM are shared with the on-chip data retention RAM), and an on-chip data retention RAM, which can retain data in deep standby mode. These memory units can be used to store instructions or data.

The operation and write access to the on-chip high-speed RAM and large-capacity RAM (including on-chip data retention RAM) can be enabled or disabled through the RAM enable bits and RAM write enable bits.

The on-chip data retention RAM is assigned to page 0 of the on-chip large-capacity RAM. Retention or non-retention of data by the on-chip data retention RAM in deep standby mode is selectable on a per-page basis.

30.1 **Features**

- Page
 - The on-chip high-speed RAM consists of four pages. The size of one page is 16 Kbytes.
 - The on-chip large-capacity RAM consists of five pages.
 - The on-chip data retention RAM consists of four pages. Page 0 has 16-Kbytes, page 1 has 16-Kbytes, page 2 has 32-Kbytes, and page 3 has 64-Kbytes.
- Memory map

The on-chip RAM is located in the address spaces shown in tables 30.1 to 30.3.

Table 30.1 Address Spaces of On-Chip High-Speed RAM

Page	Address
Page 0	H'FFF80000 to H'FFF83FFF
Page 1	H'FFF84000 to H'FFF87FFF
Page 2	H'FFF88000 to H'FFF8BFFF
Page 3	H'FFF8C000 to H'FFF8FFFF

Table 30.2 Address Spaces of On-Chip Large-Capacity RAM

Page	Cache-enabled Address	Cache-disabled Address
Page 0 (256 Kbytes)	H'1C000000 to H'1C03FFFF	H'3C000000 to H'3C03FFFF
Page 1 (256 Kbytes)	H'1C040000 to H'1C07FFFF	H'3C040000 to H'3C07FFFF
Page 2 (256 Kbytes)	H'1C080000 to H'1C0BFFFF	H'3C080000 to H'3C0BFFFF
Page 3 (256 Kbytes)	H'1C0C0000 to H'1C0FFFFF	H'3C0C0000 to H'3C0FFFFF
Page 4 (256 Kbytes)	H'1C100000 to H'1C13FFFF	H'3C100000 to H'3C13FFFF

Table 30.3 Address Spaces of On-Chip Data Retention RAM

Page	Cache-enabled Address	Cache-disabled Address
Page 0 (16 Kbytes)	H'1C000000 to H'1C003FFF	H'3C000000 to H'3C003FFF
Page 1 (16 Kbytes)	H'1C004000 to H'1C007FFF	H'3C004000 to H'3C007FFF
Page 2 (32 Kbytes)	H'1C008000 to H'1C00FFFF	H'3C008000 to H'3C00FFFF
Page 3 (64 Kbytes)	H'1C010000 to H'1C01FFFF	H'3C010000 to H'3C01FFFF

Ports

direct memory access controller.

Each page of the on-chip high-speed RAM has two independent read and write ports and is connected to the internal DMA bus (ID bus), CPU instruction fetch bus (F bus), and CPU memory access bus (M bus). (Note that the F bus is connected only to the read ports.)

The F bus and M bus are used for access by the CPU, and the ID bus is used for access by the

Each page of the on-chip large-capacity RAM has one read and write port and is connected to the internal CPU bus (IC bus) and internal DMA bus (ID bus). The on-chip RAM for data retention is included in page 0 of the on-chip large-capacity RAM. Accordingly, the on-chip RAM for data retention is shared with the read and write port of page 0 of the on-chip large-capacity RAM.

Priority

When the same page of the on-chip high-speed RAM is accessed from different buses simultaneously, the access is processed according to the priority. The priority is ID bus > M bus > F bus.

When the same page of the on-chip large-capacity RAM is accessed from different buses simultaneously, the access is processed according to the priority. The priority is IC bus (when the IC bus does not have the bus mastership in the preceding bus cycle) > ID bus > IC bus (when the IC bus has the bus mastership in the preceding bus cycle).

• Number of access cycles

On-chip high-speed RAM: the number of cycles for access to read or write from buses F and I is one cycle of $I\phi$. Number of cycles for access from the ID bus depend on the ratio of the CPU clock ($I\phi$) to the bus clock ($B\phi$). Table 30.4 indicates number of cycles for access from the ID bus.

Table 30.4 Number of Cycles for Access to On-Chip High-Speed RAM from the ID Bus

Read/Write	Ratio of Iφ and Βφ	Number of Access (Βφ) Cycles
Read	1:1	3
	2:1	2
	3:1	2
	4:1	2
	6:1	1
	8:1	1
Write	1:1	2
	2:1	2
	3:1	2
	4:1	2
	6:1	1
	8:1	1

Note: For the settable ratios of $I\phi$ to $B\phi$, see section 5, Clock Pulse Generator.

On-chip large-capacity RAM: The number of cycles for access to read or write from any bus is one cycle of $B\phi$.

30.2 Usage Notes

30.2.1 Page Conflict

When the same page of the on-chip high-speed RAM or the on-chip large-capacity RAM is accessed from different buses simultaneously, a conflict on the page occurs. Although each access is completed correctly, this kind of conflict degrades the memory access speed. Therefore, it is advisable to provide software measures to prevent such conflicts as far as possible. For example, no conflict will arise if different pages are accessed by each bus.

30.2.2 RAME and RAMWE Bits

Before disabling memory operation or write access to the on-chip high-speed RAM through the RAME or RAMWE bit, be sure to read from any address and then write to the same address in each page; otherwise, the last written data in each page may not be actually written to the RAM.

```
// For page 0
 MOV.L #H'FFF80000,R0
 MOV.L @R0,R1
 MOV.L R1,@R0
// For page 1
 MOV.L #H'FFF84000,R0
 MOV.L @R0.R1
 MOV.L R1.@R0
// For page 2
 MOV.L #H'FFF88000,R0
 MOV.L @R0,R1
 MOV.L R1,@R0
// For page 3
 MOV.L #H'FFF8C000.R0
 MOV.L @R0.R1
 MOV.L R1,@R0
```

Figure 30.1 Examples of Read/Write

30.2.3 Data Retention

Data in the on-chip high-speed RAM and the large-capacity RAM (including on-chip data retention RAM) are retained in the states other than power-on reset and deep standby mode. In power-on reset and deep standby mode, these RAMs operate as described below.

(1) Power-on Reset

(a) On-Chip High-Speed RAM

Data are retained on a power-on reset by disabling the setting of either the RAME or RAMWE bit.

Data are not retained when the setting of the RAME and RAMWE bits are both enabled.

(b) On-Chip Large-Capacity RAM (Excluding On-Chip Data Retention RAM)

Data are retained on a power-on reset by disabling the setting of either the VRAME or VRAMWE bit.

Data are not retained when the setting of the VRAME and VRAMWE bits are both enabled.

(c) On-Chip Data Retention RAM

Data are retained on a power-on reset by disabling the setting of any of the VRAME, VRAMWE, or RRAMWE, excluding the case that deep standby mode is canceled by power-on reset.

Data are not retained when the setting of the VRAME, VRAMWE and RRAMWE bits are all enabled.

(2) Deep Standby Mode

(a) On-Chip High-Speed RAM and On-Chip Large-Capacity RAM (Excluding On-Chip Data Retention RAM)

Data are not retained.

(b) On-Chip Data Retention RAM

Data are retained in deep standby mode by enabling the setting of the RRAMKP bit, excluding the case that deep standby mode is canceled by power-on reset. In the case that deep standby mode is canceled by interrupt or pins for cancelling, power-on reset exception handling is executed, but the data are retained.

Section 31 General Purpose I/O Ports

This LSI has ten general purpose I/O ports: A, B, C, D, E, F, G, H, J, and K.

All port pins are multiplexed with other peripheral module pin functions.

Each port is provided with registers for selecting the pin functions and those I/O directions of multiplex pins, data registers for storing the pin data and port registers for reading the states of the pins.

31.1 Features

- By setting the control registers, multiplexed pin functions can be selectable.
- When the general I/O function or TIOC I/O function of multi-function timer pulse unit 2 is specified, the I/O direction can be selected by I/O register settings.

Table 31.1 Number of General Purpose I/O Pins

Port	SH726A	SH726B
Α	2 1/0) pins
В	22 1/0	O pins
С	9 1/0) pins
D	16 1/0	O pins
E	8 input pins with o	ppen-drain outputs
F	8 I/C) pins
G	2 I/O pins	4 input pins
Н	6 input pins	8 input pins
J	_	15 I/O pins
K	_	2 I/O pins
Total	73 pins (57 I/O pins, 8 input pins with open-drain outputs, and 8 input pins)	94 pins (74 I/O pins, 8 input pins with open- drain outputs, and 12 input pins)

Tables 31.2 to 31.11 show the multiplex pins of this LSI. The registers and pin functions in the shaded cells are available only in the SH726B.

Table 31.2 Multiplexed Pins (Port A)

	RES Pin input		
	Н	L	
Port	Function 1	Function 2	
A	PA1	MD_BOOT	
	PA0	MD_CLK	

Note: The function 2 of port A is enabled in the state of $\overline{RES} = L$ and always general I/O functions in the state of $\overline{RES} = H$.

Table 31.3 Multiplexed Pins (Port B)

Setting	Mode	Bit	(PBnMD)
---------	------	-----	---------

Setting	00	01	10	11	
Register	Function 1	Function 2	Function 3	Function 4	
PBCR5	PB22	A22	SSITxD0	TIOC3D	
	PB21	A21	SSIRxD0	TIOC3C	
	PB20	A20	SSIWS0	TIOC0D	
PBCR4	PB19	A19	SSISCK0	TIOC0C	
	PB18	A18	MISO0	TIOC3B	
	PB17	A17	MOSI0	TIOC2B	
	PB16	A16	SSL00	TIOC1B	
PBCR3	PB15	A15	RSPCK0	TIOC0B	
	PB14	A14	TxD2	_	
	PB13	A13	RxD2	_	
	PB12	A12	SCK2	SSIDATA2	

Setting Mode Bit (PBnMD)

Setting	00	01	10	11
Register	Function 1	Function 2	Function 3	Function 4
PBCR2	PB11	A11	TxD1	_
	PB10	A10	RxD1	_
	PB9	A9	SCK1	SSIWS2
	PB8	A8	TxD0	_
PBCR1	PB7	A7	RxD0	_
	PB6	A6	SCK0	SSISCK2
	PB5	A5	RTS0	_
	PB4	A4	CTS0	_
PBCR0	PB3	A3	_	SSIDATA3
	PB2	A2	_	SSIWS3
	PB1	A1	_	SSISCK3

Table 31.4 Multiplexed Pins (Port C)

Setting Mode Bit (PCnMD)

Setting	000	001	010	011	100			
Register	Function 1	Function 2	Function 3	Function 4	Function 5			
PCCR2	PC8	CS3	IRQ7	CTx1	CTx0&CTx1			
	PC7	CKE	IRQ6	CRx1	CRx0/CRx1			
	PC6	CAS	IRQ5	CTx0	IETxD			
	PC5	RAS	IRQ4	CRx0	IERxD			
PCCR1	PC4	WE1/DQMU	WDTOVF	_	_			
PCCR0	PC3	WE0/DQML	TIOC4D	_	_			
	PC2	RD/WR	TIOC4C	SPDIF_OUT	_			
	PC1	RD	TIOC4B	SPDIF_IN	_			
	PC0	CS0	TIOC4A	AUDIO_XOUT	_			

Table 31.5 Multiplexed Pins (Port D)

Setting Mode Bit (PDnMD)

Setting	000	001	010	011	100
Register	Function 1	Function 2	Function 3	Function 4	Function 5
PDCR3	PD15	D15	SD_D2	_	
	PD14	D14	SD_D3	_	_
	PD13	D13	SD_CMD	IRQ3	_
	PD12	D12	SD_CLK	IRQ2	_
PDCR2	PD11	D11	SD_D0	TIOC3A	_
	PD10	D10	SD_D1	TIOC2A	_
	PD9	D9	SD_WP	TIOC1A	
	PD8	D8	SD_CD	TIOC0A	_
PDCR1	PD7	D7	MISO1	TxD4	RTS2
	PD6	D6	MOSI1	SCK4	CTS2
	PD5	D5	SSL10	TxD3	RTS1
	PD4	D4	RSPCK1	SCK3	CTS1
PDCR0	PD3	D3	SSITxD1	SIOFTxD	SPBIO3_1
	PD2	D2	SSIRxD1	SIOFRxD	SPBIO2_1
	PD1	D1	SSIWS1	SIOFSYNC	SPBMI_1/ SPBIO1_1
	PD0	D0	SSISCK1	SIOFSCK	SPBMO_1/ SPBIO0_1

Table 31.6 Multiplexed Pins (Port E)

Setting Mode Bit (PEnMD)

Setting	00 01		10					
Register	Function 1	Function 2	Function 3					
PECR1	PE7	SDA3	TCLKD					
	PE6	SCL3	TCLKC					
	PE5	SDA2	TCLKB					
	PE4	SCL2	TCLKA					
PECR0	PE3	SDA1	ADTRG					
	PE2	SCL1	AUDIO_CLK					
	PE1	SDA0	IRQ1					
	PE0	SCL0	IRQ0					

Table 31.7 Multiplexed Pins (Port F)

Setting Mode Bit (PFnMD)

	00	01	10	11
Setting Register	Function 1	Function 2	Function 3	Function 4
PFCR1	PF7	_	IRQ3	RxD4
	PF6	_	IRQ2	RxD3
	PF5	_	SPBIO3_0	_
	PF4	_	SPBIO2_0	_
PFCR0	PF3	MISO0	SPBMI_0/ SPBIO1_0	_
	PF2	MOSI0	SPBMO_0/ SPBIO0_0	_
	PF1	SSL00	SPBSSL	_
	PF0	RSPCK0	SPBCLK	_

Table 31.8 Multiplexed Pins (Port G)

Settina	BAI -	D:+	/DO NAF	••
Settina	MODE	KIT I	(P(anivii	"

		,	· · · · · · · · · · · · · · · · · · ·	
Setting	00	01	10	
Register	Function 1	Function 2	Function 3	
PGCR0	PG3	DP1	PINT3	
	PG2	DM0	PINT2	
	PG1	DP0	PINT1	
	PG0	DM0	PINT0	

Table 31.9 Multiplexed Pins (Port H)

Setting Mode Bit (PHnMD)

	00	01	10	11
Setting Register	Function 1	Function 2	Function 3	Function 4
PHCR1	PH7	AN7	PINT7	RxD4
	PH6	AN6	PINT6	RxD3
	PH5	AN5	PINT5	RxD2
	PH4	AN4	PINT4	RxD1
PHCR0	PH3	AN3	IRQ3	_
	PH2	AN2	IRQ2	WAIT
	PH1	AN1	IRQ1	RxD0
	PH0	AN0	IRQ0	VBUS

Table 31.10 Multiplexed Pins (Port J: SH726B only)

Setting Mode Bit (PJnMD)

	000	001	010	011	100	101	110
Setting Register	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7
PJCR4	PJ14	SSIDATA3	WDTOVF	_	CTx1	CTx0&CTx1	MISO2
PJCR3	PJ13	SSIWS3	IRQ1	RxD4	CRx1	CRx0/CRx1	MOSI2
	PJ12	SSISCK3	A0	TxD4	CTx0	IETxD	SSL20
PJCR2	PJ11	TIOC3D	IRQ0	SCK4	CRx0	IERxD	RSPCK2
	PJ10	TIOC3C	A25	TxD2	SSIDATA2	DACK0	_
	PJ9	TIOC3B	A24	RxD2	SSIWS2	DREQ0	_
	PJ8	TIOC3A	A23	SCK2	SSISCK2	TEND0	_
PJCR1	PJ7	SD_D2	BS	TxD1	_	_	_
	PJ6	SD_D3	CS4	RxD1	_	_	_
	PJ5	SD_CMD	_	SCK1	_	_	_
	PJ4	SD_CLK	CS1	_	_	_	_
PJCR0	PJ3	SD_D0	_	IRQ7	_	_	_
	PJ2	SD_D1	_	IRQ6	_	_	_
	PJ1	SD_WP	CS2	IRQ5	AUDIO_ XOUT	_	_
	PJ0	SD_CD	_	IRQ4	_	_	_

Table 31.11 Multiplexed Pins (Port K: SH726B only)

Setting Mode Bit (PKnMD)

Setting	0	1	
Register	Function 1	Function 2	
PKCR0	PK1/RTC_X2	TxD3	
	PK0/RTC_X1	SCK3	

Note: Function 1, that is, the realtime clock crystal resonator/external clock pin function is enabled when the RTC_X1 is selected as a realtime operating clock while the PKnlOR bit is 0 (refer to section 15, Realtime Clock).

31.2 Register Descriptions

Table 31.12 lists the register configuration.

Table 31.12 Register Configuration

Port	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Α	Port A I/O register 0	PAIOR0	R/W	H'0000	H'FFFE3812	8, 16*2
	Port A data register 0	PADR0	R/W	H'0000	H'FFFE3816	8, 16*2
	Port A port register 0	PAPR0	R	H'xxxx	H'FFFE381A	8, 16
В	Port B control register 5	PBCR5	R/W	H'0000/H'0001*1	H'FFFE3824	8, 16, 32
	Port B control register 4	PBCR4	R/W	H'0000/H'1111*1	H'FFFE3826	8, 16
	Port B control register 3	PBCR3	R/W	H'0000/H'1111*1	H'FFFE3828	8, 16, 32
	Port B control register 2	PBCR2	R/W	H'0000/H'1111*1	H'FFFE382A	8, 16
	Port B control register 1	PBCR1	R/W	H'0000/H'1111*1	H'FFFE382C	8, 16, 32
	Port B control register 0	PBCR0	R/W	H'0000/H'1110*1	H'FFFE382E	8, 16
	Port B I/O register 1	PBIOR1	R/W	H'0000	H'FFFE3830	8, 16, 32
	Port B I/O register 0	PBIOR0	R/W	H'0000	H'FFFE3832	8, 16
	Port B data register 1	PBDR1	R/W	H'0000	H'FFFE3834	8, 16, 32
	Port B data register 0	PBDR0	R/W	H'0000	H'FFFE3836	8, 16
	Port B port register 1	PBPR1	R	H'xxxx	H'FFFE3838	8, 16, 32
	Port B port register 0	PBPR0	R	H'xxxx	H'FFFE383A	8, 16
С	Port C control register 2	PCCR2	R/W	H'0000	H'FFFE384A	8, 16
	Port C control register 1	PCCR1	R/W	H'0000	H'FFFE384C	8* ³ , 16, 32
	Port C control register 0	PCCR0	R/W	H'0000/H'0011*1	H'FFFE384E	8, 16
	Port C I/O register 0	PCIOR0	R/W	H'0000	H'FFFE3852	8, 16
	Port C data register 0	PCDR0	R/W	H'0000	H'FFFE3856	8, 16
	Port C port register 0	PCPR0	R	H'xxxx	H'FFFE385A	8, 16

Port	Register Name	Abbreviation	R/W	Intial Value	Address	Access Size
D	Port D control register 3	PDCR3	R/W	H'0000/H'1111*1	H'FFFE3868	8, 16, 32
	Port D control register 2	PDCR2	R/W	H'0000/H'1111*1	H'FFFE386A	8, 16
	Port D control register 1	PDCR1	R/W	H'0000/H'1111*1	H'FFFE386C	8, 16, 32
	Port D control register 0	PDCR0	R/W	H'0000/H'1111*1	H'FFFE386E	8, 16
	Port D I/O register 0	PDIOR0	R/W	H'0000	H'FFFE3872	8, 16
	Port D data register 0	PDDR0	R/W	H'0000	H'FFFE3876	8, 16
	Port D port register 0	PDPR0	R	H'xxxx	H'FFFE387A	8, 16
Е	Port E control register 1	PECR1	R/W	H'0000	H'FFFE388C	8, 16, 32
	Port E control register 0	PECR0	R/W	H'0000	H'FFFE388E	8, 16
	Port E I/O register 0	PEIOR0	R/W	H'0000	H'FFFE3892	8, 16
	Port E data register 0	PEDR0	R/W	H'0000	H'FFFE3896	8, 16
	Port E port register 0	PEPR0	R	H'xxxx	H'FFFE389A	8, 16
F	Port F control register 1	PFCR1	R/W	H'0000	H'FFFE38AC	8, 16, 32
	Port F control register 0	PFCR0	R/W	H'0000	H'FFFE38AE	8, 16
	Port F I/O register 0	PFIOR0	R/W	H'0000	H'FFFE38B2	8, 16
	Port F data register 0	PFDR0	R/W	H'0000	H'FFFE38B6	8, 16
	Port F port register 0	PFPR0	R	H'xxxx	H'FFFE38BA	8, 16
G	Port G control register 0	PGCR0	R/W	H'0000	H'FFFE38CE	8, 16
	Port G port register 0	PGPR0	R	H'xxxx	H'FFFE38DA	8, 16

Port	Register Name	Abbreviation	R/W	Intial Value	Address	Access Size
Н	Port H control register 1	PHCR1	R/W	H'0000	H'FFFE38EC	8, 16, 32
	Port H control register 0	PHCR0	R/W	H'0000	H'FFFE38EE	8, 16
	Port H port register 0	PHPR0	R	H'xxxx	H'FFFE38FA	8, 16
J	Port J control register 4	PJCR4	R/W	H'0000	H'FFFE3906	8*³, 16
	Port J control register 3	PJCR3	R/W	H'0000	H'FFFE3908	8, 16, 32
	Port J control register 2	PJCR2	R/W	H'0000	H'FFFE390A	8, 16
	Port J control register 1	PJCR1	R/W	H'0000	H'FFFE390C	8, 16, 32
	Port J control register 0	PJCR0	R/W	H'0000	H'FFFE390E	8, 16
	Port J I/O register 0	PJIOR0	R/W	H'0000	H'FFFE3912	8, 16
	Port J data register 0	PJDR0	R/W	H'0000	H'FFFE3916	8, 16
	Port J port register 0	PJPR0	R	H'xxxx	H'FFFE391A	8, 16
K	Port K control register 0	PKCR0	R/W	H'0000	H'FFFE392E	8, 16
	Port K I/O register 0	PKIOR0	R/W	H'0000	H'FFFE3932	8, 16
	Port K data register 0	PKDR0	R/W	H'0000	H'FFFE3936	8, 16
	Port K port register 0	PKPR0	R	H'xxxx	H'FFFE393A	8, 16
_	Serial sound interface noise canceler control register	SNCR	R/W	H'0000	H'FFFE381E	8, 16

Notes: 1. The initial value depends on the boot mode of the LSI.

- 2. In 16- or 32-bit access, the register can be read but cannot be written to.
- 3. In 8-bit access, the register can be read but cannot be written to.

31.2.1 Control Registers

The control registers are used to select the functions of the multiplexed pins on each port.

(1) Port B Control Register 5 (PBCR5)

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	_	_	_	_	PB22M	/ID[1:0]	-	_	PB21N	MD[1:0]	_	_	PB20N	ИD[1:0]
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1
R/W	· R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9, 8	PB22MD[1:0]	00	R/W	PB22 Mode
				Select the function of the PB22.
				00: PB22
				01: A22
				10: SSITxD0
				11: TIOC3D
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PB21MD[1:0]	00	R/W	PB21 Mode
				Select the function of the PB21.
				00: PB21
				01: A21
				10: SSIRxD0
				11: TIOC3C

Bit	Bit Name	Initial Value	R/W	Description							
3, 2	_	All 0	R	Reserved	Reserved						
				These bits are always read as 0. The write value should always be 0.							
1, 0	PB20MD[1:0]	00/01	R/W	PB20 Mode							
				Select the function of the PB20.							
				Boot mode 0	Boot mode 1						
				00: Setting prohibited	00: PB20 (initial value)						
				01: A20 (initial value)	01: A20						
				10: Setting prohibited	10: SSIWS0						
				11: Setting prohibited	11: TIOC0D						

(2) Port B Control Register 4 (PBCR4)

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[_	_	PB19N	ИD[1:0]	_	1	PB18N	1D[1:0]	_	_	PB17N	ИD[1:0]	_	_	PB16N	/ID[1:0]
Initial value:	: 0	0	0	0/1	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1
R/W·	R	R	R/W	B/W	R	R	R/W	R/W	R	R	R/W	B/W	R	R	R/W	R/M

Bit	Bit Name	Initial Value	R/W	Description					
15, 14	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					
13, 12	PB19MD[1:0]	00/01	R/W	PB19 Mode					
				Select the function of the PB19.					
				Boot mode 0 Boot mode 1					
				00: Setting prohibited	00: PB19 (initial value)				
				01: A19 (initial value)	01: A19				
				10: Setting prohibited	10: SSISCK0				
				11: Setting prohibited	11: TIOC0C				
11, 10		All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					

Bit	Bit Name	Initial Value	R/W	Description			
9, 8	PB18MD[1:0]	00/01	R/W	PB18 Mode			
				Select the function of t	he PB18.		
				Boot mode 0	Boot mode 1		
				00: Setting prohibited	00: PB18 (initial value)		
				01: A18 (initial value)	01: A18		
				10: Setting prohibited	10: MISO0		
				11: Setting prohibited	11: TIOC3B		
7, 6	_	All 0	R	Reserved			
				These bits are always read as 0. The write value should always be 0.			
5, 4	PB17MD[1:0]	00/01	R/W	PB17 Mode			
				Select the function of t	he PB17.		
				Boot mode 0	Boot mode 1		
				00: Setting prohibited	00: PB17 (initial value)		
				01: A17 (initial value)	01: A17		
				10: Setting prohibited	10: MOSI0		
				11: Setting prohibited	11: TIOC2B		
3, 2	_	All 0	R	Reserved			
				These bits are always value should always be			
1, 0	PB16MD[1:0]	00/01	R/W	PB16 Mode			
				Select the function of t	he PB16.		
				Boot mode 0	Boot mode 1		
				00: Setting prohibited	00: PB16 (initial value)		
				01: A16 (initial value)	01: A16		
				10: Setting prohibited	10: SSL00		
				11: Setting prohibited	11: TIOC1B		

(3) Port B Control Register 3 (PBCR3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PB15N	ИD[1:0]	-	-	PB14M	1D[1:0]	-	-	PB13N	1D[1:0]	-	-	PB12M	1D[1:0]
Initial value:	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description					
15, 14	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					
13, 12	PB15MD[1:0]	00/01	R/W	PB15 Mode					
				Select the function of the PB15.					
				Boot mode 0	Boot mode 1				
				00: Setting prohibited	00: PB15 (initial value)				
				01: A15 (initial value)	01: A15				
				10: Setting prohibited	10: RSPCK0				
				11: Setting prohibited	11: TIOC0B				
11, 10	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					
9, 8	PB14MD[1:0]	00/01	R/W	PB14 Mode					
				Select the function of the	ne PB14.				
				Boot mode 0	Boot mode 1				
				00: Setting prohibited	00: PB14 (initial value)				
				01: A14 (initial value)	01: A14 (initial value)				
				10: Setting prohibited	10: TxD2				
				11: Setting prohibited	11: Setting prohibited				
7, 6	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					

Bit	Bit Name	Initial Value	R/W	Description			
5, 4	PB13MD[1:0]	00/01	R/W	PB13 Mode			
				Select the function of the PB13.			
				Boot mode 0	Boot mode 1		
				00: Setting prohibited	00: PB13 (initial value)		
				01: A13 (initial value)	01: A13 (initial value)		
				10: Setting prohibited	10: RxD2		
				11: Setting prohibited	11: Setting prohibited		
3, 2	_	All 0	R	Reserved			
				These bits are always read as 0. The write value should always be 0.			
1, 0	PB12MD[1:0]	00/01	R/W	PB12 Mode			
				Select the function of the	ne PB12.		
				Boot mode 0	Boot mode 1		
				00: Setting prohibited	00: PB12 (initial value)		
				01: A12 (initial value)	01: A12 (initial value)		
				10: Setting prohibited	10: SCK2		
				11: Setting prohibited	11: SSIDATA2		

Port B Control Register 2 (PBCR2) **(4)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PB11N	ИD[1:0]	-	-	PB10M	1D[1:0]	-	-	PB9M	D[1:0]	-	-	PB8M	D[1:0]
Initial value:	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description				
15, 14	_	All 0	R	Reserved				
				These bits are always read as 0. The write value should always be 0.				
13, 12	PB11MD[1:0]	00/01	R/W	PB11 Mode				
				Select the function of the PB11.				
				Boot mode 0	Boot mode 1			
				00: Setting prohibited	00: PB11 (initial value)			
				01: A11 (initial value)	01: A11 (initial value)			
				10: Setting prohibited	10: TxD1			
				11: Setting prohibited	11: Setting prohibited			
11, 10	_	All 0	R	Reserved				
				These bits are always read as 0. The write value should always be 0.				
9, 8	PB10MD[1:0]	00/01	R/W	PB10 Mode				
				Select the function of the	ne PB10.			
				Boot mode 0	Boot mode 1			
				00: Setting prohibited	00: PB10 (initial value)			
				01: A10 (initial value)	01: A10 (initial value)			
				10: Setting prohibited	10: RxD1			
				11: Setting prohibited	11: Setting prohibited			
7, 6	_	All 0	R	Reserved				
				These bits are always read as 0. The write value should always be 0.				

Bit	Bit Name	Initial Value	R/W	Description			
5, 4	PB9MD[1:0]	00/01	R/W	PB9 Mode			
				Select the function of the PB9.			
				Boot mode 0 Boot mode 1			
				00: Setting prohibited	00: PB9 (initial value)		
				01: A9 (initial value)	01: A9 (initial value)		
				10: Setting prohibited	10: SCK1		
				11: Setting prohibited	11: SSIWS2		
3, 2	_	All 0	R	Reserved			
				These bits are always read as 0. The write value should always be 0.			
1, 0	PB8MD[1:0]	00/01	R/W	PB8 Mode			
				Select the function of the	ne PB8.		
				Boot mode 0	Boot mode 1		
				00: Setting prohibited	00: PB8 (initial value)		
				01: A8 (initial value)	01: A8		
				10: Setting prohibited	10: TxD0		
				11: Setting prohibited	11: Setting prohibited		

(5) Port B Control Register 1 (PBCR1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PB7M	ID[1:0]	-	-	PB6M	D[1:0]	-	-	PB5M	D[1:0]	-	-	PB4M	D[1:0]
Initial value:	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1
D/M.	D	D	DAM	D/M	D	D	D/M	DAM	D	D	D/M	D/M	D	D	D/M	D/M

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description				
13, 12	PB7MD[1:0]	00/01	R/W	PB7 Mode				
				Select the function of the PB7.				
				Boot mode 0	Boot mode 1			
				00: Setting prohibited	00: PB7 (initial mode)			
				01: A7 (initial value)	01: A7			
				10: Setting prohibited	10: RxD0			
				11: Setting prohibited	11: Setting prohibited			
11, 10	_	All 0	R	Reserved				
				These bits are always read as 0. The write value should always be 0.				
9, 8	PB6MD[1:0]	00/01	R/W	PB6 Mode	_			
				Select the function of the PB6.				
				Boot mode 0	Boot mode 1			
				00: Setting prohibited	00: PB6 (initial value)			
				01: A6 (initial value)	01: A6			
				10: Setting prohibited	10: SCK0			
				11: Setting prohibited	11: SSISCK2			
7, 6	_	All 0	R	Reserved	erved			
				These bits are always revalue should always be				
5, 4	PB5MD[1:0]	00/01	R/W	PB5 Mode				
				Select the function of the	ne PB5.			
				Boot mode 0	Boot mode 1			
				00: Setting prohibited	00: PB5 (initial value)			
				01: A5 (initial value)	01: A5			
				10: Setting prohibited	10: RTS0			
				11: Setting prohibited	11: Setting prohibited			
3, 2	_	All 0	R	Reserved				
				These bits are always read as 0. The write value should always be 0.				

Bit	Bit Name	Initial Value	R/W	Description					
1, 0	PB4MD[1:0]	00/01	R/W	PB4 Mode					
				Select the function of the	ne PB4.				
				Boot mode 0	Boot mode 1				
				00: Setting prohibited	00: PB4 (initial value)				
				01: A4 (initial value)	01: A4				
				10: Setting prohibited	10: CTS0				
				11: Setting prohibited	11: Setting prohibited				

(6) Port B Control Register 0 (PBCR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	-	-	PB3M	D[1:0]	-	-	PB2M	D[1:0]	-	-	PB1M	ID[1:0]	-	-	-	-]
Initial value:	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1	0	0	0	0	-
B/W·	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description					
15, 14	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					
13, 12	PB3MD[1:0]	00/01	R/W	PB3 Mode					
				Select the function of the	he PB3.				
				Boot mode 0	Boot mode 1				
				00: Setting prohibited	00: PB3 (initial value)				
				01: A3 (initial value)	01: A3				
				10: Setting prohibited	10: Setting prohibited				
				11: Setting prohibited	11: SSIDATA3				
11, 10	_	All 0	R	Reserved					
				These bits are always value should always be					

Bit	Bit Name	Initial Value	R/W	Description	
9, 8	PB2MD[1:0]	00/01	R/W	PB2 Mode	
				Select the function of the	ne PB2.
				Boot mode 0	Boot mode 1
				00: Setting prohibited	00: PB2 (initial value)
				01: A2 (initial value)	01: A2
				10: Setting prohibited	10: Setting prohibited
				11: Setting prohibited	11: SSIWS3
7, 6	_	All 0	R	Reserved	
				These bits are always walue should always be	
5, 4	PB1MD[1:0]	00/01	R/W	PB1 Mode	
				Select the function of the	ne PB1.
				Boot mode 0	Boot mode 1
				00: Setting prohibited	00: PB1 (initial value)
				01: A1 (initial value)	01: A1
				10: Setting prohibited	10: Setting prohibited
				11: Setting prohibited	11: SSISCK3
3 to 0	_	All 0	R	Reserved	
				These bits are always to value should always be	

(7) Port C Control Register 2 (PCCR2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
	-	P	C8MD[2	2:0]	-	PC	7MD[2	:0]	-	P	C6MD[2	2:0]	-	PC	5MD[2	:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description	
15	_	0	R	Reserved	
				This bit is always read should always be 0.	l as 0. The write value
14 to 12	PC8MD[2:0]	000	R/W	PC8 Mode	
				Select the function of	the PC8.
				000: PC8	100: CTx0&CTx1
				001: CS3	101: Setting prohibited
				010: IRQ7	110: Setting prohibited
				011: CTx1	111: Setting prohibited
11	_	0	R	Reserved	
				This bit is always read should always be 0.	I as 0. The write value
10 to 8	PC7MD[2:0]	000	R/W	PC7 Mode	
				Select the function of	the PC7.
				000: PC7	100: CRx0/CRx1
				001: CKE	101: Setting prohibited
				010: IRQ6	110: Setting prohibited
				011: CRx1	111: Setting prohibited
7	_	0	R	Reserved	
				This bit is always read should always be 0.	l as 0. The write value
6 to 4	PC6MD[2:0]	000	R/W	PC6 Mode	
				Select the function of	the PC6.
				000: PC6	100: IETxD
				001: CAS	101: Setting prohibited
				010: IRQ5	110: Setting prohibited
				011: CTx0	111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description	
3	_	0	R	Reserved	
				This bit is always read should always be 0.	as 0. The write value
2 to 0	PC5MD[2:0]	000	R/W	PC5 Mode	
				Select the function of the	he PC5.
				000: PC5	100: IERxD
				001: RAS	101: Setting prohibited
				010: IRQ4	110: Setting prohibited
				011: CRx0	111: Setting prohibited

(8) Port C Control Register 1 (PCCR1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PC4M	D[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

Note: To write to PCCR1, write by 16-bit to 32-bit access such that the write value for bits 15 to 8 is H'5A. In 8-bit access, the register cannot be written to.

Bit	Bit Name	Initial Value	R/W	Description
15 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be H'5A and all 0 to bits 15 to 8 and bits 7 to 2, respectively.
1, 0	PC4MD[1:0]	00*	R/W	PC4 Mode
				Select the function of the PC4.
				00: PC4
				01: WE1/DQMU
				10: WDTOVF
				11: Setting prohibited

Note: * Not initialized by a reset triggered by watchdog timer overflow.

(9) Port C Control Register 0 (PCCR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	-	-	PC3M	ID[1:0]	-	-	PC2M	ID[1:0]	-	-	PC1M	ID[1:0]	-	-	PC0N	ID[1:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0/1	0	0	0	0/1	
R/W·	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description			
15, 14	_	All 0	R	Reserved			
				These bits are always ovalue should always be			
13, 12	PC3MD[1:0]	00	R/W	PC3 Mode			
				Select the function of the PC3.			
				00: PC3			
				01: WE0/DQML			
				10: TIOC4D			
				11: Setting prohibited			
11, 10	_	All 0	R	Reserved			
				These bits are always read as 0. The write value should always be 0.			
9, 8	PC2MD[1:0]	00	R/W	PC2 Mode			
				Select the function of the PC2.			
				00: PC2			
				01: RD/WR			
				10: TIOC4C			
				11: SPDIF_OUT			
7, 6	_	All 0	R	Reserved			
				These bits are always is value should always be			
5, 4	PC1MD[1:0]	00/01	R/W	PC1 Mode			
				Select the function of the	ne PC1.		
				Boot mode 0	Boot mode 1		
				00: Setting prohibited	00: PC1 (initial value)		
				01: RD (initial value)	01: RD		
				10: Setting prohibited	10: TIOC4B		
				11: Setting prohibited	11: SPDIF_IN		

Bit	Bit Name	Initial Value	R/W	Description					
3, 2	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					
1, 0	PC0MD[1:0]	00/01	R/W	PC0 Mode					
				Select the function of the	ne PC0.				
				Boot mode 0	Boot mode 1				
				00: Setting prohibited	00: PC0 (initial value)				
				01: CS0 (initial value)	01: CS0				
				10: Setting prohibited	10: TIOC4A				
				11: Setting prohibited	11: AUDIO_XOUT				

(10) Port D Control Register 3 (PDCR3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PD15N	/ID[1:0]	-	-	PD14N	1D[1:0]	-	-	PD13N	ИD[1:0]	-	-	PD12N	ИD[1:0]
Initial value:	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1
₽/M·	R	R	D/M	R/M	R	R	R/W	R/W	R	R	R/M	D/M	R	R	D/M	D/M

Bit	Bit Name	Initial Value	R/W	Description					
15, 14	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					
13, 12	PD15MD[1:0]	00/01	R/W	PD15 Mode					
				Select the function of the PD15.					
				Boot mode 0	Boot mode 1				
				00: Setting prohibited	00: PD15 (initial value)				
				01: D15 (initial value)	01: D15				
				10: Setting prohibited	10: SD_D2				
				11: Setting prohibited	11: Setting prohibited				
11, 10	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					

Bit	Bit Name	Initial Value	R/W	Description			
9, 8	PD14MD[1:0]	00/01	R/W	PD14 Mode			
				Select the function of the PD	14.		
				Boot mode 0	Boot mode 1		
				00: Setting prohibited	00: PD14 (initial value)		
				01: D14 (initial value)	01: D14		
				10: Setting prohibited	10: SD_D3		
				11: Setting prohibited	11: Setting prohibited		
7, 6	_	All 0	R	Reserved			
				These bits are always read as 0. The write value should always be 0.			
5, 4	PD13MD[1:0]	00/01	R/W	PD13 Mode			
				Select the function of the PD	13.		
				Boot mode 0	Boot mode 1		
				00: Setting prohibited	00: PD13 (initial value)		
				01: D13 (initial value)	01: D13		
				10: Setting prohibited	10: SD_CMD		
				11: Setting prohibited	11: IRQ3		
3, 2	_	All 0	R	Reserved	_		
				These bits are always read a should always be 0.	s 0. The write value		
1, 0	PD12MD[1:0]	00/01	R/W	PD12 Mode			
				Select the function of the PD	12.		
				Boot mode 0	Boot mode 1		
				00: Setting prohibited	00: PD12 (initial value)		
				01: D12 (initial value)	01: D12		
				10: Setting prohibited	10: SD_CMD		
				11: Setting prohibited	11: IRQ2		

(11) Port D Control Register 2 (PDCR2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PD11N	/ID[1:0]	-	-	PD10N	1D[1:0]	-	-	PD9N	1D[1:0]	-	-	PD8N	ID[1:0]
Initial value:	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1	0	0	0	0/1
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description				
15, 14	_	All 0	R	Reserved				
				These bits are always read as 0. The write value should always be 0.				
13, 12	PD11MD[1:0]	00/01	R/W	PD11 Mode				
				Select the function of the PD11.				
				Boot mode 0	Boot mode 1			
				00: Setting prohibited	00: PD11 (initial value)			
				01: D11 (initial value)	01: D11			
				10: Setting prohibited	10: SD_D0			
				11: Setting prohibited	11: TIOC3A			
11, 10		All 0	R	Reserved				
				These bits are always read should always be 0.	as 0. The write value			
9, 8	PD10MD[1:0]	00/01	R/W	PD10 Mode				
				Select the function of the PD	D10.			
				Boot mode 0	Boot mode 1			
				00: Setting prohibited	00: PD10 (initial value)			
				01: D10 (initial value)	01: D10			
				10: Setting prohibited	10: SD_D1			
				11: Setting prohibited	11: TIOC2A			
7, 6	_	All 0	R	Reserved				
				These bits are always read should always be 0.	as 0. The write value			

		Initial							
Bit	Bit Name	Value	R/W	Description					
5, 4	PD9MD[1:0]	00/01	R/W	PD9 Mode					
				Select the function of the PD9.					
				Boot mode 0	Boot mode 1				
				00: Setting prohibited	00: PD9 (initial value)				
				01: D9 (initial value)	01: D9				
				10: Setting prohibited	10: SD_WP				
				11: Setting prohibited	11: TIOC1A				
3, 2		All 0	R	Reserved					
				These bits are always read a should always be 0.	as 0. The write value				
1, 0	PD8MD[1:0]	00/01	R/W	PD8 Mode					
				Select the function of the PD	08.				
				Boot mode 0	Boot mode 1				
				00: Setting prohibited	00: PD8 (initial value)				
				01: D8 (initial value)	01: D8				
				10: Setting prohibited	10: SD_CD				
				11: Setting prohibited	11: TIOC0A				

(12) Port D Control Register 1 (PDCR1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PI	D7MD[2	2:0]	-	PD6MD[2:0] -		PD5MD[2:0]		:0]	-	PI	PD4MD[2:0]			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
₽/M·	R	D/M	D/M	D/M	R	R/M	D/M	R/W	R	D/M	D/\/	D/M	R	D/M	R/M	D/M

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description	
14 to 12	PD7MD[2:0]	000/001	R/W	PD7 Mode	
				Select the function of the	PD7.
				Boot mode 0	Boot mode 1
				000: Setting prohibited	000: PD7 (initial value)
				001: D7 (initial value)	001: D7
				010: Setting prohibited	010: MISO1
				011: Setting prohibited	011: TxD4
				100: Setting prohibited	100: RTS2
				101: Setting prohibited	101: Setting prohibited
				110: Setting prohibited	110: Setting prohibited
				111: Setting prohibited	111: Setting prohibited
11	_	0	R	Reserved	
				This bit is always read as always be 0.	s 0. The write value should
10 to 8	PD6MD[2:0]	000/001	R/W	P6 Mode	
				Select the function of the	PD6.
				Boot mode 0	Boot mode 1
				000: Setting prohibited	000: PD6 (initial value)
				001: D6 (initial value)	001: D6
				010: Setting prohibited	010: MOSI1
				011: Setting prohibited	011: SCK4
				100: Setting prohibited	100: CTS2
				101: Setting prohibited	101: Setting prohibited
				110: Setting prohibited	110: Setting prohibited
				111: Setting prohibited	111: Setting prohibited
7	_	0	R	Reserved	
				This bit is always read as always be 0.	s 0. The write value should

Bit	Bit Name	Initial Value	R/W	Description				
6 to 4	PD5MD[2:0]	000/001	R/W	PD5 Mode				
				Select the function of the	PD5.			
				Boot mode 0	Boot mode 1			
				000: Setting prohibited	000: PD5 (initial value)			
				001: D5 (initial value)	001: D5			
				010: Setting prohibited	010: SSL10			
				011: Setting prohibited	011: TxD3			
				100: Setting prohibited	100: RTS1			
				101: Setting prohibited	101: Setting prohibited			
				110: Setting prohibited	110: Setting prohibited			
				111: Setting prohibited	111: Setting prohibited			
3	_	0	R	Reserved				
				This bit is always read as always be 0.	0. The write value should			
2 to 0	PD4MD[2:0]	000/001	R/W	PD4 Mode				
				Select the function of the	PD4.			
				Boot mode 0	Boot mode 1			
				000: Setting prohibited	000: PD4 (initial value)			
				001: D4 (initial value)	001: D4			
				010: Setting prohibited	010: RSPCK1			
				011: Setting prohibited	011: SCK3			
				100: Setting prohibited	100: CTS1			
				101: Setting prohibited	101: Setting prohibited			
				110: Setting prohibited	110: Setting prohibited			
				111: Setting prohibited	111: Setting prohibited			

(13) Port D Control Register 0 (PDCR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PI	D3MD[2	::0]	-	PD	2MD[2:	0]	-	PI	01MD[2	::0]	-	PI	D0MD[2	2:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description						
15	_	0	R	Reserved						
				This bit is always read as 0. The write value should always be 0.						
14 to 12	PD3MD[2:0]	000/001	R/W	PD3 Mode						
				Select the function of the PD3.						
				Boot mode 0	Boot mode 1					
				000: Setting prohibited	000: PD3 (initial value)					
				001: D3 (initial value)	001: D3					
				010: Setting prohibited	010: SSITxD1					
				011: Setting prohibited	011: SIOFTxD					
				100: Setting prohibited	100: SPBIO3_1					
				101: Setting prohibited	101: Setting prohibited					
				110: Setting prohibited	110: Setting prohibited					
				111: Setting prohibited	111: Setting prohibited					
11	_	0	R	Reserved						
				This bit is always read a should always be 0.	as 0. The write value					

Section 31

General Purpose I/O Ports

Bit	Bit Name	Initial Value	R/W	Description			
2 to 0	PD0MD[2:0]	000/001	R/W	PD0 Mode			
				Select the function of th	e PD0.		
				Boot mode 0	Boot mode 1		
				000: Setting prohibited	000: PD0 (initial value)		
				001: D0 (initial value)	001: D0		
				010: Setting prohibited	010: SSISCK1		
				011: Setting prohibited	011: SIOFSCK		
				100: Setting prohibited	100: SPBMO_1/SPBIO0_1		
				101: Setting prohibited	101: Setting prohibited		
				110: Setting prohibited	110: Setting prohibited		
				111: Setting prohibited	111: Setting prohibited		

(14) Port E Control Register 1 (PECR1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	-	PE7M	D[1:0]	-	-	PE6M	D[1:0]	-	-	PE5N	ID[1:0]	-	-	PE4M	ID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D/M.	D	D	D/M	D/M	D	D	D/M	D/M	D	D	DAM	DAM	D	D	D/M	D/M

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PE7MD[1:0]	00	R/W	PE7 Mode
				Select the function of the PE7.
				00: PE7
				01: SDA3
				10: TCLKD
				11: Setting prohibited
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9 ,8	PE6MD[1:0]	00	R/W	PE6 Mode
				Select the function of the PE6.
				00: PE6
				01: SCL3
				10: TCLKC
				11: Setting prohibited
7, 6		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PE5MD[1:0]	00	R/W	PE5 Mode
				Select the function of the PE5.
				00: PE5
				01: SDA2
				10: TCLKB
				11: Setting prohibited
3, 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PE4MD[1:0]	00	R/W	PE4 Mode
				Select the function of the PE4.
				00: PE4
				01: SCL2
				10: TCLKA
				11: Setting prohibited

(15) Port E Control Register 0 (PECR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PE3M	D[1:0]	-	-	PE2M	D[1:0]	-	-	PE1M	ID[1:0]	-	-	PE0M	D[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PE3MD[1:0]	00	R/W	PE3 Mode
				Select the function of the PE3.
				00: PE3
				01: SDA1
				10: ADTRG
				11: Setting prohibited
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9, 8	PE2MD[1:0]	00	R/W	PE2 Mode
				Select the function of the PE2.
				00: PE2
				01: SCL1
				10: AUDIO_CLK
				11: Setting prohibited
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PE1MD[1:0]	000	R/W	PE1 Mode
				Select the function of the PE1.
				00: PE1
				01: SDA0
				10: IRQ1
				11: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PE0MD[1:0]	00	R/W	PE0 Mode
				Select the function of the PE0.
				00: PE0
				01: SCL0
				10: IRQ0
				11: Setting prohibited

(16) Port F Control Register 1 (PFCR1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PF7M	D[1:0]	-	-	PF6M	D[1:0]	-	-	PF5M	1D[1:0]	-	-	PF4M	ID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PF7MD[1:0]	00	R/W	PF7 Mode
				Select the function of the PF7.
				00: PF7
				01: Setting prohibited
				10: IRQ3
				11: RxD4
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9, 8	PF6MD[1:0]	00	R/W	PF6 Mode
				Select the function of the PF6.
				00: PF6
				01: Setting prohibited
				10: IRQ2
				11: RxD3
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PF5MD[1:0]	00	R/W	PF5 Mode
				Select the function of the PF5.
				00: PF5
				01: Setting prohibited
				10: SPBIO3_0
				11: Setting prohibited
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PF4MD[1:0]	00	R/W	PF4 Mode
				Select the function of the PF4.
				00: PF4
				01: Setting prohibited
				10: SPBIO2_0
				11: Setting prohibited

(17) Port F Control Register 0 (PFCR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PF3M	D[1:0]	-	-	PF2M	D[1:0]	-	-	PF1N	1D[1:0]	-	-	PF0M	D[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PF3MD[1:0]	00	R/W	PF3 Mode
				Select the function of the PF3.
				00: PF3
				01: MISO0
				10: SPBMI_0/SPBIO1_0
				11: Setting prohibited
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9, 8	PF2MD[1:0]	00	R/W	PF2 Mode
				Select the function of the PF2.
				00: PF2
				01: MOSI0
				10: SPBMO_0/SPBIO0_0
				11: Setting prohibited
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PF1MD[1:0]	00	R/W	PF1 Mode
				Select the function of the PF1.
				00: PF1
				01: SSL00
				10: SPBSSL
				11: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PF0MD[1:0]	00	R/W	PF0 Mode
				Select the function of the PF0.
				00: PF0
				01: RSPCK0
				10: SPBCLK
				11: Setting prohibited

(18) Port G Control Register 0 (PGCR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PG3N	/ID[1:0]	-	-	PG2N	MD[1:0]	-	-	PG1N	/ID[1:0]	-	-	PG0N	ID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PG3MD[1:0]	00	R/W	PG3 Mode
				Select the function of the PG3.
				00: PG3*
				01: DP1
				10: PINT3*
				11: Setting prohibited
				Note: In the SH726A, bits 13 and 12 are reserved. These bits are always read as 0. The write value should always be 0.
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9, 8	PG2MD[1:0]	00	R/W	PG2 Mode
				Select the function of the PG2.
				00: PG2*
				01: DM1
				10: PINT2*
				11: Setting prohibited
				Note: In the SH726A, bits 9 and 8 are reserved. These bits are always read as 0. The write value should always be 0.
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PG1MD[1:0]	00	R/W	PG1 Mode
				Select the function of the PG1.
				00: PG1*
				01: DP0
				10: PINT1*
				11: Setting prohibited
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PG0MD[1:0]	00	R/W	PG0 Mode
				Select the function of the PG0.
				00: PG0*
				01: DM0
				10: PINT0*
				11: Setting prohibited

Note: * When selecting pin functions and the USB module is to be used, ensure that the USB module does not require any pins for which non-USB functions are selected.

For details, refer to section 27.5.1, USB Pin Control.

(19) Port H Control Register 1 (PHCR1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PH7N	/ID[1:0]	-	-	PH6N	MD[1:0]	-	-	PH5N	/ID[1:0]	-	-	PH4M	ID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PH7MD[1:0]	00	R/W	PH7 Mode
				Select the function of the PH7.
				00: PH7
				01: AN7
				10: PINT7
				11: RxD4
				Note: In the SH726A, bits 13 and 12 are reserved. These bits are always read as 0. The write value should always be 0.
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9, 8	PH6MD[1:0]	00	R/W	PH6 Mode
				Select the function of the PH6.
				00: PH6
				01: AN6
				10: PINT6
				11: RxD3
				Note: In the SH726A, bits 9 and 8 are reserved. These bits are always read as 0. The write value should always be 0.
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
5, 4	PH5MD[1:0]	00	R/W	PH5 Mode
				Select the function of the PH5.
				00: PH5
				01: AN5
				10: PINT5
				11: RxD2
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PH4MD[1:0]	00	R/W	PH4 Mode
				Select the function of the PH4.
				00: PH4
				01: AN4
				10: PINT4
				11: RxD1

(20) Port H Control Register 0 (PHCR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PH3N	/ID[1:0]	-	-	PH2N	MD[1:0]	-	-	PH1N	/ID[1:0]	-	-	PHON	ID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PH3MD[1:0]	00	R/W	PH3 Mode
				Select the function of the PH3.
				00: PH3
				01: AN3
				10: IRQ3
				11: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9, 8	PH2MD[1:0]	00	R/W	PH2 Mode
				Select the function of the PH2.
				00: PH2
				01: AN2
				10: IRQ2
				11: WAIT
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PH1MD[1:0]	00	R/W	PH1 Mode
				Select the function of the PH1.
				00: PH1
				01: AN1
				10: IRQ1
				11: RxD0
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PH0MD[1:0]	00	R/W	PH0 Mode
				Select the function of the PH0.
				00: PH0
				01: AN0
				10: IRQ0
				11: VBUS

(21) Port J Control Register 4 (PJCR4: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	PJ	14MD[2	2:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

Note: To write to PJCR4, write by 16-bit to 32-bit access such that the write value for bits 15 to 8 is H'5A. In 8-bit access, the register cannot be written to.

Bit	Bit Name	Initial Value	R/W	Description					
15 to 3	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be H'5A and all 0 to bits 15 to 8 and bits 7 to 3, respectively.					
2 to 0	PJ14MD[2:0]	000*	R/W	PJ14 Mode					
				Select the function of the PJ14.					
				000: PJ14	010: CTx1				
				001: SSIDATA3	011: CTx0&CTx1				
				010: WDTOVF	110: MISO2				
				011: Setting prohibited	111: Setting prohibited				

Note: * Not initialized by a reset triggered by watchdog timer overflow.

(22) Port J Control Register 3 (PJCR3: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	PJ	13MD[2:0]	-	PJ	12MD[2	2:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description				
15 to 7	_	All 0	R	Reserved				
				These bits are always value should always be				
6 to 4	PJ13MD[2:0]	000	R/W	PJ13 Mode				
				Select the function of the	ne PJ13.			
				000: PJ13	100: CRx1			
				001: SSIWS3 101: CRx0&CRx				
				010: IRQ1	110: MOSI2			
				011: RxD4	111: Setting prohibited			
3		0	R	Reserved				
				This bit is always read should always be 0.	as 0. The write value			
2 to 0	PJ12MD[2:0]	000	R/W	PJ12 Mode				
				Select the function of the	ne PJ12.			
				000: PJ12	100: CTx0			
				001: SSISCK3 101: IETxD				
				010: A0 110: SSL20				
				011: TxD4 111: Setting prohibi				

(23) Port J Control Register 2 (PJCR2: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PJ	111MD[2	2:0]	-	PJ	10MD[2	2:0]	-	PJ9MD[2:0]				PJ8MD[2:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description					
15	_	0	R	Reserved					
				This bit is always read should always be 0.	as 0. The write value				
14 to 12	PJ11MD[2:0]	000	R/W	PJ11 Mode					
				Select the function of the	he PJ11.				
				000: PJ11	100: CRx0				
				001: TIOC3D	101: IERxD				
				010: IRQ0	110: RSPCK2				
				011: SCK4	111: Setting prohibited				
11	_	0	R	Reserved					
				This bit is always read should always be 0.	as 0. The write value				
10 to 8	PJ10MD[2:0]	000	R/W	PJ10 Mode					
				Select the function of the	he PJ10.				
				000: PJ10	100: SSIDATA2				
				001: TIOC3C	101: DACK0				
				010: A25	110: Setting prohibited				
				011: TxD2	111: Setting prohibited				
7		0	R	Reserved					
				This bit is always read should always be 0.	as 0. The write value				
6 to 4	PJ9MD[2:0]	000	R/W	PJ9 Mode					
				Select the function of the	he PJ9.				
				000: PJ9	100: SSIWS2				
				001: TIOC3B	101: DREQ0				
				010: A24	110: Setting prohibited				
				011: RxD2	111: Setting prohibited				

Bit	Bit Name	Initial Value	R/W	Description					
3	_	0	R	Reserved					
				This bit is always read as 0. The write valu should always be 0. PJ8 Mode					
2 to 0	PJ8MD[2:0]	000	R/W	PJ8 Mode					
				Select the function of the	he PJ8.				
				000: PJ8	100: SSISCK2				
				001: TIOC3A	101: TEND0				
				010: A23	110: Setting prohibited				
				011: SCK2	111: Setting prohibited				

(24) Port J Control Register 1 (PJCR1: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PJ7M	ID[1:0]	-	-	PJ6N	/ID[1:0]	-	-	PJ5N	1D[1:0]	-	-	PJ4M	D[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
₽/M·	R	R	D/M	D/M	R	R	D/M	D/M	B	R	D/M	D/M	R	B	D/M	D/M

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PJ7MD[1:0]	00	R/W	PJ7 Mode
				Select the function of the PJ7.
				00: PJ7
				01: SD_D2
				10: BS
				11: TxD1
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9, 8	PJ6MD[1:0]	000	R/W	PJ6 Mode
				Select the function of the PJ6.
				00: PJ6
				01: SD_D3
				10: CS4
				11: RxD1
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PJ5MD[1:0]	00	R/W	PJ5 Mode
				Select the function of the PJ5.
				00: PJ5
				01: SD_CMD
				10: Setting prohibited
				11: SCK1
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PJ4MD[1:0]	00	R/W	PJ4 Mode
				Select the function of the PJ4.
				00: PJ4
				01: SD_CLK
				10: CS1
				11: Setting prohibited

(25) Port J Control Register 0 (PJCR0: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PJ3N	ID[1:0]	-	-	PJ2N	ИD[1:0]	-	F	PJ1MD[2	:0]	-	-	PJ0M	D[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description		
15, 14	_	All 0	R	Reserved		
				These bits are always value should always be		
13, 12	PJ3MD[1:0]	00	R/W	PJ3 Mode		
				Select the function of t	he PJ3.	
				00: PJ3		
				01: SD_D0		
				10: Setting prohibited		
				11: IRQ7		
11, 10	_	All 0	R	Reserved		
				These bits are always value should always be		
9, 8	PJ2MD[1:0]	00	R/W	PJ2 Mode		
				Select the function of t	he PJ2.	
				00: PJ2		
				01: SD_D1		
				10: Setting prohibited		
				11: IRQ6		
7		0	R	Reserved		
				This bit is always read should always be 0.	as 0. The write value	
6 to 4	PJ1MD[2:0]	000	R/W	PJ1 Mode		
				Select the function of t	he PJ1.	
				000: PJ1	100: AUDIO_XOUT	
				001: SD_WP	101: Setting prohibited	
				010: CS2	110: Setting prohibited	
				011: IRQ5	111: Setting prohibited	

Bit	Bit Name	Initial Value	R/W	Description
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PJ0MD[1:0]	00	R/W	PJ0 Mode
				Select the function of the PJ0.
				00: PJ0
				01: SD_CD
				10: Setting prohibited
				11: IRQ4

(26) Port K Control Register 0 (PKCR0: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	PK1 MD0	-	-	-	PK0 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B/W·	R	R	R	R	R	R	R	R	R	R	R	R/M	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	PK1MD0	0	R/W	PK1 Mode
				Select the function of the PK1.
				0: PK1/RTC_X2
				1: TxD3
3 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	PK0MD0	0	R/W	PK0 Mode
				Select the function of the PK0.
				0: PK0/RTC_X1
				1: SCK3

31.2.2 I/O Registers

I/O registers are used to set the pins on each port as inputs or outputs. Table 31.13 shows pins corresponding to each bit. All the bits shown in table 31.14 are reserved.

I/O registers are enabled when the pin function is general I/O or TIOC I/O of the multifunction timer pulse unit 2. They are disabled in the other cases. If a bit in I/O register is set to 1, the corresponding pin function is output. If it is cleared to 0, the corresponding pin function is input.

Table 31.13 Pins corresponding to Each Bit in I/O Registers

Register Name	Abbreviation	Bit	Bit Name	Corresponding Pin
Port A I/O register 0	PAIOR0	8	PA1IOR	PA1
		0	PA0IOR	PA0
Port B I/O register 1	PBIOR1	6 to 0	PB22IOR to PB16IOR	PB22 to PB16
Port B I/O register 0	PBIOR0	15 to 1	PB15IOR to PB1IOR	PB15 to PB1
Port C I/O register 0	PCIOR0	8 to 0	PC8IOR to PC0IOR	PC8 to PC0
Port D I/O register 0	PDIOR0	15 to 0	PD15IOR to PD0IOR	PD15 to PD0
Port E I/O register 0	PEIOR0	7 to 0	PE7IOR to PE0IOR	PE7 to PE0
Port F I/O register 0	PFIOR0	7 to 0	PF7IOR to PF0IOR	PF7 to PF0
Port J I/O register 0	PJIOR0	14 to 0	PJ14IOR to PJ0IOR	PJ14 to PJ0
Port K I/O register 0	PKIOR0	1, 0	PK1IOR, PK0IOR	PK1, PK0

Table 31.14 Reserved Bits in I/O Registers

Register Name	Abbreviation	Bit	Description
Port A I/O Register 0	PAIOR0	15 to 9, 7 to 1	Reserved
Port B I/O Register 1	PBIOR1	15 to 7	These bits are always read as 0. The
Port B I/O Register 0	PBIOR0	0	write value should always be 0.
Port C I/O Register 0	PCIOR0	15 to 9	_
Port E I/O Register 0	PEIOR0	15 to 8	_
Port F I/O Register 0	PFIOR0	15 to 8	_
Port J I/O Register 0	PJIOR0	15	_
Port K I/O Register 0	PKIOR0	15 to 3	

(1) Port A I/O Register 0 (PAIOR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	PA1 IOR	-	-	-	-	-	-	-	PA0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W	R	R	R	R	R	R	R	R/W

(2) Port B I/O Register 1 (PBIOR1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	PB22 IOR	PB21 IOR	PB20 IOR	PB19 IOR	PB18 IOR	PB17 IOR	PB16 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R/W						

(3) Port B I/O Register 0 (PBIOR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PB15 IOR	PB14 IOR	PB13 IOR	PB12 IOR	PB11 IOR	PB10 IOR	PB9 IOR	PB8 IOR	PB7 IOR	PB6 IOR	PB5 IOR	PB4 IOR	PB3 IOR	PB2 IOR	PB1 IOR	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W⋅	R/M	R/W	R/W	R/M	R/M	R/W	R/M	R/W	R/M	R/W	R/W	R/W	R/M	R/W	R/M	R

(4) Port C I/O Register 0 (PCIOR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	PC8 IOR	PC7 IOR	PC6 IOR	PC5 IOR	PC4 IOR	PC3 IOR	PC2 IOR	PC1 IOR	PC0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W								

(5) Port D I/O Register 0 (PDIOR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 IOR	PD14 IOB	PD13 IOR	PD12 IOR	PD11 IOR	PD10 IOR	PD9 IOR	PD8 IOR	PD7 IOR	PD6 IOR	PD5 IOR	PD4 IOR	PD3 IOR	PD2 IOR	PD1 IOR	PD0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

(6) Port E I/O Register 0 (PEIOR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	PE7 IOR	PE6 IOR	PE5 IOR	PE4 IOR	PE3 IOR	PE2 IOR	PE1 IOR	PE0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

(7) Port F I/O Register 0 (PFIOR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PF7 IOR	PF6 IOR	PF5 IOR	PF4 IOR	PF3 IOR	PF2 IOR	PF1 IOR	PF0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R/W							

(8) Port J I/O register 0 (PJIOR0: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PJ14 IOR	PJ13 IOR	PJ12 IOR	PJ11 IOR	PJ10 IOR	PJ9 IOR	PJ8 IOR	PJ7 IOR	PJ6 IOR	PJ5 IOR	PJ4 IOR	PJ3 IOR	PJ2 IOR	PJ1 IOR	PJ0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

(9) Port K I/O register 0 (PKIOR0: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PK1 IOR	PK0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D/M.	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D/M	D/M

31.2.3 Data Registers

Data registers store each port data. Table 31.15 shows pins corresponding to each bit. All the bits shown in table 31.16 are reserved.

Table 31.17 summarizes data register read/write operation. The valid pins on port E are open-drain output pins.

Table 31.15 Pins corresponding to Each Bit in I/O Registers

Register Name	Abbreviation	Bit	Bit Name	Corresponding Pin
Port A data register 0	PADR0	8	PA1DR	PA1
		0	PA0DR	PA0
Port B data register 1	PBDR1	6 to 0	PB22DR to PB16DR	PB22 to PB16
Port B data register 0	PBDR0	15 to 1	PB15DR to PB1DR	PB15 to PB1
Port C data register 0	PCDR0	8 to 0	PC8DR to PC0DR	PC8 to PC0
Port D data register 0	PDDR0	15 to 0	PD15DR to PD0DR	PD15 to PD0
Port E data register 0	PEDR0	7 to 0	PE7DR to PE0DR	PE7 to PE0
Port F data register 0	PFDR0	7 to 0	PF7DR to PF0DR	PF7 to PF0
Port J data register 0	PJDR0	14 to 0	PJ14DR to PJ0DR	PJ14 to PJ0
Port K data register 0	PKDR0	1, 0	PK1DR, PK0DR	PK1, PK0

Table 31.16 Reserved Bits in I/O Registers

Register Name	Abbreviation	Bit	Description
Port A data Register 0	PADR0	15 to 9, 7 to 1	Reserved
Port B data Register 1	PBDR1	15 to 7	These bits are always read as 0. The
Port B data Register 0	PBDR0	0	write value should always be 0.
Port C data Register 0	PCDR0	15 to 9	_
Port E data Register 0	PEDR0	15 to 8	
Port F data Register 0	PFDR0	15 to 8	_
Port J data Register 0	PJDR0	15	_
Port K data Register 0	PKDR0	15 to 3	-

Table 31.17 Data Registers Read/Write Operation

I/O Register Setting	Pin Function	Read Operation	Write Operation
0	_	Pin state	Can write to data register, but does not affect the pin state.
1	General output	Data register value	[Port A, B, C, D, F, J, and K]
			Value written is output from the pin
			[Port E]
			When PExDR = 0, 0 outputs from the pin.
			When PExDR = 1, the pin is in the high-impedance state.
	Other than general output	Data register value	Can write to data register, but does not affect the pin state.

(1) Port A Data Register 0 (PADR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	PA1 DR	-	-	-	-	-	-	-	PA0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R/W	R	R	R	R	R	R	R	R/W

(2) Port B Data Register 1 (PBDR1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	PB22 DR	PB21 DR	PB20 DR	PB19 DR	PB18 DR	PB17 DR	PB16 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R/W						

(3) Port B Data Register 0 (PBDR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PB15 DR	PB14 DR	PB13 DR	PB12 DR	PB11 DR	PB10 DR	PB9 DR	PB8 DR	PB7 DR	PB6 DR	PB5 DR	PB4 DR	PB3 DR	PB2 DR	PB1 DR	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R

(4) Port C Data Register 0 (PCDR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	PC8 DR	PC7 DR	PC6 DR	PC5 DR	PC4 DR	PC3 DR	PC2 DR	PC1 DR	PC0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W								

(5) Port D Port Registers 0 (PDDR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 DR	PD14 DR	PD13 DR	PD12 DR	PD11 DR	PD10 DR	PD9 DR	PD8 DR	PD7 DR	PD6 DR	PD5 DR	PD4 DR	PD3 DR	PD2 DR	PD1 DR	PD0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/M⋅	R/W	R/M	R/M	R/M	R/W	R/M	R/M	R/M	R/W	R/M						

(6) Port E Data Register 0 (PEDR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PE7 DR	PE6 DR	PE5 DR	PE4 DR	PE3 DR	PE2 DR	PE1 DR	PE0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R/W							

(7) Port F Data Register 0 (PFDR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PF7 DR	PF6 DR	PF5 DR	PF4 DR	PF3 DR	PF2 DR	PF1 DR	PF0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

(8) Port J Data Register 0 (PJDR0: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PJ14 DR	PJ13 DR	PJ12 DR	PJ11 DR	PJ10 DR	PJ9 DR	PJ8 DR	PJ7 DR	PJ6 DR	PJ5 DR	PJ4 DR	PJ3 DR	PJ2 DR	PJ1 DR	PJ0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/M⋅	R	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/W	R/M	R/M	R/W

(9) Port K Data Register 0 (PKDR0: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PK1 DR	PK0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

31.2.4 Port Registers

Port registers are used to read the value of a pin corresponding to each bit. Writing to the port registers is invalid. Table 31.18 shows pins corresponding to each bit. All the bits shown in table 31.19 are reserved.

Table 31.18 Pins corresponding to Each Bit in I/O Registers

Register Name	Abbreviation	Bit	Bit Name	Corresponding Pin
Port A port register 0	PAPR0	1, 0	PA1PR, PA0PR	PA1, PA0
Port B port register 1	PBPR1	6 to 0	PB22PR to PB16PR	PB22 to PB16
Port B port register 0	PBPR0	15 to 1	PB15PR to PB1PR	PB15 to PB1
Port C port register 0	PCPR0	8 to 0	PC8PR to PC0PR	PC8 to PC0
Port D port register 0	PDPR0	15 to 0	PD15PR to PD0PR	PD15 to PD0
Port E port register 0	PEPR0	7 to 0	PE7PR to PE0PR	PE7 to PE0
Port F port register 0	PFPR0	7 to 0	PF7PR to PF0PR	PF7 to PF0
Port G port register 0	PGPR0	3 to 0*1	PG3PR to PG0PR	PG3 to PG0*3
Port H port register 0	PHPR0	7 to 0*2	PH7PR to PH0PR	PH7 to PH0* ⁴
Port J port register 0	PJPR0	14 to 0	PJ14PR to PJ0PR	PJ14 to PJ0
Port K port register 0	PKPR0	1, 0	PK1PR, PK0PR	PK1, PK0

Notes: 1. In the SH726A, bits 3 and 2 are reserved. These bits are always read as 0.

- 2. In the SH726A, bits 7 and 6 are reserved. These bits are always read as 1.
- When the USB2.0 full-speed host/function module function is selected, 0 is always read.
- 4. When the A/D converter function is selected, 1 is always read.

Table 31.19 Reserved Bits in I/O Registers

Register Name	Abbreviation	Bit	Description
Port A port register 0	PAPR0	15 to 2	Reserved
Port B port register 1	PBPR1	15 to 7	These bits are always read as 0. The
Port B port register 0	PBPR0	0	write value should always be 0.
Port C port register 0	PCPR0	15 to 9	-
Port E port register 0	PEPR0	15 to 8	-
Port F port register 0	PFPR0	15 to 8	-
Port G port register 0	PGPR0	15 to 4	_
Port H port register 0	PHPR0	15 to 8	-
Port J port register 0	PJPR0	15	_
Port K port register 0	PKPR0	15 to 3	_

(1) Port A Port Register 0 (PAPR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PA1 PR	PA0 PR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PA1	PA0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(2) Port B Port Register 1 (PBPR1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	PB22 PR	PB21 PR	PB20 PR	PB19 PR	PB18 PR	PB17 PR	PB16 PR
Initial value:	0	0	0	0	0	0	0	0	0	PB22	PB21	PB20	PB19	PB18	PB17	PB16
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(3) Port B Port Register 0 (PBPR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PB15 PR	PB14 PR	PB13 PR	PB12 PR	PB11 PR	PB10 PR	PB9 PR	PB8 PR	PB7 PR	PB6 PR	PB5 PR	PB4 PR	PB3 PR	PB2 PR	PB1 PR	-
Initial value:	PB15	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	0
R/M⋅	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(4) Port C Port Register 0 (PCPR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	PC8 PR	PC7 PR	PC6 PR	PC5 PR	PC4 PR	PC3 PR	PC2 PR	PC1 PR	PC0 PR
Initial value:	0	0	0	0	0	0	0	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(5) Port D Port Registers 0 (PDPR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 PR	PD14 PR	PD13 PR	PD12 PR	PD11 PR	PD10 PR	PD9 PR	PD8 PR	PD7 PR	PD6 PR	PD5 PR	PD4 PR	PD3 PR	PD2 PR	PD1 PR	PD0 PR
Initial value:	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(6) Port E Port Register 0 (PEPR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	PE7 PR	PE6 PR	PE5 PR	PE4 PR	PE3 PR	PE2 PR	PE1 PR	PE0 PR
Initial value:	0	0	0	0	0	0	0	0	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(7) Port F Port Register 0 (PFPR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PF7 PR	PF6 PR	PF5 PR	PF4 PR	PF3 PR	PF2 PR	PF1 PR	PF0 PR
Initial value:	0	0	0	0	0	0	0	0	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(8) Port G Port Register 0 (PGPR0)

Bit:	15	14	13	12	11	10	9	-	7		5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	PG3 PR	PG2 PR	PG1 PR	PG0 PR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	PG3	PG2	PG1	PG0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(9) Port H Port Register 0 (PHPR0)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PH7 PR	PH6 PR	PH5 PR	PH4 PR	PH3 PR	PH2 PR	PH1 PR	PH0 PR
Initial value:	0	0	0	0	0	0	0	0	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(10) Port J Port Register 0 (PJPR0: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PJ14 PR	PJ13 PR	PJ12 PR	PJ11 PR	PJ10 PR	PJ9 PR	PJ8 PR	PJ7 PR	PJ6 PR	PJ5 PR	PJ4 PR	PJ3 PR	PJ2 PR	PJ1 PR	PJ0 PR
Initial value:	0	PJ14	PJ13	PJ12	PJ11	PJ10	PJ9	PJ8	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

(11) Port K Port Register 0 (PKPR0: Available only in SH726B)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PK1 PR	PK0 PR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PK1	PK0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

31.2.5 Serial Sound Interface Noise Canceler Control Register (SNCR)

SNCR is 16-bit readable/writable register that controls the noise canceler in the input route from the LSI pin to a serial sound interface. Each bit can be set only when slave mode is selected for the corresponding channel of the serial sound interface. The bit should be used as it is the initial value when master mode is selected for the corresponding channel of the serial sound interface.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	SSI3 NCE	SSI2 NCE	SSI1 NCE	SSI0 NCE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	SSI3NCE	0	R/W	Serial Sound Interface Channel 3 Noise Canceler Enable
				Enables or disables the noise canceler of SSISCK3, SSIWS3, and SSIDATA3.
				0: Noise canceler is disabled.
				1: Noise canceler is enabled.
2	SSI2NCE	0	R/W	Serial Sound Interface Channel 2 Noise Canceler Enable
				Enables or disables the noise canceler of SSISCK2, SSIWS2, and SSIDATA2.
				0: Noise canceler is disabled.
				1: Noise canceler is enabled.
1	SSI1NCE	0	R/W	Serial Sound Interface Channel 1 Noise Canceler Enable
				Enables or disables the noise canceler of SSISCK1, SSIWS1, and SSIRxD1.
				0: Noise canceler is disabled.
				1: Noise canceler is enabled.

Bit	Bit Name	Initial Value	R/W	Description
0	SSIONCE	0	R/W	Serial Sound Interface Channel 0 Noise Canceler Enable
				Enables or disables the noise canceler of SSISCK0, SSIWS0, and SSIRxD0.
				0: Noise canceler is disabled.
				1: Noise canceler is enabled.

Section 32 Power-Down Modes

This LSI supports sleep mode, software standby mode, deep standby mode, and module standby mode. In power-down modes, functions of CPU, clocks, on-chip memory, or part of on-chip peripheral modules are halted or the power-supply is turned off, through which low power consumption is achieved. These modes are canceled by a reset or interrupt.

32.1 Features

32.1.1 Power-Down Modes

This LSI has the following power-down modes and function:

- 1. Sleep mode
- 2. Software standby mode
- 3. Deep standby mode
- 4. Module standby function

Table 32.1 shows the transition conditions for entering the modes from the program execution state, as well as the CPU and peripheral module states in each mode and the procedures for canceling each mode.

Table 32.1 States of Power-Down Modes

						State*1					
Power- Down Mode	Transition Conditions	Clock Pulse Genera- tor	CPU	CPU Register	High- Speed On-Chip RAM Cash Memory	Large- Capacity On-Chip RAM (for Data Retention)	On-Chip Peripheral Modules	Realtime Clock	Power supply	External Memory	Canceling Procedure
Sleep mode	Execute SLEEP instruction with STBY bit in STBCR1 cleared to 0	Running	Halted	Held	Running	Running	Running	Running* ²	Running	Auto- refresh	Interrupt Manual reset Power-on reset DMA address error
Software standby mode	Execute SLEEP instruction with STBY bit in STBCR1 set to 1 and DEEP bit to 0	Halted	Halted	Held	are	Halted (contents are held *5*7)	Halted	Running* ²	Running	Self- refresh	NMI interrupt IRQ interrupt Power-on reset
Deep standby mode	Execute SLEEP instruction with STBY and DEEP bits in STBCR1 set to 1	Halted	Halted	Halted	Halted (contents are not held)	Halted (contents in on-chip data- retention RAM are held* ³)	Halted	Running* ²	Halted	Self- refresh	NMI interrupt* Power-on reset* Realtime clock alarm interrupt* Change on the pins for canceling**

						State*1						
Power- Down Mode	Transition Conditions	Clock Pulse Genera- tor	CPU	CPU Register	High- Speed On-Chip RAM Cash Memory	Large- Capacity On-Chip RAM (for Data Retention)	On-Chip Peripheral Modules	Realtime Clock	Power supply	External Memory		nceling ocedure
Module	Set the MSTP	Running	Running	Held	Running	Running	Specified	Halted	Running		•	Clear MSTP
standby bits in mode STBCR2 to						module halted			refresh		bit to 0	
	STBCR8 to 1										•	Power-on
												reset (only for
												the user
												debugging
												interface and
												direct memory
												access
												controller)

- Notes: 1. The pin state is retained or set to high impedance. For details, see section 36.1, Pin States.
 - 2. The realtime clock operates when the START bit in the RCR2 register is set to 1. For details, see section 15, Realtime Clock. When deep standby mode is canceled by a power-on reset, the running state cannot be retained. Make the initial setting for the realtime clock again.
 - 3. Setting the bits RRAMKP3 to RRAMKP0 in the RRAMKP register to 1 enables to retain the data in the corresponding area on the on-chip data-retention RAM during the transition to deep standby. When the deep standby is canceled by a power-on reset, the retained contents are initialized.
 - 4. Deep standby mode can be canceled by an interrupt (NMI or realtime clock alarm interrupt), a power-on reset, or change on the pins for canceling (PC8 to PC5, PF7, PF6, PJ13, and PJ11). Even when deep standby mode is canceled by a source other than a reset, power-on reset exception handling is executed instead of interrupt exception handling. PJ13 and PJ11 can be used only in the SH726B.
 - 5. When software standby mode is canceled by a power-on reset, the retained contents are initialized.
 - 6. By setting the RAME bit in SYSCR1 or RAMWE bit in SYSCR2 to disable accesses, contents in the high-speed on-chip RAM can be retained even when software standby mode is canceled by a power-on reset.
 - 7. By setting the VRAME bit in SYSCR3 or VRAMWE bit in SYSCR4 to disable accesses, contents in the large-capacity on-chip RAM (including on-chip data-retention RAM) can be retained even when software standby mode is canceled by a power-on reset.

Page 1634 of 1910

32.2 Register Descriptions

Table 32.2 shows the register configuration.

Table 32.2 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Standby control register 1	STBCR1	R/W	H'00	H'FFFE0014	8
Standby control register 2	STBCR2	R/W	H'00	H'FFFE0018	8
Standby control register 3	STBCR3	R/W	H'7E	H'FFFE0408	8
Standby control register 4	STBCR4	R/W	H'FF	H'FFFE040C	8
Standby control register 5	STBCR5	R/W	H'FF	H'FFFE0410	8
Standby control register 6	STBCR6	R/W	H'FF	H'FFFE0414	8
Standby control register 7	STBCR7	R/W	H'FF	H'FFFE0418	8
Standby control register 8	STBCR8	R/W	H'FF	H'FFFE041C	8
Software reset control register	SWRSTCR	R/W	H'00	H'FFFE0430	8
System control register 1	SYSCR1	R/W	H'FF	H'FFFE0400	8
System control register 2	SYSCR2	R/W	H'FF	H'FFFE0404	8
System control register 3	SYSCR3	R/W	H'FF	H'FFFE0420	8
System control register 4	SYSCR4	R/W	H'FF	H'FFFE0424	8
System control register 5	SYSCR5	R/W	H'00	H'FFFE0428	8
On-chip data-retention RAM area setting register	RRAMKP	R/W	H'00	H'FFFE6800	8
Deep standby control register	DSCTR	R/W	H'00	H'FFFE6802	8
Deep standby cancel source select register	DSSSR	R/W	H'0000	H'FFFE6804	16
Deep standby cancel edge select register	DSESR	R/W	H'0000	H'FFFE6806	16
Deep standby cancel source flag register	DSFR	R/W	H'0000	H'FFFE6808	16
XTAL crystal oscillator gain control register	XTALCTR	R/W	H'00	H'FFFE6810	8

32.2.1 Standby Control Register 1 (STBCR1)

STBCR1 is an 8-bit readable/writable register that specifies the state of the power-down mode.

Note: When writing to this register, see section 32.4, Usage Notes.

Bit:	7	6	5	4	3	2	1	0
	STBY	DEEP	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R	R	R


Bit	Bit Name	Initial Value	R/W	Description
7	STBY	0	R/W	Software Standby, Deep Standby
6	DEEP	0	R/W	Specifies transition to software standby mode or deep standby mode.
				0x: Executing SLEEP instruction puts chip into sleep mode.
				 Executing SLEEP instruction puts chip into software standby mode.
				11: Executing SLEEP instruction puts chip into deep standby mode.
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

[Legend]

x: Don't care

32.2.2 Standby Control Register 2 (STBCR2)

STBCR2 is an 8-bit readable/writable register that controls the operation of each module.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	MSTP10	0	R/W	Module Stop 10
				When the MSTP10 bit is set to 1, the clock supply to the user debugging interface is halted.
				0: The user debugging interface runs.
				1: Clock supply to the user debugging interface halted.
6	MSTP9	0	R/W	Module Stop 9
				When the MSTP9 bit is set to 1, the clock supply to the user break controller is halted.
				0: The user break controller runs.
				1: Clock supply to the user block controller halted.
5	MSTP8	0	R/W	Module Stop 8
				When the MSTP8 bit is set to 1, the clock supply to the direct memory access controller is halted.
				0: The direct memory access controller runs.
				 Clock supply to the direct memory access controller halted.

		Initial		
Bit	Bit Name	Value	R/W	Description
4	MSTP7	0	R/W	Module Stop 7
				When the MSTP7 bit is set to 1, the clock supply to the FPU is halted. After setting the MSTP7 bit to 1, the MSTP7 bit cannot be cleared by writing 0. This means that, after the clock supply to the FPU is halted by setting the MSTP7 bit to 1, the supply cannot be restarted by clearing the MSTP7 bit to 0.
				To restart the clock supply to the FPU after it was halted, reset the LSI by a power-on reset.
				0: The FPU runs.
				1: Clock supply to the FPU is halted.
3 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

32.2.3 Standby Control Register 3 (STBCR3)

STBCR3 is an 8-bit readable/writable register that controls the operation of each module.

Bit:	7	6	5	4	3	2	1	0
	HIZ	MSTP 36	MSTP 35	MSTP 34	MSTP 33	MSTP 32	-	MSTP 30
Initial value:	0	1	1	1	1	1	1	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	HIZ	0	R/W	Port High Impedance
				Selects whether the state of specific output pin is retained or high impedance in software standby mode or deep standby mode. As to which pins are controlled, see section 36.1, Pin States.
				This bit must not be set while the TME bit in WTSCR of the watchdog timer is 1. To set the output pin to high-impedance, set the HIZ bit to 1 only while the TME bit is 0.
				0: The pin state is retained in software standby mode or deep standby mode.
				 The pin is set to high-impedance in software standby mode or deep standby mode.
6	MSTP36	1	R/W	Module Stop 36
				When the MSTP36 bit is set to 1, the clock supply to the IEBus $^{\text{TM}}$ controller is halted.
				0: The IEBus [™] controller runs.
				1: Clock supply to the IEBus [™] controller is halted.
5	MSTP35	1	R/W	Module Stop 35
				When the MSTP35 bit is set to 1, the clock supply to the multi-function timer pulse unit 2 is halted.
				0: The multi-function timer pulse unit 2 runs.
				1: Clock supply to the multi-function timer pulse unit 2 is halted.

		Initial					
Bit	Bit Name	Value	R/W	Description			
4	MSTP34	1	R/W	Module Stop 34			
				When the MSTP34 bit is set to 1, the clock supply to the SD host interface 0 is halted.			
				0: The SD host interface 0 runs.			
				1: Clock supply to the SD host interface 0 is halted.			
3	MSTP33	1	R/W	Module Stop 33			
				When the MSTP33 bit is set to 1, the clock supply to the SD host interface 1 is halted.			
				0: The SD host interface 1 runs.			
				1: Clock supply to the SD host interface 1 is halted.			
2	MSTP32	1	R/W	Module Stop 32			
				When the MSTP32 bit is set to 1, the clock supply to the AD converter is halted.			
				0: The AD converter runs.			
				1: Clock supply to the AD converter is halted.			
1	_	1	R	Reserved			
				This bit is always read as 1. The write value should always be 1.			
0	MSTP30	0	R/W	Module Stop 30			
				When the MSTP30 bit is set to 1, the clock supply to the realtime clock is halted.			
				0: The realtime clock runs.			
				1: Clock supply to the realtime clock is halted.			
				Note: When the realtime clock is halted, set the bits in registers shown below.			
				 Set bit RTCEN in the control register 2 (RCR2) to 0. 			
				 Set bits RCKSEL[1:0] in the control register 5 (RCR5) to 0. 			
				After the settings above, set bit MSTP30 to 1.			

32.2.4 Standby Control Register 4 (STBCR4)

STBCR4 is an 8-bit readable/writable register that controls the operation of each module.


Bit:	7	6	5	4	3	2	1	0
	MSTP 47	MSTP 46	MSTP 45	MSTP 44	MSTP 43	-	-	-
Initial value:	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	MSTP47	1	R/W	Module Stop 47
				When the MSTP47 bit is set to 1, the clock supply to channel 0 of the serial communication unit with FIFO is halted.
				0: Channel 0 of the serial communication unit with FIFO runs.
				 Clock supply to channel 0 of the serial communication unit with FIFO is halted.
6	MSTP46	1	R/W	Module Stop 46
				When the MSTP46 bit is set to 1, the clock supply to channel 1 of the serial communication unit with FIFO is halted.
				0: Channel 1 of the serial communication unit with FIFO runs.
				 Clock supply to channel 1 of the serial communication unit with FIFO is halted.
5	MSTP45	1	R/W	Module Stop 45
				When the MSTP45 bit is set to 1, the clock supply to channel 2 of the serial communication unit with FIFO is halted.
				0: Channel 2 of the serial communication unit with FIFO runs.
				Clock supply to channel 2 of the serial communication unit with FIFO is halted.

D:4	Bit Name	Initial Value	DAV	December
Bit	Dit Name	value	R/W	Description
4	MSTP44	1	R/W	Module Stop 44
				When the MSTP44 bit is set to 1, the clock supply to channel 3 of the serial communication unit with FIFO is halted.
				0: Channel 3 of the serial communication unit with FIFO runs.
				 Clock supply to channel 3 of the serial communication unit with FIFO is halted.
3	MSTP43	1	R/W	Module Stop 43
				When the MSTP43 bit is set to 1, the clock supply to channel 4 of the serial communication unit with FIFO is halted.
				0: Channel 4 of the serial communication unit with FIFO runs.
				 Clock supply to channel 4 of the serial communication unit with FIFO is halted.
2 to 0	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.

32.2.5 Standby Control Register 5 (STBCR5)

STBCR5 is an 8-bit readable/writable register that controls the operation of each module.




Bit	Bit Name	Initial Value	R/W	Description
7	MSTP57	1	R/W	Module Stop 57
				When the MSTP57 bit is set to 1, the clock supply to channel 0 of the I ² C bus interface 3 is halted.
				0: Channel 0 of the I ² C bus interface 3 runs.
				1: Clock supply to channel 0 of the I ² C bus interface 3 is halted.
6	MSTP56	1	R/W	Module Stop 56
				When the MSTP56 bit is set to 1, the clock supply to channel 1 of the I^2C bus interface 3 is halted.
				0: Channel 1 of the I2C bus interface 3 runs.
				1: Clock supply to channel 1 of the I ² C bus interface 3 is halted.
5	MSTP55	1	R/W	Module Stop 55
				When the MSTP55 bit is set to 1, the clock supply to channel 2 of the I^2C bus interface 3 is halted.
				0: Channel 2 of the I2C bus interface 3 runs.
				1: Clock supply to channel 2 of the I ² C bus interface 3 is halted.
4	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

Bit	Bit Name	Initial Value	R/W	Description
3	MSTP53	1	R/W	Module Stop 53
				When the MSTP53 bit is set to 1, the clock supply to channel 0 of the controller area network is halted.
				0: Channel 0 of the controller area network runs.
				 Clock supply to channel 0 of the controller area network is halted.
2	MSTP52	1	R/W	Module Stop 52
				When the MSTP52 bit is set to 1, the clock supply to channel 1 of the controller area network is halted.
				0: Channel 1 of the controller area network runs.
				 Clock supply to channel 1 of the controller area network is halted.
1	MSTP51	1	1 R/W	Module Stop 51
				When the MSTP51 bit is set to 1, the clock supply to channel 0 of the Renesas serial peripheral interface is halted.
				 Channel 0 of the Renesas serial peripheral interface runs.
				 Clock supply to channel 0 of the Renesas serial peripheral interface is halted.
0	MSTP50	1	R/W	Module Stop 50
				When the MSTP50 bit is set to 1, the clock supply to channel 1 of the Renesas serial peripheral interface is halted.
				 Channel 1 of the Renesas serial peripheral interface runs.
				Clock supply to channel 1 of the Renesas serial peripheral interface is halted.

Sep 18, 2015

32.2.6 **Standby Control Register 6 (STBCR6)**

STBCR6 is an 8-bit readable/writable register that controls the operation of each module.



Bit	Bit Name	Initial Value	R/W	Description
7	MSTP67	1	R/W	Module Stop 67
				When the MSTP67 bit is set to 1, the clock supply to channel 0 of the serial sound interface is halted.
				0: Channel 0 of the serial sound interface runs.
				 Clock supply to channel 0 of the serial sound interface is halted.
6	MSTP66	1	R/W	Module Stop 66
				When the MSTP66 bit is set to 1, the clock supply to channel 1 of the serial sound interface is halted.
				0: Channel 1 of the serial sound interface runs.
				 Clock supply to channel 1 of the serial sound interface is halted.
5	MSTP65	1	R/W	Module Stop 65
				When the MSTP65 bit is set to 1, the clock supply to channel 2 of the serial sound interface is halted.
				0: Channel 2 of the serial sound interface runs.
				 Clock supply to channel 2 of the serial sound interface is halted.
4	MSTP64	1	R/W	Module Stop 64
				When the MSTP64 bit is set to 1, the clock supply to channel 3 of the serial sound interface is halted.
				0: Channel 3 of the serial sound interface runs.
				Clock supply to channel 3 of the serial sound interface is halted.

Bit	Bit Name	Initial Value	R/W	Description
3	MSTP63	1	R/W	Module Stop 63
				When the MSTP63 bit is set to 1, the clock supply to the CD-ROM decoder is halted.
				0: The CD-ROM decoder runs.
				1: Clock supply to the CD-ROM decoder is halted.
2	MSTP62	1	R/W	Module Stop 62
				When the MSTP62 bit is set to 1, the clock supply to channel 0 of the sampling rate converter is halted.
				0: Channel 0 of the sampling rate converter runs.
				 Clock supply to channel 0 of the sampling rate converter is halted.
1	MSTP61	1	R/W	Module Stop 61
				When the MSTP61 bit is set to 1, the clock supply to channel 1 of the sampling rate converter is halted.
				0: Channel 1 of the sampling rate converter runs.
				 Clock supply to channel 1 of the sampling rate converter C is halted.
0	MSTP60	1	R/W	Module Stop 60
				When the MSTP60 bit is set to 1, the clock supply to the USB 2.0 host/function module is halted.
				0: The USB 2.0 host/function module runs.
				1: Clock supply to the USB 2.0 host/function module is halted.

32.2.7 Standby Control Register 7 (STBCR7)

STBCR7 is an 8-bit readable/writable register that controls the operation of each module.

Bit:	7	6	5	4	3	2	1	0
	MSTP 77	MSTP 76	-	-	-	MSTP 72	-	MSTP 70
Initial value:	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R	R	R	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	MSTP77	1	R/W	Module Stop 77
				When the MSTP77 bit is set to 1, the clock supply to the serial I/O with FIFO is halted.
				0: The serial I/O with FIFO runs.
				1: Clock supply to the serial I/O with FIFO is halted.
6	MSTP76	1	R/W	Module Stop 76
				When the MSTP76 bit is set to 1, the clock supply to the Renesas SPDIF interface is halted.
				0: The Renesas SPDIF interface runs.
				 Clock supply to the Renesas SPDIF interface is halted.
5 to 3	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.

Bit	Bit Name	Initial Value	R/W	Description
2	MSTP72	1	R/W	Module Stop 72
				When the MSTP72 bit is set to 1, the clock supply to the compare match timer is halted.
				0: The compare match timer runs.
				1: Clock supply to the compare match timer is halted.
1	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
0	MSTP70	1	R/W	Module Stop 70
				When the MSTP70 bit is set to 1, the clock supply to the sampling rate converter channel 2 is halted.
				0: The sampling rate converter channel 2 runs.
				Clock supply to the sampling rate converter channel 2 is halted.

32.2.8 Standby Control Register 8 (STBCR8)

STBCR8 is an 8-bit readable/writable register that controls the operation of each module.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	-	-	MSTP 82	MSTP 81	MSTP 80
Initial value:	1	1	1	1	1	1	1	1
R/W:	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
2	MSTP82	1	R/W	Module Stop 82
				When the MSTP82 bit is set to 1, the clock supply to the Renesas serial peripheral interface channel 2 is halted.
				0: The Renesas serial peripheral interface channel 2 runs.
				 Clock supply to the Renesas serial peripheral interface channel 2 is halted.
1	MSTP81	1	R/W	Module Stop 81
				When the MSTP81 bit is set to 1, the clock supply to the l^2C bus interface 3 channel 3 is halted.
				0: The I ² C bus interface 3 channel 3 runs.
				1: Clock supply to the I ² C bus interface 3 channel 3 is halted.
0	MSTP80	1	R/W	Module Stop 80
				When the MSTP80 bit is set to 1, the clock supply to the SPI multi I/O bus controller is halted.
				0: The SPI multi I/O bus controller runs.
				Clock supply to the SPI multi I/O bus controller is halted.

32.2.9 Software Reset Control Register (SWRSTCR)

SWRSTCR is an 8-bit readable/writable register that controls a software reset for the serial sound interface and IEBus^{TM} controller and the operation of the crystal resonator for audio.

Bit:	7	6	5	4	3	2	1	0
[AXT ALE	-	-	IEB SRST	SSIF3 SRST	SSIF2 SRST	SSIF1 SRST	SSIF0 SRST
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
				Description
7	AXTALE	0	R/W	AUDIO_X1 Clock Control
				Controls the function of AUDIO_X1 pin.
				Runs the on-chip crystal oscillator/enables the external clock input.
				Halts the on-chip crystal oscillator/disables the external clock input.
6, 5	_	All 0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
4	IEBSRST	0	R/W	IEBus [™] Controller Software Reset
				Controls the IEBus [™] controller reset with software.
				0: The IEBus [™] controller reset is canceled.
				1: The IEBus [™] controller is reset.
3	SSIF3SRST	0	R/W	Serial Sound Interface Channel 3 Software Reset
				Controls the serial sound interface channel 3 reset with software.
				0: The serial sound interface channel 3 reset is canceled.
				1: The serial sound interface channel 3 is reset.

Bit	Bit Name	Initial Value	R/W	Description
2	SSIF2SRST	0	R/W	Serial Sound Interface Channel 2 Software Reset
				Controls the serial sound interface channel 2 reset with software.
				The serial sound interface channel 2 reset is canceled.
				1: The serial sound interface channel 2 is reset.
1	SSIF1SRST	0	R/W	Serial Sound Interface Channel 1 Software Reset
				Controls the serial sound interface channel 1 reset with software.
				The serial sound interface channel 1 reset is canceled.
				1: The serial sound interface channel 1 is reset.
0	SSIF0SRST	0	R/W	Serial Sound Interface Channel 0 Software Reset
				Controls the serial sound interface channel 0 reset with software.
				0: The serial sound interface channel 0 reset is canceled.
				1: The serial sound interface channel 0 is reset.

32.2.10 System Control Register 1 (SYSCR1)

SYSCR1 is an 8-bit readable/writable register that enables or disables access (read and write) to a specified page in the high-speed on-chip RAM.

When an RAMEn (n = 0 to 3) bit is set to 1, access to page n is enabled. When an RAMEn bit is cleared to 0, page n cannot be accessed. In this case, an undefined value is returned when reading data or fetching an instruction from page n, and writing to page n is ignored. The initial value of an RAMEn bit is 1.

Note that when clearing the RAMEn bit to 0, be sure to execute an instruction to read from or write to the same arbitrary address in each page before setting the RAMEn bit. If such an instruction is not executed, the data last written to page n may not be written to the high-speed onchip RAM.

SYSCR1 should be set with a program located in an area other than the high-speed on-chip RAM. Furthermore, an instruction to read SYSCR1 should be located immediately after the instruction to write to SYSCR1. If not, normal access is not guaranteed.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	RAME3	RAME2	RAME1	RAME0
Initial value:	1	1	1	1	1	1	1	1
R/W·	R	R	R	R	R/M	R/W	R/M	R/M

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	RAME3	1	R/W	RAM Enable 3 (corresponding area: page 3* in high-speed on-chip RAM)
				0: Access to page 3 is disabled.
				1: Access to page 3 is enabled.
2	RAME2	1	R/W	RAM Enable 2 (corresponding area: page 2* in high- speed on-chip RAM)
				0: Access to page 2 is disabled.
				1: Access to page 2 is enabled.

Bit	Bit Name	Initial Value	R/W	Description
1	RAME1	1	R/W	RAM Enable 1 (corresponding area: page 1* in high-speed on-chip RAM)
				0: Access to page 1 is disabled.
				1: Access to page 1 is enabled.
0	RAME0	1	R/W	RAM Enable 0 (corresponding area: page 0* in high- speed on-chip RAM)
				0: Access to page 0 is disabled.
				1: Access to page 0 is enabled.

Note: * For addresses in each page, see section 30, On-Chip RAM.

32.2.11 System Control Register 2 (SYSCR2)

SYSCR2 is an 8-bit readable/writable register that enables or disables writing to a specified page in the high-speed on-chip RAM.

When an RAMEn (n = 0 to 3) bit is set to 1, writing to page n is enabled. When an RAMEn bit is cleared to 0, writing to page n is ignored. The initial value of an RAMEn bit is 1.

Note that when clearing the RAMWEn bit to 0, be sure to execute an instruction to read from or write to the same arbitrary address in each page before setting the RAMWEn bit. If such an instruction is not executed, the data last written to page n may not be written to the high-speed on-chip RAM.

SYSCR2 should be set with a program located in an area other than the high-speed on-chip RAM. Furthermore, an instruction to read SYSCR2 should be located immediately after the instruction to write to SYSCR2. If not, normal access is not guaranteed.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	-	RAM WE3	RAM WE2	RAM WE1	RAM WE0
Initial value:	1	1	1	1	1	1	1	1
R/W·	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	RAMWE3	1	R/W	RAM Write Enable 3 (corresponding area: page 3* in high-speed on-chip RAM)
				0: Writing to page 3 is disabled.
				1 Writing to page 3 is enabled.
2	RAMWE2	1	R/W	RAM Write Enable 2 (corresponding area: page 2* in high-speed on-chip RAM)
				0: Writing to page 2 is disabled.
				1: Writing to page 2 is enabled.

		Initial		
Bit	Bit Name	Value	R/W	Description
1	RAMWE1	1	R/W	RAM Write Enable 1 (corresponding area: page 1* in high-speed on-chip RAM)
				0: Writing to page 1 is disabled.
				1: Writing to page 1 is enabled.
0	RAMWE0	1	R/W	RAM Write Enable 0 (corresponding area: page 0* in high-speed on-chip RAM)
				0: Writing to page 0 is disabled.
				1: Writing to page 0 is enabled.

Note: * For addresses in each page, see section 30, On-Chip RAM.

32.2.12 System Control Register 3 (SYSCR3)

SYSCR3 is an 8-bit readable/writable register that enables or disables access (read and write) to a specified page in the large-capacity on-chip RAM.

When a VRAMEn (n = 0 to 4) bit is set to 1, access to page n is enabled. When a VRAMEn bit is cleared to 0, page n cannot be accessed. In this case, an undefined value is returned when reading data or fetching an instruction from page n, and writing to page n is ignored. The initial value of a VRAMEn bit is 1.

SYSCR3 should be set with a program located in an area other than the large-capacity on-chip RAM. Furthermore, an instruction to read SYSCR3 should be located immediately after the instruction to write to SYSCR3. If not, normal access is not guaranteed.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	VRA ME4	VRA ME3	VRA ME2	VRA ME1	VRA ME0
Initial value:	1	1	1	1	1	1	1	1
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
4	VRAME4	1	R/W	RAM Enable 4 (corresponding area: page 4* in large-capacity on-chip RAM)
				0: Access to page 4 is disabled.
				1: Access to page 4 is enabled.
3	VRAME3	1	R/W	RAM Enable 3 (corresponding area: page 3* in large-capacity on-chip RAM)
				0: Access to page 3 is disabled.
				1: Access to page 3 is enabled.

Bit	Bit Name	Initial Value	R/W	Description	
2	VRAME2	1	R/W	RAM Enable 2 (corresponding area: page 2* in larg capacity on-chip RAM	
				0: Access to page 2 is disabled.	
				1: Access to page 2 is enabled.	
1	VRAME1	1	R/W	RAM Enable 1 (corresponding area: page 1* in large-capacity on-chip RAM	
				0: Access to page 1 is disabled.	
				1: Access to page 1 is enabled.	
0	VRAME0	1	R/W	RAM Enable 0 (corresponding area: page 0* in large-capacity on-chip RAM)	
				0: Access to page 0 is disabled.	
				1: Access to page 0 is enabled.	

Note: * For addresses in each page, see section 30, On-Chip RAM.

32.2.13 System Control Register 4 (SYSCR4)

SYSCR4 is an 8-bit readable/writable register that enables or disables writing to a specified page in the large-capacity on-chip RAM.

When a VRAMWEn (n = 0 to 4) bit is set to 1, writing to page n is enabled. When a VRAMWEn bit is cleared to 0, writing to page n is ignored. The initial value of a VRAMWEn bit is 1.

SYSCR4 should be set with a program located in an area other than the large-capacity on-chip RAM. Furthermore, an instruction to read SYSCR4 should be located immediately after the instruction to write to SYSCR4. If not, normal access is not guaranteed.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	VRAM WE4	VRAM WE3	VRAM WE2	VRAM WE1	VRAM WE0
Initial value:	1	1	1	1	1	1	1	1
R/M⋅	R	R	R	D/M	R/M	RΛΜ	D/W	P/M

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
4	VRAMWE4	1	R/W	RAM Write Enable 4 (corresponding area: page 4* in large-capacity on-chip RAM)
				0: Writing to page 4 is disabled.
				1: Writing to page 4 is enabled.
3	VRAMWE3	1	R/W	RAM Write Enable 3 (corresponding area: page 3* in large-capacity on-chip RAM)
				0: Writing to page 3 is disabled.
				1: Writing to page 3 is enabled.

Bit	Bit Name	Initial Value	R/W	Description
2	VRAMWE2	1	R/W	RAM Write Enable 2 (corresponding area: page 2* in large-capacity on-chip RAM
				0: Writing to page 2 is disabled.
				1: Writing to page 2 is enabled.
1	VRAMWE1	1	R/W	RAM Write Enable 1 (corresponding area: page 1* in large-capacity on-chip RAM
				0: Writing to page 1 is disabled.
				1: Writing to page 1 is enabled.
0	VRAMWE0	1	R/W	RAM Write Enable 0 (corresponding area: page 0* in large-capacity on-chip RAM)
				0: Writing to page 0 is disabled.
				1: Writing to page 0 is enabled.

Note: * For addresses in each page, see section 30, On-Chip RAM.

32.2.14 System Control Register 5 (SYSCR5)

SYSCR5 is an 8-bit readable/writable register that enables or disables writing to a specified page in the on-chip data-retention RAM.

When a RRAMWEn (n = 0 to 3) bit in SYSCR5 is set to 1, writing to page n is enabled. When a RRAMWEn bit is cleared to 0, writing to page n is ignored. The initial value of a RRAMWEn bit is 0.

SYSCR5 should be set with a program located in an area other than the on-chip data-retention RAM.

Note: When writing to this register, see section 32.4, Usage Notes.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	-	RRAM WE3	RRAM WE2	RRAM WE1	RRAM WE0
Initial value:	0	0	0	0	0	0	0	0
R/M⋅	R	R	R	R	R/M	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
	Dit Name			
7 to 4		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	RRAMWE3	0	R/W	RAM Write Enable 3 (corresponding area: page 3*2 in on-chip data-retention RAM)
				0: Writing to page 3 is disabled.
				1: Writing to page 3 is enabled.
2	RRAMWE2	0	R/W	RAM Write Enable 2 (corresponding area: page 2*2 in on-chip data-retention RAM
				0: Writing to page 2 is disabled.
				1: Writing to page 2 is enabled.
1	RRAMWE1	0	R/W	RAM Write Enable 1 (corresponding area: page 1*2 in on-chip data-retention RAM
				0: Writing to page 1 is disabled.
				1: Writing to page 1 is enabled.

Bit	Bit Name	Initial Value	R/W	Description
0	RRAMWE0	0	R/W	RAM Write Enable 0 (corresponding area: page 0*2 in on-chip data-retention RAM)
				0: Writing to page 0 is disabled.
				1: Writing to page 0 is enabled.

Notes: 1. For addresses in each page, see section 30, On-Chip RAM.

2. When the VRAME0 bit in SYSCR3 is cleared to 0 (access to page 0 in large-capacity on-chip RAM is invalid), the on-chip data-retention RAM cannot be accessed (read and written), regardless of the setting of this bit.
When the VRAMWE0 bit in SYSCR4 is cleared to 0 (writing to page 0 in large-capacity on-chip RAM is invalid), the on-chip data-retention RAM cannot be written, regardless of the setting of this bit.

32.2.15 On-Chip Data-Retention RAM Area Setting Register (RRAMKP)

RRAMKP is an 8-bit readable/writable register that selects whether the contents of the corresponding area of the on-chip data-retention RAM are retained or not in deep standby mode.

When the RRAMKP3 to RRAMKP0 bits are set to 1, the contents of the corresponding area of the on-chip data-retention RAM are retained in deep standby mode. When these bits are cleared to 0, the contents of the corresponding area of the on-chip data-retention RAM are not retained in deep standby mode.

Note: When writing to this register, see section 32.4, Usage Notes.

Bit:	7	6	5	4	3	2	1	0
[-	-	-	-	RRAM KP3	RRAM KP2	RRAM KP1	RRAM KP0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	RRAMKP3	0	R/W	On-Chip Data-Retention RAM Storage Area 3 (corresponding area: page 3* in on-chip data-retention RAM)
				The contents of the on-chip data-retention RAM are not retained in deep standby mode.
				The contents of the on-chip data-retention RAM are retained in deep standby mode.
2	RRAMKP2	0	R/W	On-Chip Data-Retention RAM Storage Area 2 (corresponding area: page 2* in on-chip data-retention RAM)
				The contents of the on-chip data-retention RAM are not retained in deep standby mode.
				The contents of the on-chip data-retention RAM are retained in deep standby mode.

Bit	Bit Name	Initial Value	R/W	Description
1	RRAMKP1	0	R/W	On-Chip Data-Retention RAM Storage Area 1 (corresponding area: page 1* in on-chip data-retention RAM)
				0: The contents of the on-chip data-retention RAM are not retained in deep standby mode.
				The contents of the on-chip data-retention RAM are retained in deep standby mode.
0	RRAMKP0	0	R/W	On-Chip Data-Retention RAM Storage Area 0 (corresponding area: page 0* in on-chip data-retention RAM)
				The contents of the on-chip data-retention RAM are not retained in deep standby mode.
				The contents of the on-chip data-retention RAM are retained in deep standby mode.

Note: * For addresses in each page, see section 30, On-Chip RAM.

Deep Standby Control Register (DSCTR)

DSCTR is an 8-bit readable/writable register that selects whether the states of the external memory control pins are retained or not when returning from deep standby mode and specifies the method to start the LSI.

When writing to this register, see section 32.4, Usage Notes.

Bit:	7	6	5	4	3	2	1	0
	EBUS KEEPE	RAM BOOT	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	EBUSKEEPE	0	R/W	Retention of External Memory Control Pin State
				0: The state of the external memory control pins is not retained when returning from deep standby mode.
				1: The state of the external memory control pins is retained when returning from deep standby mode.
6	RAMBOOT	0	R/W	Selection of Method after Returning from Deep Standby Mode
				Selects an activation method after returning from deep standby mode.
				Activated according to the boot mode specified for a reset.
				 The program is read from the on-chip data- retention RAM.
				Program counter (PC): H'1C000000
				Stack pointer (SP): H'1C000004
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

32.2.17 Deep Standby Cancel Source Select Register (DSSSR)

DSSSR is a 16-bit readable/writable register that consists of the bits for selecting a source to cancel deep standby mode. The realtime clock alarm interrupt or change on the pins for canceling (PC8 to PC5, PF7, PF6, PJ13, and PJ11) can be selected as a cancel source. The pins for canceling can be used for canceling deep standby, regardless of pin function settings in the general I/O port.

Note: When writing to this register, see section 32.4, Usage Notes.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	PF7	PF6	NMI	-	RTCAR	PC8	PC7	PC6	PC5	PJ13	PJ11
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	PF7	0	R/W	Cancel by Change on PF7
				Deep standby mode is not canceled by change on the PF7 pin.
				1: Deep standby mode is canceled by change on the PF7 pin.
9	PF6	0	R/W	Cancel by Change on PF6
				Deep standby mode is not canceled by change on the PF6 pin.
				1: Deep standby mode is canceled by change on the PF6 pin.
8	NMI	0	R/W	Cancel by Change on NMI
				Deep standby mode is not canceled by change on the NMI pin.
				Deep standby mode is canceled by change on the NMI pin.
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

	Bit Name	Value	R/W	Description
6	RTCAR	0	R/W	Cancel by Realtime Clock Alarm Interrupt
				Deep standby mode is not canceled by a realtime clock alarm interrupt.
				1: Deep standby mode is canceled by a realtime clock alarm interrupt.
5	PC8	0	R/W	Cancel by Change on PC8
				0: Deep standby mode is not canceled by change on the PC8 pin.
				1: Deep standby mode is canceled by change on the PC8 pin.
4	PC7	0	R/W	Cancel by Change on PC7
				0: Deep standby mode is not canceled by change on the PC7 pin.
				1: Deep standby mode is canceled by change on the PC7 pin.
3	PC6	0	R/W	Cancel by Change on PC6
				0: Deep standby mode is not canceled by change on the PC6 pin.
				1: Deep standby mode is canceled by change on the PC6 pin.
2	PC5	0	R/W	Cancel by Change on PC5
				0: Deep standby mode is not canceled by change on the PC5 pin.
				1: Deep standby mode is canceled by change on the PC5 pin.
1	PJ13	0	R/W	Cancel by Change on PJ13
				0: Deep standby mode is not canceled by change on the PJ13 pin.
				1: Deep standby mode is canceled by change on the PJ13 pin.
·				Note: This bit can be used only in the SH726B.

Bit	Bit Name	Initial Value	R/W	Description
0	PJ11	0	R/W	Cancel by Change on PJ11
				Deep standby mode is not canceled by change on the PJ11 pin.
				1: Deep standby mode is canceled by change on the PJ11 pin.
				Note: This bit can be used only in the SH726B.

Deep Standby Cancel Edge Select Register (DSESR)

DSESR is a 16-bit readable/writable register that consists of the bits for selecting an edge to be detected for the pin specified as a deep standby cancel source with DSSSR. This register setting is always valid for canceling deep standby, regardless of the interrupt controller setting.

Note: When writing to this register, see section 32.4, Usage Notes.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	PF7E	PF6E	NMIE	-	1	PC8E	PC7E	PC6E	PC5E	PJ13E	PJ11E
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	PF7E	0	R/W	PF7 Edge Detection
				0: Falling edge of PF7 is detected.
				1: Rising edge of PF7 is detected.
9	PF6E	0	R/W	PF6 Edge Detection
				0: Falling edge of PF6 is detected.
				1: Rising edge of PF6 is detected.
8	NMIE	0	R/W	NMI Edge Detection
				0: Falling edge of NMI is detected.
				1: Rising edge of NMI is detected.
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5	PC8E	0	R/W	PC8 Edge Detection
				0: Falling edge of PC8 is detected.
				1: Rising edge of PC8 is detected.
4	PC7E	0	R/W	PC7 Edge Detection
				0: Falling edge of PC7 is detected.
				1: Rising edge of PC7 is detected.

Bit	Bit Name	Initial Value	R/W	Description
3	PC6E	0	R/W	PC6 Edge Detection
				0: Falling edge of PC6 is detected.
				1: Rising edge of PC6 is detected.
2	PC5E	0	R/W	PC5 Edge Detection
				0: Falling edge of PC5 is detected.
				1: Rising edge of PC5 is detected.
1	PJ13E	0	R/W	PJ13 Edge Detection
				0: Falling edge of PJ13 is detected.
				1: Rising edge of PJ13 is detected.
				Note: This bit can be used only in the SH726B.
0	PJ11E	0	R/W	PJ11 Edge Detection
				0: Falling edge of PJ11 is detected.
				1: Rising edge of PJ11 is detected.
				Note: This bit can be used only in the SH726B.

32.2.19 Deep Standby Cancel Source Flag Register (DSFR)

DSFR is a 16-bit readable/writable register composed of two types of bits. One is the flag that confirms which source canceled deep standby mode. The other is the bit that releases the state of pins after canceling deep standby mode. When deep standby mode is canceled by an interrupt (NMI, realtime clock alarm interrupt, or change on the pins for canceling) and changes on the pins for canceling, this register retains the previous data although power-on reset exception handling is executed. When deep standby mode is canceled by a power-on reset, this register is initialized to H'0000.

All flags must be cleared immediately before transition to deep standby mode.

Note: When writing to this register, see section 32.4, Usage Notes.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[IO KEEP	-	-	-	-	PF7F	PF6F	NMIF	-	RTC ARF	PC8F	PC7F	PC6F	PC5F	PJ13F	PJ11F
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/(W)*	R	R	R	R	R/(W)*	R/(W)*	R/(W)*	R	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only 0 can be written after reading 1 to clear the flag.

Bit	Bit Name	Initial Value	R/W	Description
15	IOKEEP	0	R/(W)*	Release of Pin State Retention
				Releases the retention of the pin state after canceling deep standby mode
				0: Pin state not retained
				[Clearing condition]
				Writing 0 after reading 1
				1: Pin state retained
				[Setting condition]
				When deep standby mode is entered
14 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	PF7F	0	R/(W)*	PF7 Flag
				0: No change on the PF7 pin
				1: Change on the PF7 pin

Bit	Bit Name	Initial Value	R/W	Description
9	PF6F	0	R/(W)*	PF6 Flag
				0: No change on the PF6 pin
				1: Change on the PF6 pin
8	NMIF	0	R/(W)*	NMI Flag
				0: No interrupt on NMI pin
				1: Interrupt on NMI pin
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	RTCARF	0	R/(W)*	RTCAR Flag
				0: No realtime clock alarm interrupt generated
				1: Realtime clock alarm Interrupt generated
5	PC8F	0	R/(W)*	PC8 Flag
				0: No change on the PC8 pin
				1: Change on the PC8 pin
4	PC7F	0	R/(W)*	PC7 Flag
				0: No change on the PC7 pin
				1: Change on the PC7 pin
3	PC6F	0	R/(W)*	PC6 Flag
				0: No change on the PC6 pin
				1: Change on the PC6 pin
2	PC5F	0	R/(W)*	PC5 Flag
				0: No change on the PC5 pin
				1: Change on the PC5 pin
1	PJ13F	0	R/(W)*	PJ13 Flag
				0: No change on the PJ13 pin
				1: Change on the PJ13 pin
				Note: This bit can be used only in the SH726B.

Bit	Bit Name	Initial Value	R/W	Description
0	PJ11F	0	R/(W)*	PJ11 Flag
				0: No change on the PJ11 pin
				1: Change on the PJ11 pin
				Note: This bit can be used only in the SH726B.

Note: * Only 0 can be written after reading 1 to clear the flag.

32.2.20 XTAL Crystal Oscillator Gain Control Register (XTALCTR)

XTALCTR is an 8-bit readable/writable register that controls the gain of the crystal oscillator for XTAL and realtime clock.

If the realtime clock uses the EXTAL input, the GAIN0 bit retains the previous value when software standby mode or deep standby mode is canceled by a source other than a power-on reset. If the realtime clock does not use the EXTAL input, this bit is initialized to 0 when software standby or deep standby mode is entered.

If the realtime clock uses the RTC_X1 input, the GAIN1 bit retains the previous value when software standby mode or deep standby mode is canceled by a source other than a power-on reset. If the realtime clock does not use the RTC_X1 input, this bit is initialized to 0 when software standby or deep standby mode is entered.

XTALCTR is initialized to H'00 when software standby or deep standby mode is canceled by a power-on reset.

Note: When writing to this register, see section 32.4, Usage Notes.

Bit:	7	6	5	4	3	2	1	0	
	-	-	-	-	-	-	GAIN1	GAIN0	١
Initial value:	0	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R/W	R/W	

Bit Bit Name Value R/W Description 7 to 2 — All 0 R Reserved	
These bits are always read as 0. The write should always be 0.	value
1 GAIN1 0 R/W Realtime Clock Crystal Oscillator (RTC_X1 Pin) Gain Select	I/RTC_X2
0: Large gain	
1: Small gain	
0 GAINO 0 R/W XTAL Crystal Oscillator (EXTAL/XTAL Pin) Select*) Gain
0: Large gain	
1: Small gain	

Note: * Do not set to 1 when clock mode 1 (48-MHz input) is selected.

32.3 **Operation**

32.3.1 Sleep Mode

(1) Transition to Sleep Mode

Executing the SLEEP instruction when the STBY bit in STBCR1 is 0 causes a transition from the program execution state to sleep mode. Although the CPU halts immediately after executing the SLEEP instruction, the contents of its internal registers remain unchanged. The on-chip peripheral modules continue to run in sleep mode. The clock output from the CKIO pin is continued.

(2) Canceling Sleep Mode

Sleep mode is canceled by an interrupt (NMI, IRQ, and on-chip peripheral module), a DMA address error, or a reset (manual reset or power-on reset).

- Canceling by an interrupt
 - When an NMI, IRQ, or on-chip peripheral module interrupt occurs, sleep mode is canceled and interrupt exception handling is executed. When the priority level of the generated interrupt is equal to or lower than the interrupt mask level that is set in the status register (SR) of the CPU, or the interrupt by the on-chip peripheral module is disabled on the module side, the interrupt request is not accepted and sleep mode is not canceled.
- Canceling by a DMA address error When a DMA address error occurs, sleep mode is canceled and DMA address error exception handling is executed.
- Canceling by a reset Sleep mode is canceled by a power-on reset or a manual reset.

32.3.2 Software Standby Mode

(1) Transition to Software Standby Mode

The LSI switches from a program execution state to software standby mode by executing the SLEEP instruction when the STBY bit and DEEP bit in STBCR1 are 1 and 0 respectively. In software standby mode, not only the CPU but also the clock and on-chip peripheral modules halt. The clock output from the CKIO pin also stops.

The contents of the CPU and cache registers remain unchanged. Some registers of on-chip peripheral modules are, however, initialized. As for the states of on-chip peripheral module registers in software standby mode, see section 34.3, Register States in Each Operating Mode.

The CPU takes one cycle to finish writing to STBCR1, and then executes processing for the next instruction. However, it takes one or more cycles to actually write. Therefore, execute a SLEEP instruction after reading STBCR1 to have the values written to STBCR1 by the CPU to be definitely reflected in the SLEEP instruction.

The procedure for switching to software standby mode is as follows:

- 1. Clear the TME bit in the timer control register of the watchdog timer (WTCSR) to 0 to stop the watchdog time.
- 2. Set the timer counter of the watchdog timer (WTCNT) to 0 and the CKS[2:0] bits in WTCSR to appropriate values to secure the specified oscillation settling time.
- 3. After setting the STBY and DEEP bits in STBCR1 to 1 and 0 respectively, read STBCR1. Then, execute a SLEEP instruction.

(2) Canceling Software Standby Mode

Software standby mode is canceled by interrupts (NMI or IRQ) or a reset (power-on reset). Clock signal starts to be output from the CKIO pin.

Canceling by an interrupt

When the falling edge or rising edge of the NMI pin (selected by the NMI edge select bit (NMIE) in interrupt control register 0 (ICR0) of the interrupt controller) or the falling edge or rising edge of an IRQ pin (IRQ7 to IRQ0) (selected by the IRQn sense select bits (IRQn1S and IRQn0S) in interrupt control register 1 (ICR1) of the interrupt controller) is detected, clock oscillation is started. This clock pulse is supplied only to the oscillation settling counter (watchdog timer) used to count the oscillation settling time.

After the elapse of the time set in the clock select bits (CKS[2:0]) in the watchdog timer control/status register (WTCSR) of the watchdog timer before the transition to software standby mode, the watchdog timer overflow occurs. Since this overflow indicates that the clock has been stabilized, the clock pulse will be supplied to the entire chip after this overflow. Software standby mode is thus cleared and NMI interrupt exception handling (IRQ interrupt exception handling in case of IRO) is started. If the priority level of the generated interrupt is equal to or lower than the interrupt mask level specified in the status register (SR) of the CPU, the interrupt request is not accepted and software standby mode is not canceled.

When canceling software standby mode by the NMI interrupt or IRQ interrupt, set the CKS[2:0] bits so that the watchdog timer overflow period will be equal to or longer than the oscillation settling time.

The clock output phase of the CKIO pin may be unstable immediately after detecting an interrupt and until software standby mode is canceled.

Canceling by a reset

When the RES pin is driven low, software standby mode is canceled and the LSI enters the power-on reset state. After that, if the RES pin is driven high, the power-on reset exception handling is started.

Keep the RES pin low until the clock oscillation settles. The internal clock will continue to be output to the CKIO pin.

(3) Note on Release from Software Standby Mode

Release from software standby mode is triggered by interrupts (NMI and IRQ) or resets (manual reset and power-on reset). If, however, a SLEEP instruction and an interrupt other than NMI and IRQ are generated at the same time, software standby mode may be canceled due to acceptance of the interrupt.

When initiating a transition to software standby mode, make settings so that interrupts are not generated before execution of the SLEEP instruction.

(4) Note on Canceling Software Standby Mode

After software standby mode is canceled, unstable clock pulses are output from the CKIO pin during oscillation settling time. To prevent malfunction due to the unstable pulses, bits 13 and 12 in FRQCR should be modified.

32.3.3 **Software Standby Mode Application Example**

This example describes a transition to software standby mode on the falling edge of the NMI signal, and cancellation on the rising edge of the NMI signal. The timing is shown in figure 32.1.

When the NMI pin is changed from high to low level while the NMI edge select bit (NMIE) in the interrupt control register 0 (ICR0) is set to 0 (falling edge detection), the NMI interrupt is accepted. When the NMIE bit is set to 1 (rising edge detection) by the NMI exception service routine, the STBY and DEEP bits in STBCR1 are set to 1 and 0 respectively, and a SLEEP instruction is executed, software standby mode is entered. Thereafter, software standby mode is canceled when the NMI pin is changed from low to high level.




Figure 32.1 NMI Timing in Software Standby Mode (Application Example)

32.3.4 Deep Standby Mode

(1) Transition to Deep Standby Mode

The LSI switches from a program execution state to deep standby mode by executing the SLEEP instruction when the STBY bit and DEEP bit in STBCR1 are set to 1. In deep standby mode, not only the CPU, clocks, and on-chip peripheral modules but also power supply is turned off excluding the on-chip data-retention RAM area specified by the RRAMKP3 to RRAMKP0 bits in RRAMKP and realtime clock. This can significantly reduce power consumption. Therefore, data in the registers of the CPU, cache, and on-chip peripheral modules are not retained. Pin state values immediately before the transition to deep standby mode are retained.

The CPU takes one cycle to finish writing to DSFR, and then executes processing for the next instruction. However, it actually takes one or more cycles to write. Therefore, execute a SLEEP instruction after reading DSFR to reflect the values written to DSFR by the CPU in the SLEEP instruction without fail.

The procedure for switching to deep standby mode is as follows. Figure 32.2 also shows its flowchart

- Set the RRAMKP3 to RRAMKP0 bits in RRAMKP for the corresponding on-chip dataretention RAM area that must be retained. Transfer the programs to be retained to the specified areas of the on-chip data-retention RAM.
- Set the RAMBOOT and EBUSKEEPE bits in DSCTR to specify the activation method for returning from deep standby mode and to select whether the external memory control pin status is retained or not.
- 3. When canceling deep standby mode by an interrupt, set the corresponding bit in DSSSR to select the pin or source to cancel deep standby mode. In this case, specify the input signal detection mode for the selected pin with the corresponding bit in DSESR.
- 4. Execute read and write of an arbitrary but the same address for each page in the on-chip data-retention RAM area. When this is not executed, data last written may not be written to the on-chip data-retention RAM. If there is a write to the on-chip data-retention RAM after this time, execute this processing after the last write to the on-chip data-retention RAM.
- 5. Set the STBY and DEEP bits in STBCR1 to 1.
- 6. Read out the DSFR register after clearing the flag in the DSFR register. Then execute the SLEEP instruction.




Figure 32.2 Flowchart of Transition to Deep Standby Mode

(2) Canceling Deep Standby Mode

Deep standby mode is canceled by interrupts (NMI or realtime clock alarm interrupt), change on the pins for canceling, or a reset (power-on reset). The realtime clock alarm interrupt can always cancel deep standby mode regardless of the interrupt priority level or the status register (SR) setting in the CPU. When canceling the mode by a source other than a reset, a power-on reset exception handling is executed instead of an interrupt exception handling.

Figure 32.3 shows the flowchart of canceling deep standby mode.




Figure 32.3 Flowchart of Canceling Deep Standby Mode

Canceling by a source other than a reset

When the falling or rising edge of the NMI pin (selected by a corresponding bit in DSESR) or falling or rising edge of the pins for canceling (selected by a corresponding bit in DSESR) is detected or the realtime clock alarm interrupt (see section 15.4.4, Alarm Function) is generated, clock oscillation is started after the wait time for the oscillation settling time. After the oscillation settling time has elapsed, deep standby mode is cancelled and the power-on reset exception handling is executed.

The clock output phase of the CKIO pin may be unstable immediately after detecting a cancel source and until deep standby mode is canceled.

The detecting of the NMI pin, the pins for canceling, and the realtime clock alarm interrupt becomes enable when the corresponding bits in DSSSR are set. The detected cancel sources are kept, but they are reflected to DSFR after canceling the deep standby mode. When the CPU accepts any interrupts, all the cancel sources that are kept are cleared. When the CPU enters the deep standby mode as the detected cancel sources are kept, the deep standby mode is canceled immediately after the CPU enters the deep standby mode.

• Canceling with a reset

Driving the \overline{RES} pin low cancels deep standby mode and causes a transition to the power-on reset state. After this, driving the \overline{RES} pin high initiates power-on reset exception handling. Output of the internal clock from the CKIO pin also starts by driving the \overline{RES} pin low. Keep the \overline{RES} pin low until the clock oscillation has settled.

(3) Operation after Canceling Deep Standby Mode

After canceling deep standby mode, the LSI can be activated through the external memory or from the on-chip data-retention RAM, which can be selected by setting the RAMBOOT bit in DSCTR. By setting the EBUSKEEPE bit, the states of the external memory control pins can be retained even after cancellation of deep standby mode. Table 32.3 shows the pin states after cancellation of deep standby mode according to the setting of each bit. Table 32.4 lists the external memory control pins.

Table 32.3 Pin States after Cancellation of Deep Standby Mode and System Activation Method by the DSCTR Settings

EBUSKEEPE Bit	RAMBOOT Bit	Activation Method	Pin States After Cancellation of Deep Standby Mode
0	0	External memory	The states of the external memory control pins are not retained.
			For other pins, the retention of their states is cancelled when the IOKEEP bit is cleared.
0	1	On-chip data- retention RAM	The states of the external memory control pins are not retained.
			After cancellation of deep standby mode, the retention of the external memory control pin states is cancelled. For other pins, the retention of their states is cancelled when the IOKEEP bit is cleared.
1	0	_	Setting prohibited.
1	1	On-chip data-	The states of the external memory control pin are retained.
		retention RAM	The retention of the states of the external memory control pins and other pins is cancelled when the IOKEEP bit is cleared.

Table 32.4 External Memory Control Pins in Different Modes

Boot Mode 0 (CS0 Area)	Boot Mode 1 (Serial Flash Memory)
A[20:1] D[15:0]	RSPCK0, SSL00, MOSI0, MISO0 (PF3 to PF0 only)
CSO, RD, CKIO	

When deep standby mode is canceled by interrupts (NMI or realtime clock alarm) or changes on the pins for canceling, the deep standby cancel source flag register (DSFR) can be used to confirm which source has canceled the mode.

Pins retain the state immediately before the transition to deep standby mode. However, in system activation through the external memory, the retention of the states of the external memory control pins is cancelled so that programs can be fetched after cancellation of deep standby mode. Other pins, after cancellation of deep standby mode, continue to retain the pin states until writing 0 to the IOKEEP bit in DSFR after reading 1 from the same bit. In system activation from the on-chip data-retention RAM, after cancellation of deep standby mode, both the external memory control pins and other pins continues to retain the pin states until writing 0 to the IOKEEP bit in DSFR after reading 1 from the same bit. Reconfiguration of peripheral functions is required to return to the previous state of deep standby mode. Peripheral functions include all functions such as the clock pulse generator, interrupt controller, general I/O ports, and peripheral modules. After the reconfiguration, the retention of the pin state can be canceled and the LSI returns to the state prior to the transition to deep standby mode by reading 1 from the IOKEEP bit in DSFR and then writing 0 to it.

(4) Notes on Transition to Deep Standby Mode

If multiple sources for triggering release from standby have been specified and signals from multiple sources are input, the corresponding multiple canceling source flags will be set.

32.3.5 Module Standby Function

(1) Transition to Module Standby Function

Setting the standby control register MSTP bits to 1 halts the supply of clocks to the corresponding on-chip peripheral modules. This function can be used to reduce the power consumption in the program execution state and sleep mode. Disable a module before placing it in the module standby mode. In addition, do not access the module's registers while it is in the module standby state.

For details on the states of registers, see section 34.3, Register States in Each Operating Mode.

(2) Canceling Module Standby Function

The module standby function can be canceled by clearing each MSTP bit to 0, or by a power-on reset (only possible for the realtime clock, user debugging interface, and direct memory access controller). When taking a module out of the module standby state by clearing the corresponding MSTP bit to 0, read the MSTP bit to confirm that it has been cleared to 0.

32.3.6 Adjustment of XTAL Crystal Oscillator Gain

The gain of the crystal oscillator for XTAL and realtime clock can be adjusted using the GAIN1 and GAIN0 bits in XTALCTR. When the gain of the EXTAL and XTAL pins is modified, PLL settling time is necessary. The settling time is counted using the on-chip watchdog timer. When the gain of the RTC_X1 and RTC_X2 pins is modified, counting PLL settling time is not necessary.

- 1. The large gain is selected in the initial state.
- 2. Set the watchdog timer so that the specified settling time should be obtained and stop the watchdog timer. Specifically, the following settings are necessary:

TME in WTCSR = 0: Stop the watchdog timer.

CKS[2:0] in WTCSR: Division ratio for watchdog timer count clock

WTCNT: Initial counter value

(The watchdog timer starts counting on the set clock.)

3. Set the GAIN0 bit to the desired value.

- 4. The LSI is internally stopped and the watchdog timer starts counting. The clock is supplied only to the watchdog timer and other internal clocks are stopped. In this state, the CKIO pin continues to output an unstable clock. To avoid malfunction due to the unstable clock, modify the CKOEN2 bit in FRQCR appropriately. Since this state is equivalent to the software standby mode state, some registers of on-chip peripheral modules are initialized. For details, see section 34.3, Register States in Each Operating Mode.
- 5. When an overflow occurs on the watchdog timer, the specified clock supply is started and the LSI starts operation. The watchdog timer stops after an overflow.

32.4 Usage Notes

32.4.1 Usage Notes on Setting Registers

When writing to the registers related to power-down modes, note the following.

When writing to the register related to power-down modes, the CPU, after executing a write instruction, executes the next instruction without waiting for the write operation to complete.

Therefore, to reflect the change specified by writing to the register while the next instruction is executed, insert a dummy read of the same register between the register write instruction and the next instruction.

32.4.2 Usage Notes when the Realtime Clock is not Used

When the realtime clock is not used, set the MSTP30 bit in STBCR3 to 1 after setting the bits in registers of the realtime clock shown below. For details, refer to section 32.2.3, Standby Control Register 3 (STBCR3).

- Set the RTCEN bit in the control register 2 (RCR2) to 0.
- Set the RCKSEL[1:0] bits in the control register 5 (RCR5) to 00.

Section 33 User Debugging Interface

This LSI incorporates a user debugging interface for the boundary scan function and emulator support.

33.1 Features

The user debugging interface is a serial input/output interface that supports JTAG (Joint Test Action Group, IEEE Std.1149.1 and IEEE Standard Test Access Port and Boundary-Scan Architecture).

This module incorporates a boundary scan TAP controller and an emulation TAP controller for controlling the user debugging interface interrupt function. When the \overline{TRST} pin is asserted, including the case of power-on, the boundary scan TAP controller is selected. By inputting the emulation TAP controller switching command, the emulation TAP controller is selected. To switch from the emulation TAP controller to the boundary scan TAP controller, assert the \overline{TRST} pin.

In ASE mode, the emulation TAP controller is selected. For connection with the emulator, see the manual for the emulator.

Figure 33.1 shows a block diagram.




Figure 33.1 Block Diagram

33.2 Input/Output Pins

Table 33.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Serial data input/output clock pin	TCK	Input	Data is serially supplied to this module from the data input pin (TDI), and output from the data output pin (TDO), in synchronization with this clock.
Mode select input pin	TMS	Input	The state of the TAP control circuit is determined by changing this signal in synchronization with TCK. The protocol complies with the JTAG standard (IEEE Std.1149.1).
Reset input pin	TRST	Input	Input is accepted asynchronously with respect to TCK, and when low, this module is reset. TRST must be low for a period when power is turned on regardless of using the function. See section 33.5.2, Reset Configuration, for more information.
Serial data input pin	TDI	Input	Data is transferred to this module by changing this signal in synchronization with TCK.
Serial data output pin	TDO	Output	Data is read from this module by reading this pin in synchronization with TCK. The initial value of the data output timing is the TCK falling edge, but this initial value can be changed to the TCK rising edge by inputting the TDO transition timing switching command to SDIR. See section 33.5.3, TDO Output Timing, for more information.
ASE mode select pin	ASEMD*	Input	If a low level is input at the \overline{ASEMD} pin while the \overline{RES} pin is asserted, ASE mode is entered; if a high level is input, product chip mode is entered. In ASE mode, dedicated emulator function can be used. The input level at the \overline{ASEMD} pin should be held for at least one cycle after \overline{RES} negation.

Note: * When the emulator is not in use, fix this pin to the high level.

33.3 Description of the Boundary Scan TAP Controller

The boundary scan TAP controller has the following registers.

Table 33.2 Register Configuration of the Boundary Scan TAP Controller

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Bypass register	BSBPR	_	_	_	_
Instruction register	BSIR	_	H'4	_	_
Boundary scan register	SDBSR	_	_	_	_
ID register	BSID	_	H'08134447		_

33.3.1 Bypass Register (BSBPR)

BSBPR is a 1-bit register that cannot be accessed by the CPU. When BSIR is set to BYPASS mode, BSBPR is connected between TDI and TDO pins. The initial value is undefined.

33.3.2 Instruction Register (BSIR)

BSIR is a 4-bit register and initialized by \overline{TRST} assertion or in the TAP test-logic-reset state. This register cannot be accessed by the CPU.

Bit	Bit Name	Initial Value	R/W	Description
3 to 0	TI[3:0]	0100	_	Test Instruction
				The instruction of this module is transferred to BSIR as a serial input from TDI.
				For commands, see table 33.3.

Table 33.3 Supported Commands for Boundary Scan TAP Controller

Bits 3 to 0

TI3	TI2	TI1	TIO	Description		
0	0	0	0	EXTEST		
0	0	0	1	SAMPLE/PRELOAD		
0	0	1	1	Emulation TAP controller switching command		
0	1	0	0	IDCODE (initial value)		
0	1	1	0	CLAMP		
0	1	1	1	HIGHZ		
Other th	nan the abov	'e		Reserved		

33.3.3 Boundary Scan Register (SDBSR)

SDBSR is a shift register located on the PAD to control input/output pins of this LSI. This register cannot be accessed by the CPU. The initial value is undefined.

The EXTEST, SAMPLE/PRELOAD, CLAMP, and HIGHZ commands can be used to perform the boundary scan test that conforms to the JTAG standard. Table 33.4 shows the correspondence between the LSI pins and the bits of the boundary scan register.

Table 33.4 Correspondence between the LSI Pins and the Bits of the Boundary Scan Register

SH726A Bit	SH726B Bit			SH726A Bit	SH726B Bit			SH726A Bit	SH726B Bit		
		Pin Name*1	Туре			Pin Name* ¹	Туре	Number	Number	Pin Name* ¹	Туре
	F	rom TDI		233	233	PF4	INPUT	212	212	PC0	INPUT
253	253	PF0	OUTPUT	232	232	PF5	OUTPUT	211	211	PC1	OUTPUT
252	252	PF0	CONTROL	231	231	PF5	CONTROL	210	210	PC1	CONTROL
251	251	PF0	INPUT	230	230	PF5	INPUT	209	209	PC1	INPUT
250	250	PF1	OUTPUT	229	229	PA0	OUTPUT	208	208	PC2	OUTPUT
249	249	PF1	CONTROL	228	228	PA0	CONTROL	207	207	PC2	CONTROL
248	248	PF1	INPUT	227	227	PA0	INPUT	206	206	PC2	INPUT
247	247	PF2	OUTPUT	226	226	PA1	OUTPUT	205	205	PC3	OUTPUT
246	246	PF2	CONTROL	225	225	PA1	CONTROL	204	204	PC3	CONTROL
245	245	PF2	INPUT	224	224	PA1	INPUT	203	203	PC3	INPUT
244	244	PF3	OUTPUT	_	223	PJ13	OUTPUT	202	202	PC4	OUTPUT
243	243	PF3	CONTROL	_	222	PJ13	CONTROL	201	201	PC4	CONTROL
242	242	PF3	INPUT	_	221	PJ13	INPUT	200	200	PC4	INPUT
_	241	PJ11	OUTPUT	_	220	PJ14	OUTPUT	199	199	PC5	OUTPUT
_	240	PJ11	CONTROL	_	219	PJ14	CONTROL	198	198	PC5	CONTROL
_	239	PJ11	INPUT	_	218	PJ14	INPUT	197	197	PC5	INPUT
_	238	PJ12	OUTPUT	_	217	PJ0	OUTPUT	196	196	PC6	ОИТРИТ
_	237	PJ12	CONTROL	_	216	PJ0	CONTROL	195	195	PC6	CONTROL
_	236	PJ12	INPUT	_	215	PJ0	INPUT	194	194	PC6	INPUT
235	235	PF4	OUTPUT	214	214	PC0	OUTPUT	193	193	PE0	OUTPUT*2
234	234	PF4	CONTROL	213	213	PC0	CONTROL	192	192	PE1	OUTPUT*2

SH726A Bit Number	SH726B Bit Number	Pin Name* ¹	Туре	SH726A Bit Number	SH726B Bit Number	Pin Name*1	Туре	SH726A Bit Number	SH726B Bit Number	Pin Name* ¹	Туре
191	191	PE0	INPUT	_	160	PJ1	INPUT	129	129	PD9	OUTPUT
190	190	PE1	INPUT	_	159	PJ2	OUTPUT	128	128	PD9	CONTROL
189	189	PE2	OUTPUT*2	_	158	PJ2	CONTROL	127	127	PD9	INPUT
188	188	PE3	OUTPUT*2	_	157	PJ2	INPUT	126	126	PD10	OUTPUT
187	187	PE2	INPUT	156	156	PD3	OUTPUT	125	125	PD10	CONTROL
186	186	PE3	INPUT	155	155	PD3	CONTROL	124	124	PD10	INPUT
185	185	PE4	OUTPUT*2	154	154	PD3	INPUT	123	123	PD11	OUTPUT
184	184	PE5	OUTPUT*2	153	153	PD4	OUTPUT	122	122	PD11	CONTROL
183	183	PE4	INPUT	152	152	PD4	CONTROL	121	121	PD11	INPUT
182	182	PE5	INPUT	151	151	PD4	INPUT	120	120	PD12	OUTPUT
181	181	PE6	OUTPUT*2	150	150	PD5	OUTPUT	119	119	PD12	CONTROL
180	180	PE7	OUTPUT*2	149	149	PD5	CONTROL	118	118	PD12	INPUT
179	179	PE6	INPUT	148	148	PD5	INPUT	117	117	PD13	ОИТРИТ
178	178	PE7	INPUT	147	147	PD6	OUTPUT	116	116	PD13	CONTROL
177	177	PC7	OUTPUT	146	146	PD6	CONTROL	115	115	PD13	INPUT
176	176	PC7	CONTROL	145	145	PD6	INPUT	114	114	PD14	OUTPUT
175	175	PC7	INPUT	_	144	PJ3	OUTPUT	113	113	PD14	CONTROL
174	174	PC8	OUTPUT	_	143	PJ3	CONTROL	112	112	PD14	INPUT
173	173	PC8	CONTROL	_	142	PJ3	INPUT	111	111	PD15	ОИТРИТ
172	172	PC8	INPUT	_	141	PJ4	OUTPUT	110	110	PD15	CONTROL
171	171	PD0	OUTPUT	_	140	PJ4	CONTROL	109	109	PD15	INPUT
170	170	PD0	CONTROL	_	139	PJ4	INPUT	108	108	PB1	ОИТРИТ
169	169	PD0	INPUT	_	138	PJ5	OUTPUT	107	107	PB1	CONTROL
168	168	PD1	OUTPUT	_	137	PJ5	CONTROL	106	106	PB1	INPUT
167	167	PD1	CONTROL	_	136	PJ5	INPUT	105	105	PB2	ОИТРИТ
166	166	PD1	INPUT	135	135	PD7	OUTPUT	104	104	PB2	CONTROL
165	165	PD2	OUTPUT	134	134	PD7	CONTROL	103	103	PB2	INPUT
164	164	PD2	CONTROL	133	133	PD7	INPUT	102	102	PB3	OUTPUT
163	163	PD2	INPUT	132	132	PD8	OUTPUT	101	101	PB3	CONTROL
	162	PJ1	OUTPUT	131	131	PD8	CONTROL	100	100	PB3	INPUT
	161	PJ1	CONTROL	130	130	PD8	INPUT	99	99	PB4	ОИТРИТ

SH726A Bit Number	SH726B Bit Number	Pin Name* ¹	Туре	SH726A Bit Number	SH726B Bit Number	Pin Name* ¹	Туре	SH726A Bit Number	SH726B Bit Number	Pin Name* ¹	Туре
98	98	PB4	CONTROL	_	67	PJ10	INPUT	36	36	PB20	OUTPUT
97	97	PB4	INPUT	66	66	PB10	OUTPUT	35	35	PB20	CONTROL
_	96	PJ6	OUTPUT	65	65	PB10	CONTROL	34	34	PB20	INPUT
_	95	PJ6	CONTROL	64	64	PB10	INPUT	33	33	PB21	OUTPUT
_	94	PJ6	INPUT	63	63	PB11	OUTPUT	32	32	PB21	CONTROL
_	93	PJ7	OUTPUT	62	62	PB11	CONTROL	31	31	PB21	INPUT
_	92	PJ7	CONTROL	61	61	PB11	INPUT	30	30	PB22	OUTPUT
_	91	PJ7	INPUT	60	60	PB12	OUTPUT	29	29	PB22	CONTROL
90	90	PB5	OUTPUT	59	59	PB12	CONTROL	28	28	PB22	INPUT
89	89	PB5	CONTROL	58	58	PB12	INPUT	_	27	PK0	OUTPUT
88	88	PB5	INPUT	57	57	PB13	OUTPUT	_	26	PK0	CONTROL
87	87	PB6	OUTPUT	56	56	PB13	CONTROL	_	25	PK0	INPUT
86	86	PB6	CONTROL	55	55	PB13	INPUT	_	24	PK1	OUTPUT
85	85	PB6	INPUT	54	54	PB14	OUTPUT	_	23	PK1	CONTROL
84	84	PB7	OUTPUT	53	53	PB14	CONTROL	_	22	PK1	INPUT
83	83	PB7	CONTROL	52	52	PB14	INPUT	21	21	PF6	OUTPUT
82	82	PB7	INPUT	51	51	PB15	OUTPUT	20	20	PF6	CONTROL
81	81	PB8	OUTPUT	50	50	PB15	CONTROL	19	19	PF6	INPUT
80	80	PB8	CONTROL	49	49	PB15	INPUT	18	18	PF7	OUTPUT
79	79	PB8	INPUT	48	48	PB16	OUTPUT	17	17	PF7	CONTROL
78	78	PB9	OUTPUT	47	47	PB16	CONTROL	16	16	PF7	INPUT
77	77	PB9	CONTROL	46	46	PB16	INPUT	15	15	NMI	INPUT
76	76	PB9	INPUT	45	45	PB17	OUTPUT	_	14	PG2	INPUT
_	75	PJ8	OUTPUT	44	44	PB17	CONTROL	_	13	PG3	INPUT
_	74	PJ8	CONTROL	43	43	PB17	INPUT	12	12	PG0	INPUT
_	73	PJ8	INPUT	42	42	PB18	OUTPUT	11	11	PG1	INPUT
_	72	PJ9	OUTPUT	41	41	PB18	CONTROL	10	10	PH0	INPUT
_	71	PJ9	CONTROL	40	40	PB18	INPUT	9	9	PH1	INPUT
_	70	PJ9	INPUT	39	39	PB19	OUTPUT	8	8	PH2	INPUT
_	69	PJ10	OUTPUT	38	38	PB19	CONTROL	7	7	PH3	INPUT
_	68	PJ10	CONTROL	37	37	PB19	INPUT	6	6	PH4	INPUT

Bit	SH726B Bit Number	Pin Name* ¹		Bit	SH726B Bit Number	Pin Name* ¹	Туре	Bit	SH726B Bit Number	Pin Name* ¹	Туре	
5	5	PH5	INPUT	_	3	PH7	INPUT	1	1	ASEBRKAKN /ASEBRK	CONTROL	
_	4	PH6	INPUT	2	2	ASEBRKAKN /ASEBRK	OUTPUT	0	0	ASEBRKAKN /ASEBRK	INPUT	
								To TDO				

Notes: 1. The pin name used for function 1.

- 2. The pin is open-drain. The pin state is low when driven low, whereas high impedance (Hi-Z) when driven high.
- 3. The pin of CONTROL is active-low. When this pin is driven low, the state of the corresponding pin is output.

33.3.4 ID Register (BSID)

BSID is a 32-bit register that cannot be accessed by the CPU. The register can be read from pins when the IDCODE command is set, but is not writable.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DID[31:16]															
Initial value:		0	0	0	1	0	0	0	0	0	0	0	1	1	0	0
R/W:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DID[15:0]															
Initial value:	0	1	1	0	0	1	0	0	0	1	0	0	0	1	1	1
R/W·	-	-	_	-	_	_	-	_	_	_	_	_	_	_	_	-

Bit	Bit Name	Initial Value R/W	Description
31 to 0	DID[31:0]	H'08134447 —	Device
			This is an ID register defined by JTAG. The value in this LSI is H'08134447. The upper four bits may be changed for different chip versions.

33.4 Description of the Emulation TAP Controller

To use the emulation TAP controller, enter the emulation TAP controller switching command in the BSIR register of the boundary scan TAP controller. The emulation TAP controller has the following registers.

Table 33.5 Register Configuration of the Emulation TAP Controller

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Bypass register	SDBPR	_	_	_	_
Instruction register	SDIR	R	H'EFFD	H'FFFE2000	16

33.4.1 Bypass Register (SDBPR)

SDBPR is a 1-bit register that cannot be accessed by the CPU. When SDIR is set to BYPASS mode, SDBPR is connected between pins TDI and TDO pins. The initial value is undefined.

33.4.2 Instruction Register (SDIR)

SDIR is a 16-bit read-only register and initialized by TRST assertion or in the TAP test-logic-reset state. This module can write to this register regardless of the CPU mode. When a reserved command is set in this register, the operation is not guaranteed. The initial value is H'EFFD.

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			TI[7:0]				-	-	-	-	-	-	-	-
Initial value: 1*	1*	1*	0*	1*	1*	1*	1*	1	1	1	1	1	1	0	1
R/W: R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Note: * The initial value of TI[7:0] is a reserved value, but replace it with a non-reserved value when setting a command.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	TI[7:0]	111011111*	R	Test Instruction
				The instruction of this module is transferred to SDIR as a serial input from TDI.
				For commands, see table 33.6.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 1	R	Reserved
				These bits are always read as 1.
1	_	0	R	Reserved
				These bits are always read as 0.
0	_	1	R	Reserved
				These bits are always read as 1.

Table 33.6 Supported Commands for Emulation TAP Controller

Bits 15 to 8

TI7	TI6	TI5	TI4	TI3	TI2	TI1	TI0	Description
0	1	1	0	_	_	_	_	User debugging interface reset negation
0	1	1	1	_	_	_	_	User debugging interface reset assertion
1	0	0	1	1	1	0	0	TDO transition timing switch
1	0	1	1	_	_	_	_	User debugging interface interrupt
1	1	1	1	_	_	_	_	BYPASS
Othe	r than	the ab	ove					Reserved

33.5 Operation

33.5.1 TAP Controller

Figure 33.2 shows the internal states of the TAP controller. This state machine conforms to the state transitions defined by JTAG.




Figure 33.2 TAP Controller State Transitions

Note: The transition condition is the TMS value at the rising edge of TCK. The TDI value is sampled at the rising edge of TCK; shifting occurs at the falling edge of TCK. For details on transition timing of the TDO value, see section 33.5.3, TDO Output Timing. The TDO is at high impedance, except with shift-DR and shift-IR states. During the change to TRST = 0, there is a transition to test-logic-reset asynchronously with TCK.

33.5.2 Reset Configuration

Table 33.7 Reset Configuration

ASEMD*¹	RES	TRST	Chip State
Н	L	L	Power-on reset and the reset of this module
		Н	Power-on reset
	Н	L	Reset this module only
		Н	Normal operation
L	L	L	Reset hold*2
		Н	Power-on reset
	Н	L	Reset this module only
		Н	Normal operation

Notes: 1. Performs product chip mode and ASE mode settings

ASEMD = H, normal mode

ASEMD = L. ASE mode

2. In ASE mode, reset hold is entered if the TRST pin is driven low while the RES pin is negated. In this state, the CPU does not start up. When TRST is driven high, the operation of this module is enabled, but the CPU does not start up. The reset hold state is cancelled by a power-on reset.

33.5.3 TDO Output Timing

When the emulation TAP controller is selected, a transition on the TDO pin is output on the falling edge of TCK with the initial value. However, setting a TDO transition timing switching command in SDIR via the pin and passing the Update-IR state synchronizes the TDO transition with the rising edge of TCK. This command does not affect the output timing of the boundary scan TAP controller.

To synchronize the transition of TDO with the falling edge of TCK after setting the TDO transition timing switching command, the \overline{TRST} pin must be asserted simultaneously with the power-on reset. In the case of power-on reset by the \overline{RES} pin, the sync reset is still in operation for a certain period in the LSI even after the \overline{RES} pin is negated. Thus, if the \overline{TRST} pin is asserted immediately after the negation of the \overline{RES} pin, the TDO transition timing switching command is cleared, resulting in TDO transitions synchronized with the falling edges of TCK. To prevent this, make sure to allow a period of 20 tcyc or longer between the signal transitions of the \overline{RES} and \overline{TRST} pins.




Figure 33.3 User Debugging Interface Data Transfer Timing

33.5.4 User Debugging Interface Reset

A user debugging interface reset occurs when a user debugging interface reset assert command is set in SDIR. A user debugging interface reset is of the same kind as a power-on reset. A user debugging interface reset is cleared by setting a user debugging interface reset negate command. The required time between the user debugging interface reset assert command and user debugging interface reset negate command is the same as time for keeping the $\overline{\text{RES}}$ pin low to apply a power-on reset.




Figure 33.4 User debugging interface Reset

33.5.5 User Debugging Interface Interrupt

The user debugging interface interrupt function generates an interrupt by setting a command from the user debugging interface into SDIR. A user debugging interface interrupt is a general exception/interrupt operation, resulting in fetching the exception service routine start address from the exception handling vector table, jumping to that address, and starting program execution from that address. This interrupt request has a fixed priority level of 15.

User debugging interface interrupts are accepted in sleep mode, but not in software standby mode.

33.6 Boundary Scan

By setting the commands in BSIR by this module, pins can be configured for boundary scan mode defined by JTAG.

33.6.1 Supported Instructions

This LSI supports three required instructions (BYPASS, SAMPLE/PRELOAD, and EXTEST) and three optional instructions (IDCODE, CLAMP, and HIGHZ) defined by JTAG.

(1) BYPASS

The BYPASS instruction is a required standard instruction to operate the bypass register. This instruction is used to increase the transfer speed of serial data of other LSIs on the printed circuit board by reducing the shift path. During execution of this instruction, the test circuit does not affect the system circuit.

(2) SAMPLE/PRELOAD

The SAMPLE/PRELOAD instruction inputs a value from the internal circuit of the LSI to the boundary scan register, and output the data from scan path or load the data to the scan path. During execution of the instruction, the value on the input pin of the LSI is transferred to the internal circuit and the value of the internal circuit is output externally from the output pin. Execution of the instruction does not affect the system circuit of the LSI.

In SAMPLE operation, the snapshots of the value transferred from the input pin to the internal circuit and the value transferred from the internal circuit to the output pin are captured in the boundary scan register and then read from the scan path. Capturing of the snapshots is performed in synchronization with the rising edge of TCK in the capture-DR state. The capturing is performed without interfering with normal operation of the LSI.

In PRELOAD operation, an initial value is set in the output latch of the boundary scan register from the scan path before execution of the EXTEST instruction. Without PRELOAD operation, an undefined value is output from the output pin until the first scan sequence is completed (transferred to the output latch) during execution of the EXTEST instruction (the parallel output latch is always output to the output pin with the EXTEST instruction).

(3) EXTEST

The EXTEST instruction tests the external circuit when this LSI is mounted on the printed circuit board. During execution of this instruction, the output pin is used to output the test data (set in advance by the SAMPLE/PRELOAD instruction) from the boundary scan register to the printed circuit board and the input pin is used to capture the test result from the printed circuit board to the boundary scan register. When a test is performed using the EXTEST instruction N times, the N-th test data is scanned-in during (N-1)-th scan-out.

The data loaded in the boundary scan register of the output pin in the capture-DR state of this instruction is not used in testing of the external circuit (an exchange is made in shift operation).

(4) IDCODE

Setting a command to SDIR can set pins to IDCODE mode that is defined by JTAG. When this module is initialized (TRST is asserted or TAP is placed in the test-logic-reset state), IDCODE mode is entered.

(5) CLAMP and HIGHZ

Setting a command to SDIR can set pins to CLAMP/HIGHZ mode that is defined by JTAG. When this module is initialized (TRST is asserted or TAP is placed in the test-logic-reset state), IDCODE mode is entered.

33.6.2 Notes

- 1. The clock related signals (EXTAL, XTAL, CKIO, AUDIO_X1, and AUDIO_X2) are inapplicable to the boundary scan.
- 2. The reset-related signal (\overline{RES}) is inapplicable to the boundary scan.
- 3. Related signals (TCK, TDI, TDO, TMS, TRST, and ASEMD) of this module are inapplicable to the boundary scan.
- 4. The USB related signals (DP and DM) are inapplicable to the boundary scan.
- 5. Execute the boundary scan in product chip mode and input the ASEMD pin to high during the RES pin assertion period. And make sure to fix the ASEMD pin at high while executing the boundary scan.

33.7 Usage Notes

- 1. Once a command of this module has been set, it will not be modified until another command is not set again. If the same command is to be set continuously, the command must be set after a command (BYPASS mode, etc.) that does not affect chip operations is once set.
- 2. In software standby mode and in this module's standby state, none of the functions of this module can be used. To retain the TAP status before and after standby mode, keep TCK high before entering standby mode.
- 3. Regardless of whether this module is used, make sure to keep the TRST pin low to initialize this module at power-on or in recovery from deep standby by the RES pin assertion.
- 4. If the TRST pin is asserted immediately after the setting of the TDO transition timing switching command and the negation of the RES pin, the TDO transition timing switching command is cleared. To avoid this case, make sure to put 20 tcyc or longer between the signal transition timing of the RES and TRST pins. For details, see section 33.5.3, TDO Output Timing.
- 5. When starting the TAP controller after the negation of the TRST pin, make sure to allow 200 ns or longer after the negation.
- 6. Please keep TMS pin high for 200 ns from TRST pin negation.

Section 34 List of Registers

This section gives information on the on-chip I/O registers of this LSI in the following structures.

- 1. Register Addresses (by functional module, in order of the corresponding section numbers)
- Registers are described by functional module, in order of the corresponding section numbers.
- · Access to reserved addresses which are not described in this register address list is prohibited.
- When registers consist of 16 or 32 bits, the addresses of the MSBs are given when big endian mode is selected.
- An asterisk (*) in the column "Access Size" indicates that the unit of access in reading differs
 from that in writing for the given register. For details, see the register descriptions in the
 relevant section.
- 2. Register Bits
- Bit configurations of the registers are described in the same order as the Register Addresses (by functional module, in order of the corresponding section numbers).
- Reserved bits are indicated by "—" in the bit name.
- No entry in the bit-name column indicates that the whole register is allocated as a counter or for holding data.
- 3. Register States in Each Operating Mode
- Register states are described in the same order as the Register Addresses (by functional module, in order of the corresponding section numbers).
- For the initial state of each bit, refer to the description of the register in the corresponding section.
- The register states described are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.

- 4. Notes when Writing to the On-Chip Peripheral Modules
- To access an on-chip module register, two or more peripheral module clock (Pφ) cycles are required. When the CPU writes data to the internal peripheral registers, the CPU performs the succeeding instructions without waiting for the completion of writing to registers. For example, a case is described here in which the system is transferring to the software standby mode for power savings. To make this transition, the SLEEP instruction must be performed after setting the STBY bit in the STBCR1 register to 1. However a dummy read of the STBCR1 register is required before executing the SLEEP instruction. If a dummy read is omitted, the CPU executes the SLEEP instruction before the STBY bit is set to 1, thus the system enters sleep mode not software standby mode. A dummy read of the STBCR1 register is indispensable to complete writing to the STBY bit. To reflect the change by internal peripheral registers while performing the succeeding instructions, execute a dummy read of registers to which write instruction is given and then perform the succeeding instructions.

34.1 Register Addresses (by functional module, in order of the corresponding section numbers)

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Clock pulse generator	Frequency control register	FRQCR	16	H'FFFE0010	16
Interrupt control	Interrupt control register 0	ICR0	16	H'FFFE0800	16, 32
register	Interrupt control register 1	ICR1	16	H'FFFE0802	16, 32
	Interrupt control register 2	ICR2	16	H'FFFE0804	16, 32
	IRQ interrupt request register	IRQRR	16	H'FFFE0806	16, 32
	PINT interrupt enable register	PINTER	16	H'FFFE0808	16, 32
	PINT interrupt request register	PIRR	16	H'FFFE080A	16, 32
	Bank control register	IBCR	16	H'FFFE080C	16, 32
	Bank number register	IBNR	16	H'FFFE080E	16, 32
	Interrupt priority register 01	IPR01	16	H'FFFE0818	16, 32
	Interrupt priority register 02	IPR02	16	H'FFFE081A	16, 32
	Interrupt priority register 05	IPR05	16	H'FFFE0820	16, 32
	Interrupt priority register 06	IPR06	16	H'FFFE0C00	16, 32
	Interrupt priority register 07	IPR07	16	H'FFFE0C02	16, 32
	Interrupt priority register 08	IPR08	16	H'FFFE0C04	16, 32
	Interrupt priority register 09	IPR09	16	H'FFFE0C06	16, 32
	Interrupt priority register 10	IPR10	16	H'FFFE0C08	16, 32
	Interrupt priority register 11	IPR11	16	H'FFFE0C0A	16, 32
	Interrupt priority register 12	IPR12	16	H'FFFE0C0C	16, 32
	Interrupt priority register 13	IPR13	16	H'FFFE0C0E	16, 32
	Interrupt priority register 14	IPR14	16	H'FFFE0C10	16, 32
	Interrupt priority register 15	IPR15	16	H'FFFE0C12	16, 32
	Interrupt priority register 16	IPR16	16	H'FFFE0C14	16, 32
	Interrupt priority register 17	IPR17	16	H'FFFE0C16	16, 32
	Interrupt priority register 18	IPR18	16	H'FFFE0C18	16, 32
	Interrupt priority register 19	IPR19	16	H'FFFE0C1A	16, 32
	Interrupt priority register 20	IPR20	16	H'FFFE0C1C	16, 32
	Interrupt priority register 21	IPR21	16	H'FFFE0C1E	16, 32
	Interrupt priority register 22	IPR22	16	H'FFFE0C20	16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Cache	Cache control register 1	CCR1	32	H'FFFC1000	32
	Cache control register 2	CCR2	32	H'FFFC1004	32
Bus state	Common control register	CMNCR	32	H'FFFC0000	32
controller	CS0 space bus control register	CS0BCR	32	H'FFFC0004	32
	CS1 space bus control register	CS1BCR	32	H'FFFC0008	32
	CS2 space bus control register	CS2BCR	32	H'FFFC000C	32
	CS3 space bus control register	CS3BCR	32	H'FFFC0010	32
	CS4 space bus control register	CS4BCR	32	H'FFFC0014	32
	CS0 space wait control register	CS0WCR	32	H'FFFC0028	32
	CS1 space wait control register	CS1WCR	32	H'FFFC002C	32
	CS2 space wait control register	CS2WCR	32	H'FFFC0030	32
	CS3 space wait control register	CS3WCR	32	H'FFFC0034	32
	CS4 space wait control register	CS4WCR	32	H'FFFC0038	32
	SDRAM control register	SDCR	32	H'FFFC004C	32
	Refresh timer control/status register	RTCSR	16	H'FFFC0050	32
	Refresh timer counter	RTCNT	16	H'FFFC0054	32
	Refresh time constant register	RTCOR	16	H'FFFC0058	32
User break	Break address register_0	BAR_0	32	H'FFFC0400	32
controller	Break address mask register_0	BAMR_0	32	H'FFFC0404	32
	Break data register_0	BDR_0	32	H'FFFC0408	32
	Break data mask register_0	BDMR_0	32	H'FFFC040C	32
	Break address register_1	BAR_1	32	H'FFFC0410	32
	Break address mask register_1	BAMR_1	32	H'FFFC0414	32
	Break data register_1	BDR_1	32	H'FFFC0418	32
	Break data mask register_1	BDMR_1	32	H'FFFC041C	32
	Break bus cycle register_0	BBR_0	16	H'FFFC04A0	16
	Break bus cycle register_1	BBR_1	16	H'FFFC04B0	16
	Break control register	BRCR	32	H'FFFC04C0	32
Direct memory	DMA source address register_0	SAR_0	32	H'FFFE1000	16, 32
access controller	DMA destination address register_0	DAR_0	32	H'FFFE1004	16, 32
CONTROLLE	DMA transfer count register_0	DMATCR_0	32	H'FFFE1008	16, 32
	DMA channel control register_0	CHCR_0	32	H'FFFE100C	8, 16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Direct memory	DMA reload source address register_0	RSAR_0	32	H'FFFE1100	16, 32
access controller	DMA reload destination address register_0	RDAR_0	32	H'FFFE1104	16, 32
Controller	DMA reload transfer count register_0	RDMATCR_0	32	H'FFFE1108	16, 32
	DMA source address register_1	SAR_1	32	H'FFFE1010	16, 32
	DMA destination address register_1	DAR_1	32	H'FFFE1014	16, 32
	DMA transfer count register_1	DMATCR_1	32	H'FFFE1018	16, 32
	DMA channel control register_1	CHCR_1	32	H'FFFE101C	8, 16, 32
	DMA reload source address register_1	RSAR_1	32	H'FFFE1110	16, 32
	DMA reload destination address register_1	RDAR_1	32	H'FFFE1114	16, 32
	DMA reload transfer count register_1	RDMATCR_1	32	H'FFFE1118	16, 32
	DMA source address register_2	SAR_2	32	H'FFFE1020	16
	DMA destination address register_2	DAR_2	32	H'FFFE1024	16
	DMA transfer count register_2	DMATCR_2	32	H'FFFE1028	16
	DMA channel control register_2	CHCR_2	32	H'FFFE102C	16
	DMA reload source address register_2	RSAR_2	32	H'FFFE1120	16
	DMA reload destination address register_2	RDAR_2	32	H'FFFE1124	16
	DMA reload transfer count register_2	RDMATCR_2	32	H'FFFE1128	16
	DMA source address register_3	SAR_3	32	H'FFFE1030	16, 32
	DMA destination address register_3	DAR_3	32	H'FFFE1034	16, 32
	DMA transfer count register_3	DMATCR_3	32	H'FFFE1038	16, 32
	DMA channel control register_3	CHCR_3	32	H'FFFE103C	8, 16, 32
	DMA reload source address register_3	RSAR_3	32	H'FFFE1130	16, 32
	DMA reload destination address register_3	RDAR_3	32	H'FFFE1134	16, 32
	DMA reload transfer count register_3	RDMATCR_3	32	H'FFFE1138	16, 32
	DMA source address register_4	SAR_4	32	H'FFFE1040	16, 32
	DMA destination address register_4	DAR_4	32	H'FFFE1044	16, 32
	DMA transfer count register_4	DMATCR_4	32	H'FFFE1048	16, 32
	DMA channel control register_4	CHCR_4	32	H'FFFE104C	8, 16, 32
	DMA reload source address register_4	RSAR_4	32	H'FFFE1140	16, 32
	DMA reload destination address register_4	RDAR_4	32	H'FFFE1144	16, 32
	DMA reload transfer count register_4	RDMATCR_4	32	H'FFFE1148	16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Direct memory	DMA source address register_5	SAR_5	32	H'FFFE1050	16, 32
access controller	DMA destination address register_5	DAR_5	32	H'FFFE1054	16, 32
CONTROLLE	DMA transfer count register_5	DMATCR_5	32	H'FFFE1058	16, 32
	DMA channel control register_5	CHCR_5	32	H'FFFE105C	8, 16, 32
	DMA reload source address register_5	RSAR_5	32	H'FFFE1150	16, 32
	DMA reload destination address register_5	RDAR_5	32	H'FFFE1154	16, 32
	DMA reload transfer count register_5	RDMATCR_5	32	H'FFFE1158	16, 32
	DMA source address register_6	SAR_6	32	H'FFFE1060	16, 32
	DMA destination address register_6	DAR_6	32	H'FFFE1064	16, 32
	DMA transfer count register_6	DMATCR_6	32	H'FFFE1068	16, 32
	DMA channel control register_6	CHCR_6	32	H'FFFE106C	8, 16, 32
	DMA reload source address register_6	RSAR_6	32	H'FFFE1160	16, 32
	DMA reload destination address register_6	RDAR_6	32	H'FFFE1164	16, 32
	DMA reload transfer count register_6	RDMATCR_6	32	H'FFFE1168	16, 32
	DMA source address register_7	SAR_7	32	H'FFFE1070	16, 32
	DMA destination address register_7	DAR_7	32	H'FFFE1074	16, 32
	DMA transfer count register_7	DMATCR_7	32	H'FFFE1078	16, 32
	DMA channel control register_7	CHCR_7	32	H'FFFE107C	8, 16, 32
	DMA reload source address register_7	RSAR_7	32	H'FFFE1170	16, 32
	DMA reload destination address register_7	RDAR_7	32	H'FFFE1174	16, 32
	DMA reload transfer count register_7	RDMATCR_7	32	H'FFFE1178	16, 32
	DMA source address register_8	SAR_8	32	H'FFFE1080	16, 32
	DMA destination address register_8	DAR_8	32	H'FFFE1084	16, 32
	DMA transfer count register_8	DMATCR_8	32	H'FFFE1088	16, 32
	DMA channel control register_8	RSAR_8	32	H'FFFE1180	16, 32
	DMA reload source address register_8	RDAR_8	32	H'FFFE1184	16, 32
	DMA reload destination address register_8	RDMATCR_8	32	H'FFFE1188	16, 32
	DMA reload transfer count register_8	CHCR_8	32	H'FFFE108C	8, 16, 32
	DMA source address register_9	SAR_9	32	H'FFFE1090	16, 32
	DMA destination address register_9	DAR_9	32	H'FFFE1094	16, 32
	DMA transfer count register_9	DMATCR_9	32	H'FFFE1098	16, 32
	DMA channel control register_9	CHCR_9	32	H'FFFE109C	8, 16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Direct memory	DMA reload source address register_9	RSAR_9	32	H'FFFE1190	16, 32
access controller	DMA reload destination address register_9	RDAR_9	32	H'FFFE1194	16, 32
Controller	DMA reload transfer count register_9	RDMATCR_9	32	H'FFFE1198	16, 32
	DMA source address register_10	SAR_10	32	H'FFFE10A0	16, 32
	DMA destination address register_10	DAR_10	32	H'FFFE10A4	16, 32
	DMA transfer count register_10	DMATCR_10	32	H'FFFE10A8	16, 32
	DMA channel control register_10	CHCR_10	32	H'FFFE10AC	8, 16, 32
	DMA reload source address register_10	RSAR_10	32	H'FFFE11A0	16, 32
	DMA reload destination address register_10	RDAR_10	32	H'FFFE11A4	16, 32
	DMA reload transfer count register_10	RDMATCR_10	32	H'FFFE11A8	16, 32
	DMA source address register_11	SAR_11	32	H'FFFE10B0	16, 32
	DMA destination address register_11	DAR_11	32	H'FFFE10B4	16, 32
	DMA transfer count register_11	DMATCR_11	32	H'FFFE10B8	16, 32
	DMA channel control register_11	CHCR_11	32	H'FFFE10BC	8 ,16, 32
	DMA reload source address register_11	RSAR_11	32	H'FFFE11B0	16, 32
	DMA reload destination address register_11	RDAR_11	32	H'FFFE11B4	16, 32
	DMA reload transfer count register_11	RDMATCR_11	32	H'FFFE11B8	16, 32
	DMA source address register_12	SAR_12	32	H'FFFE10C0	16, 32
	DMA destination address register_12	DAR_12	32	H'FFFE10C4	16, 32
	DMA transfer count register_12	DMATCR_12	32	H'FFFE10C8	16, 32
	DMA channel control register_12	CHCR_12	32	H'FFFE10CC	8, 16, 32
	DMA reload source address register_12	RSAR_12	32	H'FFFE11C0	16, 32
	DMA reload destination address register_12	RDAR_12	32	H'FFFE11C4	16, 32
	DMA reload transfer count register_12	RDMATCR_12	32	H'FFFE11C8	16, 32
	DMA source address register_13	SAR_13	32	H'FFFE10D0	16, 32
	DMA destination address register_13	DAR_13	32	H'FFFE10D4	16, 32
	DMA transfer count register_13	DMATCR_13	32	H'FFFE10D8	16, 32
	DMA channel control register_13	CHCR_13	32	H'FFFE10DC	8, 16, 32
	DMA reload source address register_13	RSAR_13	32	H'FFFE11D0	16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Direct memory access	DMA reload destination address register_13	RDAR_13	32	H'FFFE11D4	16, 32
controller	DMA reload transfer count register_13	RDMATCR_13	32	H'FFFE11D8	16, 32
	DMA source address register_14	SAR_14	32	H'FFFE10E0	16, 32
	DMA destination address register_14	DAR_14	32	H'FFFE10E4	16, 32
	DMA transfer count register_14	DMATCR_14	32	H'FFFE10E8	16, 32
	DMA channel control register_14	CHCR_14	32	H'FFFE10EC	8, 16, 32
	DMA reload source address register_14	RSAR_14	32	H'FFFE11E0	16, 32
	DMA reload destination address register_14	RDAR_14	32	H'FFFE11E4	16, 32
	DMA reload transfer count register_14	RDMATCR_14	32	H'FFFE11E8	16, 32
	DMA source address register_15	SAR_15	32	H'FFFE10F0	16, 32
	DMA destination address register_15	DAR_15	32	H'FFFE10F4	16, 32
	DMA transfer count register_15	DMATCR_15	32	H'FFFE10F8	16, 32
	DMA channel control register_15	CHCR_15	32	H'FFFE10FC	8, 16, 32
	DMA reload source address register_15	RSAR_15	32	H'FFFE11F0	16, 32
	DMA reload destination address register_15	RDAR_15	32	H'FFFE11F4	16, 32
	DMA reload transfer count register_15	RDMATCR_15	32	H'FFFE11F8	16, 32
	DMA operation register	DMAOR	16	H'FFFE1200	8, 16
	DMA extension resource selector 0	DMARS0	16	H'FFFE1300	16
	DMA extension resource selector 1	DMARS1	16	H'FFFE1304	16
	DMA extension resource selector 2	DMARS2	16	H'FFFE1308	16
	DMA extension resource selector 3	DMARS3	16	H'FFFE130C	16
	DMA extension resource selector 4	DMARS4	16	H'FFFE1310	16
	DMA extension resource selector 5	DMARS5	16	H'FFFE1314	16
	DMA extension resource selector 6	DMARS6	16	H'FFFE1318	16
	DMA extension resource selector 7	DMARS7	16	H'FFFE131C	16
Multi-function	Timer control register_0	TCR_0	8	H'FFFE4300	8
timer pulse unit 2	Timer mode register_0	TMDR_0	8	H'FFFE4301	8
=	Timer I/O control register H_0	TIORH_0	8	H'FFFE4302	8
	Timer I/O control register L_0	TIORL_0	8	H'FFFE4303	8
	Timer interrupt enable register_0	TIER_0	8	H'FFFE4304	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Multi-function	Timer status register_0	TSR_0	8	H'FFFE4305	8
timer pulse unit 2	Timer counter_0	TCNT_0	16	H'FFFE4306	16
2	Timer general register A_0	TGRA_0	16	H'FFFE4308	16
	Timer general register B_0	TGRB_0	16	H'FFFE430A	16
	Timer general register C_0	TGRC_0	16	H'FFFE430C	16
	Timer general register D_0	TGRD_0	16	H'FFFE430E	16
	Timer general register E_0	TGRE_0	16	H'FFFE4320	16
	Timer general register F_0	TGRF_0	16	H'FFFE4322	16
	Timer interrupt enable register 2_0	TIER2_0	8	H'FFFE4324	8
	Timer status register 2_0	TSR2_0	8	H'FFFE4325	8
	Timer buffer operation transfer mode register_0	TBTM_0	8	H'FFFE4326	8
	Timer control register_1	TCR_1	8	H'FFFE4380	8
	Timer mode register_1	TMDR_1	8	H'FFFE4381	8
	Timer I/O control register_1	TIOR_1	8	H'FFFE4382	8
	Timer interrupt enable register_1	TIER_1	8	H'FFFE4384	8
	Timer status register_1	TSR_1	8	H'FFFE4385	8
	Timer counter_1	TCNT_1	16	H'FFFE4386	16
	Timer general register A_1	TGRA_1	16	H'FFFE4388	16
	Timer general register B_1	TGRB_1	16	H'FFFE438A	16
	Timer input capture control register	TICCR	8	H'FFFE4390	8
	Timer control register_2	TCR_2	8	H'FFFE4000	8
	Timer mode register_2	TMDR_2	8	H'FFFE4001	8
	Timer I/O control register_2	TIOR_2	8	H'FFFE4002	8
	Timer interrupt enable register_2	TIER_2	8	H'FFFE4004	8
	Timer status register_2	TSR_2	8	H'FFFE4005	8
	Timer counter_2	TCNT_2	16	H'FFFE4006	16
	Timer general register A_2	TGRA_2	16	H'FFFE4008	16
	Timer general register B_2	TGRB_2	16	H'FFFE400A	16
	Timer control register_3	TCR_3	8	H'FFFE4200	8
	Timer mode register_3	TMDR_3	8	H'FFFE4202	8
	Timer I/O control register H_3	TIORH_3	8	H'FFFE4204	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Multi-function	Timer I/O control register L_3	TIORL_3	8	H'FFFE4205	8
timer pulse unit	Timer interrupt enable register_3	TIER_3	8	H'FFFE4208	8
۷	Timer status register_3	TSR_3	8	H'FFFE422C	8
	Timer counter_3	TCNT_3	16	H'FFFE4210	16
	Timer general register A_3	TGRA_3	16	H'FFFE4218	16
	Timer general register B_3	TGRB_3	16	H'FFFE421A	16
	Timer general register C_3	TGRC_3	16	H'FFFE4224	16
	Timer general register D_3	TGRD_3	16	H'FFFE4226	16
	Timer buffer operation transfer mode register_3	TBTM_3	8	H'FFFE4238	8
	Timer control register_4	TCR_4	8	H'FFFE4201	8
	Timer mode register_4	TMDR_4	8	H'FFFE4203	8
	Timer I/O control register H_4	TIORH_4	8	H'FFFE4206	8
	Timer I/O control register L_4	TIORL_4	8	H'FFFE4207	8
	Timer interrupt enable register_4	TIER_4	8	H'FFFE4209	8
	Timer status register_4	TSR_4	8	H'FFFE422D	8
	Timer counter_4	TCNT_4	16	H'FFFE4212	16
	Timer general register A_4	TGRA_4	16	H'FFFE421C	16
	Timer general register B_4	TGRB_4	16	H'FFFE421E	16
	Timer general register C_4	TGRC_4	16	H'FFFE4228	16
	Timer general register D_4	TGRD_4	16	H'FFFE422A	16
	Timer buffer operation transfer mode register_4	TBTM_4	8	H'FFFE4239	8
	Timer A/D converter start request control register	TADCR	16	H'FFFE4240	16
	Timer A/D converter start request cycle set register A_4	TADCORA_4	16	H'FFFE4244	16
	Timer A/D converter start request cycle set register B_4	TADCORB_4	16	H'FFFE4246	16
	Timer A/D converter start request cycle set buffer register A_4	TADCOBRA_4	16	H'FFFE4248	16
	Timer A/D converter start request cycle set buffer register B_4	TADCOBRB_4	16	H'FFFE424A	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Multi-function	Timer start register	TSTR	8	H'FFFE4280	8
timer pulse unit 2	Timer synchronous register	TSYR	8	H'FFFE4281	8
2	Timer read/write enable register	TRWER	8	H'FFFE4284	8
	Timer output master enable register	TOER	8	H'FFFE420A	8
	Timer output control register 1	TOCR1	8	H'FFFE420E	8
	Timer output control register 2	TOCR2	8	H'FFFE420F	8
	Timer gate control register	TGCR	8	H'FFFE420D	8
	Timer cycle data register	TCDR	16	H'FFFE4214	16
	Timer dead time data register	TDDR	16	H'FFFE4216	16
	Timer subcounter	TCNTS	16	H'FFFE4220	16
	Timer cycle buffer register	TCBR	16	H'FFFE4222	16
	Timer interrupt skipping set register	TITCR	8	H'FFFE4230	8
	Timer interrupt skipping counter	TITCNT	8	H'FFFE4231	8
	Timer buffer transfer set register	TBTER	8	H'FFFE4232	8
	Timer dead time enable register	TDER	8	H'FFFE4234	8
	Timer waveform control register	TWCR	8	H'FFFE4260	8
	Timer output level buffer register	TOLBR	8	H'FFFE4236	8
•	Compare match timer start register	CMSTR	16	H'FFFEC000	16
timer	Compare match timer control/status register_0	CMCSR_0	16	H'FFFEC002	16
	Compare match counter_0	CMCNT_0	16	H'FFFEC004	8, 16
	Compare match constant register_0	CMCOR_0	16	H'FFFEC006	8, 16
	Compare match timer control/status register_1	CMCSR_1	16	H'FFFEC008	16
	Compare match counter_1	CMCNT_1	16	H'FFFEC00A	8, 16
	Compare match constant register_1	CMCOR_1	16	H'FFFEC00C	8, 16
Watchdog timer	Watchdog timer control/status register	WTCSR	8	H'FFFE0000	8, 16*
	Watchdog timer counter	WTCNT	8	H'FFFE0002	8, 16*
	Watchdog reset control/status register	WRCSR	8	H'FFFE0004	8, 16*

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Realtime clock	64-Hz counter	R64CNT	8	H'FFFE6000	8
	Second counter	RSECCNT	8	H'FFFE6002	8
	Minute counter	RdINCNT	8	H'FFFE6004	8
	Hour counter	RHRCNT	8	H'FFFE6006	8
	Day of week counter	RWKCNT	8	H'FFFE6008	8
	Date counter	RDAYCNT	8	H'FFFE600A	8
	Month counter	RMONCNT	8	H'FFFE600C	8
	Year counter	RYRCNT	16	H'FFFE600E	16
	Second alarm register	RSECAR	8	H'FFFE6010	8
	Minute alarm register	RMINAR	8	H'FFFE6012	8
	Hour alarm register	RHRAR	8	H'FFFE6014	8
	Day of week alarm register	RWKAR	8	H'FFFE6016	8
	Date alarm register	RDAYAR	8	H'FFFE6018	8
	Month alarm register	RMONAR	8	H'FFFE601A	8
	Year alarm register	RYRAR	16	H'FFFE6020	16
	Control register 1	RCR1	8	H'FFFE601C	8
	Control register 2	RCR2	8	H'FFFE601E	8
	Control register 3	RCR3	8	H'FFFE6024	8
	Control register 5	RCR5	8	H'FFFE6026	8
	Frequency register H	RFRH	16	H'FFFE602A	16
	Frequency register L	RFRL	16	H'FFFE602C	16
Serial	Serial mode register_0	SCSMR_0	16	H'FFFE8000	16
communication interface with	Bit rate register_0	SCBRR_0	8	H'FFFE8004	8
FIFO	Serial control register_0	SCSCR_0	16	H'FFFE8008	16
	Transmit FIFO data register_0	SCFTDR_0	8	H'FFFE800C	8
	Serial status register_0	SCFSR_0	16	H'FFFE8010	16
	Receive FIFO data register_0	SCFRDR_0	8	H'FFFE8014	8
	FIFO control register_0	SCFCR_0	16	H'FFFE8018	16
	FIFO data count set register_0	SCFDR_0	16	H'FFFE801C	16
	Serial port register_0	SCSPTR_0	16	H'FFFE8020	16
	Line status register_0	SCLSR_0	16	H'FFFE8024	16
	Serial extension mode register_0	SCEMR_0	16	H'FFFE8028	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Serial	Serial mode register_1	SCSMR_1	16	H'FFFE8800	16
communication interface with	Bit rate register_1	SCBRR_1	8	H'FFFE8804	8
FIFO	Serial control register_1	SCSCR_1	16	H'FFFE8808	16
	Transmit FIFO data register_1	SCFTDR_1	8	H'FFFE880C	8
	Serial status register_1	SCFSR_1	16	H'FFFE8810	16
	Receive FIFO data register_1	SCFRDR_1	8	H'FFFE8814	8
	FIFO control register_1	SCFCR_1	16	H'FFFE8818	16
	FIFO data count register_1	SCFDR_1	16	H'FFFE881C	16
	Serial port register_1	SCSPTR_1	16	H'FFFE8820	16
	Line status register_1	SCLSR_1	16	H'FFFE8824	16
	Serial extension mode register_1	SCEMR_1	16	H'FFFE8828	16
	Serial mode register_2	SCSMR_2	16	H'FFFE9000	16
	Bit rate register_2	SCBRR_2	8	H'FFFE9004	8
	Serial control register_2	SCSCR_2	16	H'FFFE9008	16
	Transmit FIFO data register_2	SCFTDR_2	8	H'FFFE900C	8
	Serial status register_2	SCFSR_2	16	H'FFFE9010	16
	Receive FIFO data register_2	SCFRDR_2	8	H'FFFE9014	8
	FIFO control register_2	SCFCR_2	16	H'FFFE9018	16
	FIFO data count register_2	SCFDR_2	16	H'FFFE901C	16
	Serial port register_2	SCSPTR_2	16	H'FFFE9020	16
	Line status register_2	SCLSR_2	16	H'FFFE9024	16
	Serial extension mode register_2	SCEMR_2	16	H'FFFE9028	16
	Serial mode register_3	SCSMR_3	16	H'FFFE9800	16
	Bit rate register_3	SCBRR_3	8	H'FFFE9804	8
	Serial control register_3	SCSCR_3	16	H'FFFE9808	16
	Transmit FIFO data register_3	SCFTDR_3	8	H'FFFE980C	8
	Serial status register_3	SCFSR_3	16	H'FFFE9810	16
	Receive FIFO data register_3	SCFRDR_3	8	H'FFFE9814	8
	FIFO control register_3	SCFCR_3	16	H'FFFE9818	16
	FIFO data count register_3	SCFDR_3	16	H'FFFE981C	16
	Serial port register_3	SCSPTR_3	16	H'FFFE9820	16
	Line status register_3	SCLSR_3	16	H'FFFE9824	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Serial	Serial extension mode register_3	SCEMR_3	16	H'FFFE9828	16
communication interface with	Serial mode register_4	SCSMR_4	16	H'FFFEA000	16
FIFO	Bit rate register_4	SCBRR_4	8	H'FFFEA004	8
	Serial control register_4	SCSCR_4	16	H'FFFEA008	16
	Transmit FIFO data register_4	SCFTDR_4	8	H'FFFEA00C	8
	Serial status register_4	SCFSR_4	16	H'FFFEA010	16
	Receive FIFO data register_4	SCFRDR_4	8	H'FFFEA014	8
	FIFO control register_4	SCFCR_4	16	H'FFFEA018	16
	FIFO data count register_4	SCFDR_4	16	H'FFFEA01C	16
	Serial port register_4	SCSPTR_4	16	H'FFFEA020	16
	Line status register_4	SCLSR_4	16	H'FFFEA024	16
	Serial extension mode register_4	SCEMR_4	16	H'FFFEA028	16
Renesas serial	Control register_0	SPCR_0	8	H'FFFF8000	8, 16
peripheral interface	Slave select polarity register_0	SSLP_0	8	H'FFFF8001	8, 16
interiace	Pin control register_0	SPPCR_0	8	H'FFFF8002	8, 16
	Status register_0	SPSR_0	8	H'FFFF8003	8, 16
	Data register_0	SPDR_0	32	H'FFFF8004	8, 16, 32
	Sequence control register_0	SPSCR_0	8	H'FFFF8008	8, 16
	Sequence status register_0	SPSSR_0	8	H'FFFF8009	8, 16
	Bit rate register_0	SPBR_0	8	H'FFFF800A	8, 16
	Data control register_0	SPDCR_0	8	H'FFFF800B	8, 16
	Clock delay register_0	SPCKD_0	8	H'FFFF800C	8, 16
	Slave select negation delay register_0	SSLND_0	8	H'FFFF800D	8, 16
	Next-access delay register_0	SPND_0	8	H'FFFF800E	8
	Command register_00	SPCMD_00	16	H'FFFF8010	16
	Command register_01	SPCMD_01	16	H'FFFF8012	16
	Command register_02	SPCMD_02	16	H'FFFF8014	16
	Command register_03	SPCMD_03	16	H'FFFF8016	16
	Buffer control register_0	SPBFCR_0	8	H'FFFF8020	8, 16
	Buffer data count setting register_0	SPBFDR_0	16	H'FFFF8022	16
	Control register_1	SPCR_1	8	H'FFFF8800	8, 16
	Slave select polarity register_1	SSLP_1	8	H'FFFF8801	8, 16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Renesas serial	Pin control register_1	SPPCR_1	8	H'FFFF8802	8, 16
peripheral interface	Status register_1	SPSR_1	8	H'FFFF8803	8, 16
interface	Data register_1	SPDR_1	32	H'FFFF8804	8, 16, 32
	Sequence control register_1	SPSCR_1	8	H'FFFF8808	8, 16
	Sequence status register_1	SPSSR_1	8	H'FFFF8809	8, 16
	Bit rate register_1	SPBR_1	8	H'FFFF880A	8, 16
	Data control register_1	SPDCR_1	8	H'FFFF880B	8, 16
	Clock delay register_1	SPCKD_1	8	H'FFFF880C	8, 16
	Slave select negation delay register_1	SSLND_1	8	H'FFFF880D	8, 16
	Next-access delay register_1	SPND_1	8	H'FFFF880E	8
	Command register_10	SPCMD_10	16	H'FFFF8810	16
	Command register_11	SPCMD_11	16	H'FFFF8812	16
	Command register_12	SPCMD_12	16	H'FFFF8814	16
	Command register_13	SPCMD_13	16	H'FFFF8816	16
	Buffer control register_1	SPBFCR_1	8	H'FFFF8820	8, 16
	Buffer data count setting register_1	SPBFDR_1	16	H'FFFF8822	16
	Control register_2	SPCR_2	8	H'FFFFB000	8, 16
	Slave select polarity register_2	SSLP_2	8	H'FFFFB001	8, 16
	Pin control register_2	SPPCR_2	8	H'FFFFB002	8, 16
	Status register_2	SPSR_2	8	H'FFFFB003	8, 16
	Data register_2	SPDR_2	32	H'FFFFB004	8, 16, 32
	Sequence control register_2	SPSCR_2	8	H'FFFFB008	8, 16
	Sequence status register_2	SPSSR_2	8	H'FFFFB009	8, 16
	Bit rate register_2	SPBR_2	8	H'FFFFB00A	8, 16
	Data control register_2	SPDCR_2	8	H'FFFFB00B	8, 16
	Clock delay register_2	SPCKD_2	8	H'FFFFB00C	8, 16
	Slave select negation delay register_2	SSLND_2	8	H'FFFFB00D	8, 16
	Next-access delay register_2	SPND_2	8	H'FFFFB00E	8
	Command register_20	SPCMD_20	16	H'FFFFB010	16
	Command register_21	SPCMD_21	16	H'FFFFB012	16
	Command register_22	SPCMD_22	16	H'FFFFB014	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Renesas serial	Command register_23	SPCMD_23	16	H'FFFFB016	16
peripheral interface	Buffer control register_2	SPBFCR_2	8	H'FFFFB020	8, 16
interiace	Buffer data count setting register_2	SPBFDR_2	16	H'FFFFB022	16
SPI multi-I/O	Common control register	CMNCR	32	H'FFFC1C00	32
bus controller	SSL delay register	SSLDR	32	H'FFFC1C04	32
	Bit rate register	SPBCR	32	H'FFFC1C08	32
	Data read control register	DRCR	32	H'FFFC1C0C	32
	Data read command setting register	DRCMR	32	H'FFFC1C10	32
	Data read extended address setting register	DREAR	32	H'FFFC1C14	32
	Data read option setting register	DROPR	32	H'FFFC1C18	32
	Data read enable setting register	DRENR	32	H'FFFC1C1C	32
	SPI mode control register	SMCR	32	H'FFFC1C20	32
	SPI mode command setting register	SMCMR	32	H'FFFC1C24	32
	SPI mode address setting register	SMADR	32	H'FFFC1C28	32
	SPI mode option setting register	SMOPR	32	H'FFFC1C2C	32
	SPI mode enable setting register	SMENR	32	H'FFFC1C30	32
	SPI mode read data register 0	SMRDR0	32	H'FFFC1C38	8, 16, 32
	SPI mode read data register 1	SMRDR1	32	H'FFFC1C3C	8, 16, 32
	SPI mode write data register 0	SMWDR0	32	H'FFFC1C40	8, 16, 32
	SPI mode write data register 1	SMWDR1	32	H'FFFC1C44	8, 16, 32
	Common status register	CMNSR	32	H'FFFC1C48	32
	AC characteristics adjustment register	SPBACR	32	H'FFFC1C50	32

			Number		Access
Module Name	Register Name	Abbreviation	of Bits	Address	Size
	I ² C bus control register 1_0	ICCR1_0	8	H'FFFEE000	8
3	I ² C bus control register 2_0	ICCR2_0	8	H'FFFEE001	8
	I ² C bus mode register_0	ICMR_0	8	H'FFFEE002	8
	I ² C bus interrupt enable register_0	ICIER_0	8	H'FFFEE003	8
	I ² C bus status register_0	ICSR_0	8	H'FFFEE004	8
	Slave address register_0	SAR_0	8	H'FFFEE005	8
	I ² C bus transmit data register_0	ICDRT_0	8	H'FFFEE006	8
	I ² C bus receive data register_0	ICDRR_0	8	H'FFFEE007	8
	NF2CYC register_0	NF2CYC_0	8	H'FFFEE008	8
	I ² C bus control register 1_1	ICCR1_1	8	H'FFFEE400	8
	I ² C bus control register 2_1	ICCR2_1	8	H'FFFEE401	8
	I ² C bus mode register_1	ICMR_1	8	H'FFFEE402	8
	I ² C bus interrupt enable register_1	ICIER_1	8	H'FFFEE403	8
	I ² C bus status register_1	ICSR_1	8	H'FFFEE404	8
	Slave address register_1	SAR_1	8	H'FFFEE405	8
	I ² C bus transmit data register_1	ICDRT_1	8	H'FFFEE406	8
	I ² C bus receive data register_1	ICDRR_1	8	H'FFFEE407	8
	NF2CYC register_1	NF2CYC_1	8	H'FFFEE408	8
	I ² C bus control register 1_2	ICCR1_2	8	H'FFFEE800	8
	I ² C bus control register 2_2	ICCR2_2	8	H'FFFEE801	8
	I ² C bus mode register_2	ICMR_2	8	H'FFFEE802	8
	I ² C bus interrupt enable register_2	ICIER_2	8	H'FFFEE803	8
	I ² C bus status register_2	ICSR_2	8	H'FFFEE804	8
	Slave address register_2	SAR_2	8	H'FFFEE805	8
	I ² C bus transmit data register_2	ICDRT_2	8	H'FFFEE806	8
	I ² C bus receive data register_2	ICDRR_2	8	H'FFFEE807	8
	NF2CYC register_2	NF2CYC_2	8	H'FFFEE808	8
	I ² C bus control register 1_3	ICCR1_3	8	H'FFFEEC00	8
	I ² C bus control register 2_3	ICCR2_3	8	H'FFFEEC01	8
	I ² C bus mode register_3	ICMR_3	8	H'FFFEEC02	8
	I ² C bus interrupt enable register_3	ICIER_3	8	H'FFFEEC03	8
	I ² C bus status register_3	ICSR_3	8	H'FFFEEC04	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
I ² C bus interface	Slave address register_3	SAR_3	8	H'FFFEEC05	8
3	I ² C bus transmit data register_3	ICDRT_3	8	H'FFFEEC06	8
	I ² C bus receive data register_3	ICDRR_3	8	H'FFFEEC07	8
	NF2CYC register_3	NF2CYC_3	8	H'FFFEEC08	8
Serial sound	Control register_0	SSICR_0	32	H'FFFF0000	8, 16, 32
interface	Status register_0	SSISR_0	32	H'FFFF0004	8, 16, 32
	FIFO control register_0	SSIFCR_0	32	H'FFFF0010	8, 16, 32
	FIFO status register_0	SSIFSR_0	32	H'FFFF0014	8, 16, 32
	Transmit FIFO data register 0	SSIFTDR_0	32	H'FFFF0018	32
	Receive FIFO data register 0	SSIFRDR_0	32	H'FFFF001C	8, 16, 32
	TDM mode register_0	SSITDMR_0	32	H'FFFF0020	8, 16, 32
	Control register_1	SSICR_1	32	H'FFFF0800	8, 16, 32
	Status register_1	SSISR_1	32	H'FFFF0804	8, 16, 32
	FIFO control register_1	SSIFCR_1	32	H'FFFF0810	8, 16, 32
	FIFO status register_1	SSIFSR_1	32	H'FFFF0814	8, 16, 32
	Transmit FIFO data register 1	SSIFTDR_1	32	H'FFFF0818	32
	Receive FIFO data register 1	SSIFRDR_1	32	H'FFFF081C	32
	TDM mode register_1	SSITDMR_1	32	H'FFFF0820	8, 16, 32
	Control register_2	SSICR_2	32	H'FFFF1000	8, 16, 32
	Status register_2	SSISR_2	32	H'FFFF1004	8, 16, 32
	FIFO control register_2	SSIFCR_2	32	H'FFFF1010	8, 16, 32
	FIFO status register_2	SSIFSR_2	32	H'FFFF1014	8, 16, 32
	Transmit FIFO data register 2	SSIFTDR_2	32	H'FFFF1018	32
	Receive FIFO data register 2	SSIFRDR_2	32	H'FFFF101C	32
	TDM mode register_2	SSITDMR_2	32	H'FFFF1020	8, 16, 32
	Control register_3	SSICR_3	32	H'FFFF1800	8, 16, 32
	Status register_3	SSISR_3	32	H'FFFF1804	8, 16, 32
	FIFO control register_3	SSIFCR_3	32	H'FFFF1810	8, 16, 32
	FIFO status register_3	SSIFSR_3	32	H'FFFF1814	8, 16, 32
	Transmit FIFO data register 3	SSIFTDR_3	32	H'FFFF1818	32
	Receive FIFO data register 3	SSIFRDR_3	32	H'FFFF181C	32
	TDM mode register_3	SSITDMR_3	32	H'FFFF1820	8, 16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Serial I/O with	Mode register	SIMDR	16	H'FFFF4800	16
FIFO	Clock select register	SISCR	16	H'FFFF4802	16
	Transmit data assign register	SITDAR	16	H'FFFF4804	16
	Receive data assign register	SIRDAR	16	H'FFFF4806	16
	Control register	SICTR	16	H'FFFF480C	16
	FIFO control register	SIFCTR	16	H'FFFF4810	16
	Status register	SISTR	16	H'FFFF4814	16
	Interrupt enable register	SIIER	16	H'FFFF4816	16
	Transmit data register	SITDR	32	H'FFFF4820	8, 16, 32
	Receive data register	SIRDR	32	H'FFFF4824	8, 16, 32
Controller area	Master Control Register_0	MCR_0	16	H'FFFE5000	16
network	General Status Register_0	GSR_0	16	H'FFFE5002	16
	Bit Configuration Register 1_0	BCR1_0	16	H'FFFE5004	16
	Bit Configuration Register 0_0	BCR0_0	16	H'FFFE5006	16
	Interrupt Request Register_0	IRR_0	16	H'FFFE5008	16
	Interrupt Mask Register_0	IMR_0	16	H'FFFE500A	16
	Error Counter Register_0	TEC_REC_0	16	H'FFFE500C	8, 16
	Transmit Pending Register 1_0	TXPR1_0	16	H'FFFE5020	32
	Transmit Pending Register 0_0	TXPR0_0	16	H'FFFE5022	16
	Transmit Cancel Register 1_0	TXCR1_0	16	H'FFFE5028	16
	Transmit Cancel Register 0_0	TXCR0_0	16	H'FFFE502A	16
	Transmit Acknowledge Register 1_0	TXACK1_0	16	H'FFFE5030	16
	Transmit Acknowledge Register 0_0	TXACK0_0	16	H'FFFE5032	16
	Abort Acknowledge Register 1_0	ABACK1_0	16	H'FFFE5038	16
	Abort Acknowledge Register 0_0	ABACK0_0	16	H'FFFE503A	16
	Data Frame Receive Pending Register 1_0	RXPR1_0	16	H'FFFE5040	16
	Data Frame Receive Pending Register 0_0	RXPR0_0	16	H'FFFE5042	16
	Remote Frame Receive Pending Register 1_0	RFPR1_0	16	H'FFFE5048	16
	Remote Frame Receive Pending Register 0_0	RFPR0_0	16	H'FFFE504A	16
	Mailbox Interrupt Mask Register 1_0	MBIMR1_0	16	H'FFFE5050	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Controller area network	Mailbox Interrupt Mask Register 0_0	MBIMR0_0	16	H'FFFE5052	16
	Unread Message Status Register 1_0	UMSR1_0	16	H'FFFE5058	16
	Unread Message Status Register 0_0	UMSR0_0	16	H'FFFE505A	16
	Timer Trigger Control Register 0_0	TTCR0_0	16	H'FFFE5080	16
	Cycle Maximum/Tx-Enable Window Register_0	CMAX_TEW_0	16	H'FFFE5084	16
	Reference Trigger Offset Register_0	RFTROFF_0	16	H'FFFE5086	16
	Timer Status Register_0	TSR_0	16	H'FFFE5088	16
	Cycle Counter Register_0	CCR_0	16	H'FFFE508A	16
	Timer Counter Register_0	TCNTR_0	16	H'FFFE508C	16
	Cycle Time Register_0	CYCTR_0	16	H'FFFE5090	16
	Reference Mark Register_0	RFMK_0	16	H'FFFE5094	16
	Timer Compare Match Register 0_0	TCMR0_0	16	H'FFFE5098	16
	Timer Compare Match Register 1_0	TCMR1_0	16	H'FFFE509C	16
	Timer Compare Match Register 2_0	TCMR2_0	16	H'FFFE50A0	16
	Tx-Trigger Time Selection Register_0	TTTSEL_0	16	H'FFFE50A4	16
	Mailbox n Control 0_H_0 (n = 0 to 31)	MBn_ CONTROL0_H_0 (n = 0 to 31)	16	H'FFFE5100 + n × 32	16, 32
	Mailbox n Control 0_L_0 (n = 0 to 31)	MBn_ CONTROL0_L_0 (n = 0 to 31)	16	H'FFFE5102 + n × 32	16
	Mailbox n Local Acceptance Filter Mask 0_0 (n = 0 to 31)	MBn_LAFM0_0 (n = 0 to 31)	16	H'FFFE5104 + n × 32	16, 32
	Mailbox n Local Acceptance Filter Mask 1_0 (n = 0 to 31)	MBn_LAFM1_0 (n = 0 to 31)	16	H'FFFE5106 + n × 32	16
	Mailbox n Data 01_0 (n = 0 to 31)	MBn_ DATA_01_0 (n = 0 to 31)	16	H'FFFE5108 + n × 32	8, 16, 32
	Mailbox n Data 23_0 (n = 0 to 31)	MBn_ DATA_23_0 (n = 0 to 31)	16	H'FFFE510A + n × 32	8, 16
	Mailbox n Data 45_0 (n = 0 to 31)	MBn_ DATA_45_0 (n = 0 to 31)	16	H'FFFE510C + n × 32	8, 16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Controller area network	Mailbox n Data 67_0 (n = 0 to 31)	MBn_ DATA_67_0 (n = 0 to 31)	16	H'FFFE510E + n × 32	8, 16
	Mailbox n Control 1_0 (n = 0 to 31)	MBn_ CONTROL1_0 (n = 0 to 31)	16	H'FFFE5110 + n × 32	8, 16
	Mailbox n Time Stamp_0 (n = 0 to 15, 30, 31)	MBn_ TIMESTAMP_0 (n = 0 to 15, 30, 31)	16	H'FFFE5112 + n × 32	16
	Mailbox n Trigger Time_0 (n = 24 to 30)	MBn_TTT_0 (n = 24 to 30)	16	H'FFFE5114 + n × 32	16
	Mailbox n TT Control_0 (n = 24 to 29)	MBn_ TTCONTROL_0 (n = 24 to 29)	16	H'FFFE5116 + n × 32	16
	Master Control Register_1	MCR_1	16	H'FFFE5800	16
	General Status Register_1	GSR_1	16	H'FFFE5802	16
	Bit Configuration Register 1_1	BCR1_1	16	H'FFFE5804	16
	Bit Configuration Register 0_1	BCR0_1	16	H'FFFE5806	16
	Interrupt Request Register_1	IRR_1	16	H'FFFE5808	16
	Interrupt Mask Register_1	IMR_1	16	H'FFFE580A	16
	Error Counter Register_1	TEC_REC_1	16	H'FFFE580C	8, 16
	Transmit Pending Register 1_1	TXPR1_1	16	H'FFFE5820	32
	Transmit Pending Register 0_1	TXPR0_1	16	H'FFFE5822	16
	Transmit Cancel Register 1_1	TXCR1_1	16	H'FFFE5828	16
	Transmit Cancel Register 0_1	TXCR0_1	16	H'FFFE582A	16
	Transmit Acknowledge Register 1_1	TXACK1_1	16	H'FFFE5830	16
	Transmit Acknowledge Register 0_1	TXACK0_1	16	H'FFFE5832	16
	Abort Acknowledge Register 1_1	ABACK1_1	16	H'FFFE5838	16
	Abort Acknowledge Register 0_1	ABACK0_1	16	H'FFFE583A	16
	Data Frame Receive Pending Register 1_1	RXPR1_1	16	H'FFFE5840	16
	Data Frame Receive Pending Register 0_1	RXPR0_1	16	H'FFFE5842	16
	Remote Frame Receive Pending Register 1_1	RFPR1_1	16	H'FFFE5848	16
	Remote Frame Receive Pending Register 0_1	RFPR0_1	16	H'FFFE584A	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Controller area network	Mailbox Interrupt Mask Register 1_1	MBIMR1_1	16	H'FFFE5850	16
	Mailbox Interrupt Mask Register 0_1	MBIMR0_1	16	H'FFFE5852	16
	Unread Message Status Register 1_1	UMSR1_1	16	H'FFFE5858	16
	Unread Message Status Register 0_1	UMSR0_1	16	H'FFFE585A	16
	Timer Trigger Control Register 0_1	TTCR0_1	16	H'FFFE5880	16
	Cycle Maximum/Tx-Enable Window Register_1	CMAX_TEW_1	16	H'FFFE5884	16
	Reference Trigger Offset Register_1	RFTROFF_1	16	H'FFFE5886	16
	Timer Status Register_1	TSR_1	16	H'FFFE5888	16
	Cycle Counter Register_1	CCR_1	16	H'FFFE588A	16
	Timer Counter Register_1	TCNTR_1	16	H'FFFE588C	16
	Cycle Time Register_1	CYCTR_1	16	H'FFFE5890	16
	Reference Mark Register_1	RFMK_1	16	H'FFFE5894	16
	Timer Compare Match Register 0_1	TCMR0_1	16	H'FFFE5898	16
	Timer Compare Match Register 1_1	TCMR1_1	16	H'FFFE589C	16
	Timer Compare Match Register 2_1	TCMR2_1	16	H'FFFE58A0	16
	Tx-Trigger Time Selection Register_1	TTTSEL_1	16	H'FFFE58A4	16
	Mailbox n Control 0_H_1 (n = 0 to 31)	MBn_ CONTROL0_H_1 (n = 0 to 31)	16	H'FFFE5900 + n × 32	16, 32
	Mailbox n Control 0_L_1 (n = 0 to 31)	MBn_ CONTROL0_L_1 (n = 0 to 31)	16	H'FFFE5902 + n × 32	16
	Mailbox n Local Acceptance Filter Mask 0_1 (n = 0 to 31)	MBn_LAFM0_1 (n = 0 to 31)	16	H'FFFE5904 + n × 32	16, 32
	Mailbox n Local Acceptance Filter Mask 1_1 (n = 0 to 31)	MBn_LAFM1_1 (n = 0 to 31)	16	H'FFFE5906 + n × 32	16
	Mailbox n Data 01_1 (n = 0 to 31)	MBn_ DATA_01_1 (n = 0 to 31)	16	H'FFFE5908 + n × 32	8, 16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Controller area network	Mailbox n Data 23_1 (n = 0 to 31)	MBn_ DATA_23_1 (n = 0 to 31)	16	H'FFFE590A + n × 32	8, 16
	Mailbox n Data 45_1 (n = 0 to 31)	MBn_ DATA_45_1 (n = 0 to 31)	16	H'FFFE590C + n × 32	8, 16, 32
	Mailbox n Data 67_1 (n = 0 to 31)	MBn_ DATA_67_1 (n = 0 to 31)	16	H'FFFE590E + n × 32	8, 16
	Mailbox n Control 1_1 (n = 0 to 31)	MBn_ CONTROL1_1 (n = 0 to 31)	16	H'FFFE5910 + n × 32	8, 16
	Mailbox n Time Stamp_1 (n = 0 to 15, 30, 31)	MBn_ TIMESTAMP_1 (n = 0 to 15, 30, 31)	16	H'FFFE5912 + n × 32	16
	Mailbox n Trigger Time_1 (n = 24 to 30)	MBn_TTT_1 (n = 24 to 30)	16	H'FFFE5914 + n × 32	16
	Mailbox n TT Control_1 (n = 24 to 29)	MBn_ TTCONTROL_1 (n = 24 to 29)	16	H'FFFE5916 + n × 32	16
IEBus controller	IEBus control register	IECTR	8	H'FFFEF000	8
	IEBus command register	IECMR	8	H'FFFEF001	8
	IEBus master control register	IEMCR	8	H'FFFEF002	8
	IEBus master unit address register 1	IEAR1	8	H'FFFEF003	8
	IEBus master unit address register 2	IEAR2	8	H'FFFEF004	8
	IEBus slave address setting register 1	IESA1	8	H'FFFEF005	8
	IEBus slave address setting register 2	IESA2	8	H'FFFEF006	8
	IEBus transmit message length register	IETBFL	8	H'FFFEF007	8
	IEBus reception master address register 1	IEMA1	8	H'FFFEF009	8
	IEBus reception master address register 2	IEMA2	8	H'FFFEF00A	8
	IEBus receive control field register	IERCTL	8	H'FFFEF00B	8
	IEBus receive message length register	IERBFL	8	H'FFFEF00C	8
	IEBus lock address register 1	IELA1	8	H'FFFEF00E	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
IEBus controller	IEBus lock address register 2	IELA2	8	H'FFFEF00F	8
	IEBus general flag register	IEFLG	8	H'FFFEF010	8
	IEBus transmit status register	IETSR	8	H'FFFEF011	8
	IEBus transmit interrupt enable register	IEIET	8	H'FFFEF012	8
	IEBus receive status register	IERSR	8	H'FFFEF014	8
	IEBus receive interrupt enable register	IEIER	8	H'FFFEF015	8
	IEBus clock select register	IECKSR	8	H'FFFEF018	8
	IEBus transmit data buffer registers 001 to 128	IETB001 to IETB128	8	H'FFFEF100 to H'FFFEF17F	8
	IEBus receive data buffer registers 001 to 128	IERB001 to IERB128	8	H'FFFEF200 to H'FFFEF27F	8
Renesas SPDIF	Transmitter channel 1 audio register	TLCA	32	H'FFFFD800	32
interface	Transmitter channel 2 audio register	TRCA	32	H'FFFFD804	32
	Transmitter channel 1 status register	TLCS	32	H'FFFFD808	32
	Transmitter channel 2 status register	TRCS	32	H'FFFFD80C	32
	Transmitter user data register	TUI	32	H'FFFFD810	32
	Receiver channel 1 audio register	RLCA	32	H'FFFFD814	32
	Receiver channel 2 audio register	RRCA	32	H'FFFFD818	32
	Receiver channel 1 status register	RLCS	32	H'FFFFD81C	32
	Receiver channel 2 status register	RRCS	32	H'FFFFD820	32
	Receiver user data register	RUI	32	H'FFFFD824	32
	Control register	CTRL	32	H'FFFFD828	32
	Status register	STAT	32	H'FFFFD82C	32
	Transmitter DMA audio data register	TDAD	32	H'FFFFD830	32
	Receiver DMA audio data register	RDAD	32	H'FFFFD834	32
CD-ROM	Enable control register	CROMEN	8	H'FFFF9000	8
decoder	Sync code-based synchronization control register	CROMSY0	8	H'FFFF9001	8
	Decoding mode control register	CROMCTL0	8	H'FFFF9002	8
	EDC/ECC check control register	CROMCTL1	8	H'FFFF9003	8
	Automatic decoding stop control register	CROMCTL3	8	H'FFFF9005	8
	Decoding option setting control register	CROMCTL4	8	H'FFFF9006	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
CD-ROM decoder	HEAD20 to HEAD22 representation control register	CROMCTL5	8	H'FFFF9007	8
	Sync code status register	CROMST0	8	H'FFFF9008	8
	Post-ECC header error status register	CROMST1	8	H'FFFF9009	8
	Post-ECC subheader error status register	CROMST3	8	H'FFFF900B	8
	Header/subheader validity check status register	CROMST4	8	H'FFFF900C	8
	Mode determination and link sector detection status register	CROMST5	8	H'FFFF900D	8
	ECC/EDC error status register	CROMST6	8	H'FFFF900E	8
	Buffer status register	CBUFST0	8	H'FFFF9014	8
	Decoding stoppage source status register	CBUFST1	8	H'FFFF9015	8
	Buffer overflow status register	CBUFST2	8	H'FFFF9016	8
	Pre-ECC correction header: minutes data register	HEAD00	8	H'FFFF9018	8
	Pre-ECC correction header: seconds data register	HEAD01	8	H'FFFF9019	8
	Pre-ECC correction header: frames (1/75 second) data register	HEAD02	8	H'FFFF901A	8
	Pre-ECC correction header: mode data register	HEAD03	8	H'FFFF901B	8
	Pre-ECC correction subheader: file number (byte 16) data register	SHEAD00	8	H'FFFF901C	8
	Pre-ECC correction subheader: channel number (byte 17) data register	SHEAD01	8	H'FFFF901D	8
	Pre-ECC correction subheader: sub-mode (byte 18) data register	SHEAD02	8	H'FFFF901E	8
	Pre-ECC correction subheader: data type (byte 19) data register	SHEAD03	8	H'FFFF901F	8
	Pre-ECC correction subheader: file number (byte 20) data register	SHEAD04	8	H'FFFF9020	8
	Pre-ECC correction subheader: channel number (byte 21) data register	SHEAD05	8	H'FFFF9021	8
	Pre-ECC correction subheader: sub-mode (byte 22) data register	SHEAD06	8	H'FFFF9022	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
CD-ROM decoder	Pre-ECC correction subheader: data type (byte 23) data register	SHEAD07	8	H'FFFF9023	8
	Post-ECC correction header: minutes data register	HEAD20	8	H'FFFF9024	8
	Post-ECC correction header: seconds data register	HEAD21	8	H'FFFF9025	8
	Post-ECC correction header: frames (1/75 second) data register	HEAD22	8	H'FFFF9026	8
	Post-ECC correction header: mode data register	HEAD23	8	H'FFFF9027	8
	Post-ECC correction subheader: file number (byte 16) data register	SHEAD20	8	H'FFFF9028	8
	Post-ECC correction subheader: channel number (byte 17) data register	SHEAD21	8	H'FFFF9029	8
	Post-ECC correction subheader: sub-mode (byte 18) data register	SHEAD22	8	H'FFFF902A	8
	Post-ECC correction subheader: data type (byte 19) data register	SHEAD23	8	H'FFFF902B	8
	Post-ECC correction subheader: file number (byte 20) data register	SHEAD24	8	H'FFFF902C	8
	Post-ECC correction subheader: channel number (byte 21) data register	SHEAD25	8	H'FFFF902D	8
	Post-ECC correction subheader: sub-mode (byte 22) data register	SHEAD26	8	H'FFFF902E	8
	Post-ECC correction subheader: data type (byte 23) data register	SHEAD27	8	H'FFFF902F	8
	Automatic buffering setting control register	CBUFCTL0	8	H'FFFF9040	8
	Automatic buffering start sector setting: minutes control register	CBUFCTL1	8	H'FFFF9041	8
	Automatic buffering start sector setting: seconds control register	CBUFCTL2	8	H'FFFF9042	8
	Automatic buffering start sector setting: frames control register	CBUFCTL3	8	H'FFFF9043	8
	ISY interrupt source mask control register	CROMST0M	8	H'FFFF9045	8
	CD-ROM decoder reset control register	ROMDECRST	8	H'FFFF9100	8
	CD-ROM decoder reset status register	RSTSTAT	8	H'FFFF9101	8
	Serial sound interface data control register	SSI	8	H'FFFF9102	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
CD-ROM	Interrupt flag register	INTHOLD	8	H'FFFF9108	8
decoder	Interrupt source mask control register	INHINT	8	H'FFFF9109	8
	CD-ROM decoder stream data input register	STRMDIN0	16	H'FFFF9200	16, 32*
	CD-ROM decoder stream data input register	STRMDIN2	16	H'FFFF9202	16
	CD-ROM decoder stream data output register	STRMDOUT0	16	H'FFFF9204	16, 32
A/D converter	A/D data register A	ADDRA	16	H'FFFF9800	16
	A/D data register B	ADDRB	16	H'FFFF9802	16
	A/D data register C	ADDRC	16	H'FFFF9804	16
	A/D data register D	ADDRD	16	H'FFFF9806	16
	A/D data register E	ADDRE	16	H'FFFF9808	16
	A/D data register F	ADDRF	16	H'FFFF980A	16
	A/D data register G	ADDRG	16	H'FFFF980C	16
	A/D data register H	ADDRH	16	H'FFFF980E	16
	A/D control/status register	ADCSR	16	H'FFFF9820	16
USB 2.0	System configuration control register 0	SYSCFG0	16	H'FFFFC000	16
host/function module	System configuration control register 1	SYSCFG1	16	H'FFFFC002	16
module	System configuration status register 0	SYSSTS0	16	H'FFFFC004	16
	System configuration status register 1	SYSSTS1	16	H'FFFFC006	16
	Device state control register 0	DVSTCTR0	16	H'FFFFC008	16
	Device state control register 1	DVSTCTR1	16	H'FFFFC00A	16
	DMA0-FIFO pin configuration register	DMA0PCFG	16	H'FFFFC010	16
	DMA1-FIFO pin configuration register	DMA1PCFG	16	H'FFFFC012	16
	CFIFO port register	CFIFO	16	H'FFFFC014	8, 16
	D0FIFO port register	D0FIFO	16	H'FFFFC018	8, 16
	D1FIFO port register	D1FIFO	16	H'FFFFC01C	8, 16
	CFIFO port select register	CFIFOSEL	16	H'FFFFC020	16
	CFIFO port control register	CFIFOCTR	16	H'FFFFC022	16
	D0FIFO port select register	D0FIFOSEL	16	H'FFFFC028	16
	D0FIFO port control register	D0FIFOCTR	16	H'FFFFC02A	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
USB 2.0	D1FIFO port select register	D1FIFOSEL	16	H'FFFFC02C	16
host/function	D1FIFO port control register	D1FIFOCTR	16	H'FFFFC02E	16
USB 2.0	Interrupt enable register 0	INTENB0	16	H'FFFFC030	16
	Interrupt enable register 1	INTENB1	16	H'FFFFC032	16
	Interrupt enable register 2	INTENB2	16	H'FFFFC034	16
	BRDY interrupt enable register	BRDYENB	16	H'FFFFC036	16
	NRDY interrupt enable register	NRDYENB	16	H'FFFFC038	16
	BEMP interrupt enable register	BEMPENB	16	H'FFFFC03A	16
	SOF output configuration register	SOFCFG	16	H'FFFFC03C	16
	Interrupt status register 0	INTSTS0	16	H'FFFFC040	16
	Interrupt status register 1	INTSTS1	16	H'FFFFC042	16
	Interrupt status register 2	INTSTS2	16	H'FFFFC044	16
	BRDY interrupt status register	BRDYSTS	16	H'FFFFC046	16
	NRDY interrupt status register	NRDYSTS	16	H'FFFFC048	16
	BEMP interrupt status register	BEMPSTS	16	H'FFFFC04A	16
	Frame number register	FRMNUM	16	H'FFFFC04C	16
	USB address register	USBADDR	16	H'FFFFC050	16
	USB request type register	USBREQ	16	H'FFFFC054	16
	USB request value register	USBVAL	16	H'FFFFC056	16
	USB request index register	USBINDX	16	H'FFFFC058	16
	USB request length register	USBLENG	16	H'FFFFC05A	16
	DCP configuration register	DCPCFG	16	H'FFFFC05C	16
	DCP maximum packet size register	DCPMAXP	16	H'FFFFC05E	16
	DCP control register	DCPCTR	16	H'FFFFC060	16
	Pipe window select register	PIPESEL	16	H'FFFFC064	16
	Pipe configuration register	PIPECFG	16	H'FFFFC068	16
	Pipe maximum packet size register	PIPEMAXP	16	H'FFFFC06C	16
	Pipe cycle control register	PIPEPERI	16	H'FFFFC06E	16
	Pipe 1 control register	PIPE1CTR	16	H'FFFFC070	16
	Pipe 2 control register	PIPE2CTR	16	H'FFFFC072	16
	Pipe 3 control register	PIPE3CTR	16	H'FFFFC074	16
	Pipe 4 control register	PIPE4CTR	16	H'FFFFC076	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
USB 2.0	Pipe 5 control register	PIPE5CTR	16	H'FFFFC078	16
host/function module	Pipe 6 control register	PIPE6CTR	16	H'FFFFC07A	16
module	Pipe 7 control register	PIPE7CTR	16	H'FFFFC07C	16
	Pipe 8 control register	PIPE8CTR	16	H'FFFFC07E	16
	Pipe 9 control register	PIPE9CTR	16	H'FFFFC080	16
	Pipe 1 transaction counter enable register	PIPE1TRE	16	H'FFFFC090	16
	Pipe 1 transaction counter register	PIPE1TRN	16	H'FFFFC092	16
	Pipe 2 transaction counter enable register	PIPE2TRE	16	H'FFFFC094	16
	Pipe 2 transaction counter register	PIPE2TRN	16	H'FFFFC096	16
	Pipe 3 transaction counter enable register	PIPE3TRE	16	H'FFFFC098	16
	Pipe 3 transaction counter register	PIPE3TRN	16	H'FFFFC09A	16
	Pipe 4 transaction counter enable register	PIPE4TRE	16	H'FFFFC09C	16
	Pipe 4 transaction counter register	PIPE4TRN	16	H'FFFFC09E	16
	Pipe 5 transaction counter enable register	PIPE5TRE	16	H'FFFFC0A0	16
	Pipe 5 transaction counter register	PIPE5TRN	16	H'FFFFC0A2	16
	Device address 0 configuration register	DEVADD0	16	H'FFFFC0D0	16
	Device address 1 configuration register	DEVADD1	16	H'FFFFC0D2	16
	Device address 2 configuration register	DEVADD2	16	H'FFFFC0D4	16
	Device address 3 configuration register	DEVADD3	16	H'FFFFC0D6	16
	Device address 4 configuration register	DEVADD4	16	H'FFFFC0D8	16
	Device address 5 configuration register	DEVADD5	16	H'FFFFC0DA	16
Sampling rate	Input data register_0	SRCID_0	32	H'FFFE7000	16, 32
converter	Output data register_0	SRCOD_0	32	H'FFFE7004	16, 32
	Input data control register_0	SRCIDCTRL_0	16	H'FFFE7008	16
	Output data control register_0	SRCODCTRL_0	16	H'FFFE700A	16
	Control register_0	SRCCTRL_0	16	H'FFFE700C	16
	Status register_0	SRCSTAT_0	16	H'FFFE700E	16
	Input data register_1	SRCID_1	32	H'FFFE7800	16, 32
	Output data register_1	SRCOD_1	32	H'FFFE7804	16, 32
	Input data control register_1	SRCIDCTRL_1	16	H'FFFE7808	16
	Output data control register_1	SRCODCTRL_1	16	H'FFFE780A	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Sampling rate	Control register_1	SRCCTRL_1	16	H'FFFE780C	16
converter	Status register_1	SRCSTAT_1	16	H'FFFE780E	16
	Input data register_2	SRCID_2	16	H'FFFEF800	16, 32
	Output data register_2	SRCOD_2	32	H'FFFEF804	16, 32
	Input data control register_2	SRCIDCTRL_2	16	H'FFFEF808	16
	Output data control register_2	SRCODCTRL_2	16	H'FFFEF80A	16
	Control register_2	SRCCTRL_2	16	H'FFFEF80C	16
	Status register_2	SRCSTAT_2	16	H'FFFEF80E	16
General	Port A I/O register 0	PAIOR0	16	H'FFFE3812	8, 16
purpose I/O ports	Port A data register 0	PADR0	16	H'FFFE3816	8, 16
ports	Port A port register 0	PAPR0	16	H'FFFE381A	8, 16
	Serial sound interface noise canceler control register	SNCR	16	H'FFFE381E	8, 16
	Port B control register 5	PBCR5	16	H'FFFE3824	8, 16, 32
	Port B control register 4	PBCR4	16	H'FFFE3826	8, 16
	Port B control register 3	PBCR3	16	H'FFFE3828	8, 16, 32
	Port B control register 2	PBCR2	16	H'FFFE382A	8, 16
	Port B control register 1	PBCR1	16	H'FFFE382C	8, 16, 32
	Port B control register 0	PBCR0	16	H'FFFE382E	8, 16
	Port B I/O register 1	PBIOR1	16	H'FFFE3830	8, 16, 32
	Port B I/O register 0	PBIOR0	16	H'FFFE3832	8, 16
	Port B data register 1	PBDR1	16	H'FFFE3834	8, 16, 32
	Port B data register 0	PBDR0	16	H'FFFE3836	8, 16
	Port B port register 1	PBPR1	16	H'FFFE3838	8, 16, 32
	Port B port register 0	PBPR0	16	H'FFFE383A	8, 16
	Port C control register 2	PCCR2	16	H'FFFE384A	8, 16
	Port C control register 1	PCCR1	16	H'FFFE384C	8, 16, 32*
	Port C control register 0	PCCR0	16	H'FFFE384E	8, 16
	Port C I/O register 0	PCIOR0	16	H'FFFE3852	8, 16
	Port C data register 0	PCDR0	16	H'FFFE3856	8, 16
	Port C port register 0	PCPR0	16	H'FFFE385A	8, 16
	Port D control register 3	PDCR3	16	H'FFFE3868	8, 16, 32
	Port D control register 2	PDCR2	16	H'FFFE386A	8, 16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
General	Port D control register 1	PDCR1	16	H'FFFE386C	8, 16, 32
purpose I/O ports	Port D control register 0	PDCR0	16	H'FFFE386E	8, 16
ports	Port D I/O register 0	PDIOR0	16	H'FFFE3872	8, 16
	Port D data register 0	PDDR0	16	H'FFFE3876	8, 16
	Port D port register 0	PDPR0	16	H'FFFE387A	8, 16
	Port E control register 1	PECR1	16	H'FFFE388C	8, 16, 32
	Port E control register 0	PECR0	16	H'FFFE388E	8, 16
	Port E I/O register 0	PEIOR0	16	H'FFFE3892	8, 16
	Port E data register 0	PEDR0	16	H'FFFE3896	8, 16
	Port E port register 0	PEPR0	16	H'FFFE389A	8, 16
	Port F control register 1	PFCR1	16	H'FFFE38AC	8, 16, 32
	Port F control register 0	PFCR0	16	H'FFFE38AE	8, 16
	Port F I/O register 0	PFIOR0	16	H'FFFE38B2	8, 16
	Port F data register 0	PFDR0	16	H'FFFE38B6	8, 16
	Port F port register 0	PFPR0	16	H'FFFE38BA	8, 16
	Port G control register 0	PGCR0	16	H'FFFE38CE	8, 16
	Port G port register 0	PGPR0	16	H'FFFE38DA	8, 16
	Port H control register 1	PHCR1	16	H'FFFE38EC	8, 16, 32
	Port H control register 0	PHCR0	16	H'FFFE38EE	8, 16
	Port H port register 0	PHPR0	16	H'FFFE38FA	8, 16
	Port J control register 4	PJCR4	16	H'FFFE3906	8, 16*
	Port J control register 3	PJCR3	16	H'FFFE3908	8, 16, 32
	Port J control register 2	PJCR2	16	H'FFFE390A	8, 16
	Port J control register 1	PJCR1	16	H'FFFE390C	8, 16, 32
	Port J control register 0	PJCR0	16	H'FFFE390E	8, 16
	Port J I/O register 0	PJIOR0	16	H'FFFE3912	8, 16
	Port J data register 0	PJDR0	16	H'FFFE3916	8, 16
	Port J port register 0	PJPR0	16	H'FFFE391A	8, 16
	Port K control register 0	PKCR0	16	H'FFFE392E	8, 16
	Port K I/O register 0	PKIOR0	16	H'FFFE3932	8, 16
	Port K data register 0	PKDR0	16	H'FFFE3936	8, 16
	Port K port register 0	PKPR0	16	H'FFFE393A	8, 16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
Power-down modes	Standby control register 1	STBCR1	8	H'FFFE0014	8
modes	Standby control register 2	STBCR2	8	H'FFFE0018	8
	Standby control register 3	STBCR3	8	H'FFFE0408	8
	Standby control register 4	STBCR4	8	H'FFFE040C	8
	Standby control register 5	STBCR5	8	H'FFFE0410	8
	Standby control register 6	STBCR6	8	H'FFFE0414	8
	Standby control register 7	STBCR7	8	H'FFFE0418	8
	Standby control register 8	STBCR8	8	H'FFFE041C	8
	Software reset control register	SWRSTCR	8	H'FFFE0430	8
	System control register 1	SYSCR1	8	H'FFFE0400	8
	System control register 2	SYSCR2	8	H'FFFE0404	8
	System control register 3	SYSCR3	8	H'FFFE0420	8
	System control register 4	SYSCR4	8	H'FFFE0424	8
	System control register 5	SYSCR5	8	H'FFFE0428	8
	Data retention on-chip RAM area specification register	RRAMKP	8	H'FFFE6800	8
	Deep standby control register	DSCTR	8	H'FFFE6802	8
	Deep standby cancel source select register	DSSSR	16	H'FFFE6804	16
	Deep standby cancel edge select register	DSESR	16	H'FFFE6806	16
	Deep standby cancel source flag register 1	DSFR	16	H'FFFE6808	16
	XTAL crystal oscillator gain control register	XTALCTR	8	H'FFFE6810	8
User debugging interface	Instruction register	SDIR	16	H'FFFE2000	16

34.2 **Register Bits**

Module Name	Register	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Clock pulse	FRQCR	_	CKOEN2	CKOEN[1]	CKOEN[0]	_	_	_	_
generator		_	_	IFC	_		PFC[2]	PFC[1]	PFC[0]
Interrupt	ICR0	NMIL	_	_	_	_	_	_	NMIE
controller		_	_	_	_	_	_	NMIF	NMIM
	ICR1	IRQ71S	IRQ70S	IRQ61S	IRQ60S	IRQ51S	IRQ50S	IRQ41S	IRQ40S
		IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
	ICR2	_	_	_	_	_		_	_
		PINT7S	PINT6S	PINT5S	PINT4S	PINT3S	PINT2S	PINT1S	PINT0S
	IRQRR	_	_	_	_	_		_	_
		IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
	PINTER	_	_	_	_	_	_	_	_
		PINT7E	PINT6E	PINT5E	PINT4E	PINT3E	PINT2E	PINT1E	PINT0E
	PIRR	_	_	_	_	_	_	_	_
		PINT7R	PINT6R	PINT5R	PINT4R	PINT3R	PINT2R	PINT1R	PINT0R
	IBCR	E15	E14	E13	E12	E11	E10	E9	E8
		E7	E6	E5	E4	E3	E2	E1	_
	IBNR	BE[1]	BE[0]	BOVE	_	_	_	_	_
		_	_	_	_	BN[3]	BN[2]	BN[1]	BN[0]
	IPR01								
	IPR02								
	IPR05								
	IPR06								
	IPR07								

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Interrupt	IPR08								
controller									
	IPR09								
	IF NO9								
	IPR10								
	IPR11								
	IPR12								
	IPR13								
	IPR14								
	IPR15								
	IPR16								
	IPR17								
	11 1117								
	IPR18								
	IPR19								
	IPR20								
	IPR21								
	IPR22								
]							

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Cache	CCR1	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	ICF	_	_	ICE
		_	_	_		OCF	_	WT	OCE
	CCR2	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	LE
		_	_	_	_	_	_	W3LOAD	W3LOCK
		_	_		_	_		W2LOAD	W2LOCK
Bus state	CMNCR	_	_		_	_		_	_
controller		_	_		_	_		_	_
		_	_		_	_	DPRTY[1]	DPRTY[0]	DMAIW[2]
		DMAIW[1]	DMAIW[0]	DMAIWA	_	_		HIZMEM	HIZCNT
	CS0BCR	_	IWW[2]	IWW[1]	IWW[0]	IWRWD[2]	IWRWD[1]	IWRWD[0]	IWRWS[2]
		IWRWS[1]	IWRWS[0]	IWRRD[2]	IWRRD[1]	IWRRD[0]	IWRRS[2]	IWRRS[1]	IWRRS[0]
		_	TYPE[2]	TYPE[1]	TYPE[0]	ENDIAN	BSZ[1]	BSZ[0]	_
		_	_	_	_	_	_	_	_
	CS1BCR	_	IWW[2]	IWW[1]	IWW[0]	IWRWD[2]	IWRWD[1]	IWRWD[0]	IWRWS[2]
		IWRWS[1]	IWRWS[0]	IWRRD[2]	IWRRD[1]	IWRRD[0]	IWRRS[2]	IWRRS[1]	IWRRS[0]
		_	TYPE[2]	TYPE[1]	TYPE[0]	ENDIAN	BSZ[1]	BSZ[0]	_
		_	_	_	_	_	_	_	_
	CS2BCR	_	IWW[2]	IWW[1]	IWW[0]	IWRWD[2]	IWRWD[1]	IWRWD[0]	IWRWS[2]
		IWRWS[1]	IWRWS[0]	IWRRD[2]	IWRRD[1]	IWRRD[0]	IWRRS[2]	IWRRS[1]	IWRRS[0]
		_	TYPE[2]	TYPE[1]	TYPE[0]	ENDIAN	BSZ[1]	BSZ[0]	_
		_	_	_	_	_	_	_	_
	CS3BCR	_	IWW[2]	IWW[1]	IWW[0]	IWRWD[2]	IWRWD[1]	IWRWD[0]	IWRWS[2]
		IWRWS[1]	IWRWS[0]	IWRRD[2]	IWRRD[1]	IWRRD[0]	IWRRS[2]	IWRRS[1]	IWRRS[0]
		_	TYPE[2]	TYPE[1]	TYPE[0]	ENDIAN	BSZ[1]	BSZ[0]	_
		_	_		_	_	_	_	_
	CS4BCR	_	IWW[2]	IWW[1]	IWW[0]	IWRWD[2]	IWRWD[1]	IWRWD[0]	IWRWS[2]
		IWRWS[1]	IWRWS[0]	IWRRD[2]	IWRRD[1]	IWRRD[0]	IWRRS[2]	IWRRS[1]	IWRRS[0]
		_	TYPE[2]	TYPE[1]	TYPE[0]	ENDIAN	BSZ[1]	BSZ[0]	_
									_

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Bus state	CS0WCR	_	_	_	_	_	_	_	_
controller		_	_	_	BAS	_	_	_	_
		_	_	_	SW[1]	SW[0]	WR[3]	WR[2]	WR[1]
		WR[0]	WM					HW[1]	HW[0]
	CS0WCR	_	_	_	_	_	_	_	_
		_	_	BST[1]	BST[0]			BW[1]	BW[0]
		_	_	_	_	_	W[3]	W[2]	W[1]
		W[0]	WM	_	_	_	_	_	_
	CS0WCR	_	_	_	_	_	_	_	_
		_	_					BW[1]	BW[0]
		_	_	_	_	_	W[3]	W[2]	W[1]
		W[0]	WM	_	_	_	_	_	_
	CS1WCR	_	_	_	_	_	_	_	_
		_	_		BAS		WW[2]	WW[1]	WW[0]
		_	_		SW[1]	SW[0]	WR[3]	WR[2]	WR[1]
		WR[0]	WM					HW[1]	HW[0]
	CS2WCR	_	_					_	_
		_	_		BAS			_	_
		_	_				WR[3]	WR[2]	WR[1]
		WR[0]	WM					_	_
	CS2WCR	_	_					_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	A2CL1
		A2CL0	_	_	_	_	_	_	_
	CS3WCR	_	_	_	_		_	_	_
		_	_	_	BAS	_	_	_	_
		_	_	_	_	_	WR[3]	WR[2]	WR[1]
		WR[0]	WM	_	_	_	_	_	_
	CS3WCR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
			WTRP[1]	WTRP[0]		WTRCD[1]	WTRCD[0]		A3CL1
		A3CL0	_		TRWL[1]	TRWL[0]		WTRC[1]	WTRC[0]

Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
CS4WCR	_	_	_	_	_	_	_	_
	_	_	_	BAS	_	WW[2]	WW[1]	WW[0]
	_	_	_	SW[1]	SW[0]	WR[3]	WR[2]	WR[1]
	WR[0]	WM	_	_	_	_	HW[1]	HW[0]
CS4WCR	_	_	_	_	_	_	_	_
	_	_	BST[1]	BST[0]	_	_	BW[1]	BW[0]
	_	_	_	SW[1]	SW[0]	W[3]	W[2]	W[1]
	W[0]	WM	_	_	_	_	HW[1]	HW[0]
SDCR	_	_	_	_	_	_	_	_
	_	_	_	A2ROW[1]	A2ROW[0]	_	A2COL[1]	A2COL[0]
	_	_	DEEP	_	RFSH	RMODE	PDOWN	BACTV
	_	_	_	A3ROW[1]	A3ROW[0]	_	A3COL[1]	A3COL[0]
RTCSR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	CMF	CMIE	CKS[2]	CKS[1]	CKS[0]	RRC[2]	RRC[1]	RRC[0]
RTCNT	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
RTCOR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
BAR_0	BA31	BA30	BA29	BA28	BA27	BA26	BA25	BA24
	BA23	BA22	BA21	BA20	BA19	BA18	BA17	BA16
	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
	BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
	CS4WCR SDCR RTCSR RTCNT	### CS4WCR	-		-			

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
User break	BAMR_0	BAM31	BAM30	BAM29	BAM28	BAM27	BAM26	BAM25	BAM24
controller		BAM23	BAM22	BAM21	BAM20	BAM19	BAM18	BAM17	BAM16
		BAM15	BAM14	BAM13	BAM12	BAM11	BAM10	BAM9	BAM8
		BAM7	BAM6	BAM5	BAM4	ВАМ3	BAM2	BAM1	BAM0
	BBR_0	_	_	UBID	DBE	_	_	CP[1]	CP[0]
		CD[1]	CD[0]	ID[1]	ID[0]	RW[1]	RW[0]	SZ[1]	SZ[0]
	BDR_0	BD31	BD30	BD29	BD28	BD27	BD26	BD25	BD24
		BD23	BD22	BD21	BD20	BD19	BD18	BD17	BD16
		BD15	BD14	BD13	BD12	BD11	BD10	BD9	BD8
		BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0
	BDMR_0	BDM31	BDM30	BDM29	BDM28	BDM27	BDM26	BDM25	BDM24
		BDM23	BDM22	BDM21	BDM20	BDM19	BDM18	BDM17	BDM16
		BDM15	BDM14	BDM13	BDM12	BDM11	BDM10	BDM9	BDM8
		BDM7	BDM6	BDM5	BDM4	BDM3	BDM2	BDM1	BDM0
	BAR_1	BA31	BA30	BA29	BA28	BA27	BA26	BA25	BA24
		BA23	BA22	BA21	BA20	BA19	BA18	BA17	BA16
		BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
		BA7	BA6	BA5	BA4	ВАЗ	BA2	BA1	BA0
	BAMR_1	BAM31	BAM30	BAM29	BAM28	BAM27	BAM26	BAM25	BAM24
		BAM23	BAM22	BAM21	BAM20	BAM19	BAM18	BAM17	BAM16
		BAM15	BAM14	BAM13	BAM12	BAM11	BAM10	ВАМ9	BAM8
		BAM7	BAM6	BAM5	BAM4	ВАМ3	BAM2	BAM1	BAM0
	BBR_1	_	_	UBID	DBE	_	_	CP[1]	CP[0]
		CD[1]	CD[0]	ID[1]	ID[0]	RW[1]	RW[0]	SZ[1]	SZ[0]
	BDR_1	BD31	BD30	BD29	BD28	BD27	BD26	BD25	BD24
		BD23	BD22	BD21	BD20	BD19	BD18	BD17	BD16
		BD15	BD14	BD13	BD12	BD11	BD10	BD9	BD8
		BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0
	BDMR_1	BDM31	BDM30	BDM29	BDM28	BDM27	BDM26	BDM25	BDM24
		BDM23	BDM22	BDM21	BDM20	BDM19	BDM18	BDM17	BDM16
		BDM15	BDM14	BDM13	BDM12	BDM11	BDM10	BDM9	BDM8
		BDM7	BDM6	BDM5	BDM4	BDM3	BDM2	BDM1	BDM0

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
User break	BRCR	_	_	_	_	_	_	_	_
controller		_	_	_	_	_	_	_	_
		SCMFC0	SCMFC1	SCMFD0	SCMFD1	_	_	_	_
		_	PCB1	РСВ0	_	_	_	_	_
Direct memory	SAR_0								
access									
controller									
	DAR_0								
	DMATCR_0	_	_	_	_	_	_	_	_
	CHCR_0	TC	_	RLDSAR	RLDDAR	_	DAF	SAF	_
		DO	TL	_	TEMASK	HE	HIE	AM	AL
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		DL	DS	ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_0								
	RDAR_0								
	RDMATCR_0	_	_	_	_	_	_	_	_

Register								
Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SAR_1								
DAR_1								
DMATCR_1	_	_	_	_	_	_	_	_
CHCR_1	TC	_	RLDSAR	RLDDAR	_	DAF	SAF	_
	_	_	_	TEMASK	HE	HIE	_	_
	DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
	_	_	тв	TS[1]	TS[0]	IE	TE	DE
RSAR_1								
RDAR_1								
	DAR_1 DMATCR_1 CHCR_1 RSAR_1	Abbreviation Bit 31/23/15/7 SAR_1 DAR_1 DMATCR_1 CHCR_1 TC DM[1] RSAR_1	Abbreviation Bit 31/23/15/7 Bit 30/22/14/6 SAR_1 DAR_1 DMATCR_1 CHCR_1 TC DM[1] DM[0] RSAR_1 RSAR_1	Abbreviation Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 SAR_1 Image: Control of the con	Abbreviation Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 SAR_1 Image: Control of the property	Abbreviation Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 SAR_1 Image: Control of the property	Abbreviation Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 SAR_1 1	Abbreviation Bit 31/23/15/7 Bit 29/21/13/5 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/6 Bit 25/17/9/1 SAR_1 <td< td=""></td<>

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_1	_				_		_	_
access									
Controller									
	SAR_2								
	DAR_2								
	DMATCR_2	_	_	_	_	_	_	_	_
	CHCR_2	тс	_	RLDSAR	RLDDAR	_	DAF	SAF	_
		_			TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_		ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_2								
	RDAR_2								
	·	•							·

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_2	_	_	_	_	_	_	_	_
access									
controller									
	SAR_3								
	DAR_3								
	DMATCR 2								
	DMATCR_3	_	_	_	_		_	_	_
	CHCR_3	TC	_	RLDSAR	RLDDAR	_	DAF	SAF	_
		_	_	_	TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_		ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_3								
F									
	RDAR_3								

	Register								
Module Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_3	_	_	_	_	_	_	_	_
access									
controller									
	SAR_4								
	DAR_4								
	DMATCR_4	_	_	_	_	_	_	_	_
	CHCR_4	тс	_	RLDSAR	RLDDAR	_	DAF	SAF	_
		_	_	_	TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_4								
ļ	RDAR_4								
	_								

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_4	_	_	_	_	_	_	_	_
access									
controller									
	SAR_5								
	DAR_5								
	DMATCR_5	_	_	_	_	_	_	_	_
	DWATOIL_3								
	CHCR_5	тс	_	RLDSAR	RLDDAR	_	DAF	SAF	_
		_	_	_	TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_5								
F									
	RDAR_5								
	RDAR_5								

gister breviation MATCR_5	Bit 31/23/15/7	Bit 30/22/14/6						
MATCR_5		2.1.00/22/11/0	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	_	_	_	_	_	_	_	_
R_6								
R_6								
DMATCR_6	_	_	_	_	_	_	_	_
CR_6	тс	_	RLDSAR	RLDDAR	_	DAF	SAF	_
-	_	_	_	TEMASK	HE	HIE	_	_
	DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
-	_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
AR_6								
AR_6								
F	R_6	R_6 — — — — — — — — — — — — — — — — — — —	R_6	R_6	R_6	R_6	R_6 TC — RLDSAR RLDDAR — DAF — — TEMASK HE HIE DM[1] DM[0] SM[1] SM[0] RS[3] RS[2] — TB TS[1] TS[0] IE	ATCR_6

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_6	_	_	_	_	_	_	_	_
access controller									
controller									
	SAR_7								
	DAR_7								
	DMATCR_7	_	_	_	_	_	_	_	_
	CHCR_7	тс	_	RLDSAR	RLDDAR	_	DAF	SAF	_
		_	_	_	TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_7								
F									
	RDAR_7								
	l .	ı	l	l			l	l	

	Register								
Module Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_7	_	_	_	_	_	_	_	_
access controller									
controller									
	SAR_8								
	DAR_8								
	DMATCR 8								
	DMATCR_8	_	_			_		_	_
	CHCR_8	TC	_	RLDSAR	RLDDAR	_	DAF	SAF	_
		_	_	_	TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_8								
	RDAR_8								

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_8	_	_	_	_	_	_	_	_
access controller									
controller									
	SAR_9								
	DAR_9								
	DIALTOD 0								
	DMATCR_9	_	_	_	_	_	_	_	_
	CHCR_9	тс	_	RLDSAR	RLDDAR		DAF	SAF	_
		_	_	_	TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_9								
F									
	RDAR_9								
	_								

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_9	_	_	_	_	_	_	_	_
access controller									
	SAR_10								
	DAR_10								
	DMATCR_10	_	_	_	_	_	_	_	_
	CHCR_10	тс	_	RLDSAR	RLDDAR	_	DAF	SAF	_
		_	_	_	TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_10								
-	RDAR_10								
	I.	1	<u>I</u>					<u>I</u>	<u>I</u>

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_10	_	_	_	_	_	_	_	_
access controller									
controller									
	SAR_11								
	DAR_11								
	DMATCR_11	_	_	_	_	_	_	_	_
	CHCR_11	TC	_	RLDSAR	RLDDAR		DAF	SAF	_
		_	_	_	TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_11								
_									
	RDAR_11								

	Register								
Module Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_11	_	_	_	_	_	_	_	_
access controller									
controller									
	SAR_12								
	DAR_12								
	DMATCR_12	_	_			_		_	_
	CHCR_12	TC	_	RLDSAR	RLDDAR	_	DAF	SAF	_
		_	_	_	TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_12								
	RDAR_12								

	Di.ete								
Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_12	_	_	_	_	_	_	_	_
access									
controller									
SAR_13	SAR_13								
	DAR_13								
	DMATCR_13	_			_	_		_	_
	CHCR_13	тс	_	RLDSAR	RLDDAR	_	DAF	SAF	_
		_	_	_	TEMASK	HE	HIE	_	_
		DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
		_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
	RSAR_13								
	RDAR_13								

	Bit 31/23/15/7							
		Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMATCR_13	_	_	_	_	_	_	_	_
AR_14								
\R_14								
MATCR_14	_	_	_	_	_	_	_	_
ICR_14	тс	_	RLDSAR	RLDDAR	_	DAF	SAF	_
-	_	_	_	TEMASK	HE	HIE	_	_
	DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
-	_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
SAR_14								
DAR_14								
Ī								
Ī								
Ī								
A	R_14 ATCR_14 CR_14	R_14 ATCR_14 — CR_14 TC — DM[1] — AR_14	R_14 ATCR_14 — — — — — — — — — — — — — — — — — — —	R_14 ATCR_14 — — — — — — — — — — — — — — — — — — —	R_14 ATCR_14 — — — — — — — — — — — — — — — — — — —	R_14 ATCR_14 — — — — — — — — — — — — — — — — — — —	R_14 ATCR_14 ———————————————————————————————————	R_14 ATCR_14 TC — RLDSAR RLDDAR — DAF SAF — — — TEMASK HE HIE — DM[1] DM[0] SM[1] SM[0] RS[3] RS[2] RS[1] — TB TS[1] TS[0] IE TE AR_14

Distriction Di	Bit 30/22/14/6	Rit 20/21/13/5					
_14 —		Dit 23/21/13/3	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	_	_	_	_	_	_	_
5 —	_	_	_	_	_	_	_
тс	_	RLDSAR	RLDDAR	_	DAF	SAF	_
_	_		TEMASK	HE	HIE	_	_
DM[1]	DM[0]	SM[1]	SM[0]	RS[3]	RS[2]	RS[1]	RS[0]
_	_	ТВ	TS[1]	TS[0]	IE	TE	DE
	тс —	TC — — —	TC — RLDSAR — — — DM[1] DM[0] SM[1]	TC — RLDSAR RLDDAR — — TEMASK DM[1] DM[0] SM[1] SM[0]	TC — RLDSAR RLDDAR — — — — TEMASK HE DM[1] DM[0] SM[1] SM[0] RS[3]	TC — RLDSAR RLDDAR — DAF — — TEMASK HE HIE DM[1] DM[0] SM[1] SM[0] RS[3] RS[2]	TC — RLDSAR RLDDAR — DAF SAF — — TEMASK HE HIE — DM[1] DM[0] SM[1] SM[0] RS[3] RS[2] RS[1]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Direct memory	RDMATCR_15	_	_	_	_	_	_	_	_
access									
controller									
	DMAOR	_	_	CMS[1]	CMS[0]	_	_	PR[1]	PR[0]
		_	_	_	_	_	AE	NMIF	DME
	DMARS0	CH1MID[5]	CH1MID[4]	CH1MID[3]	CH1MID[2]	CH1MID[1]	CH1MID[0]	CH1RID[1]	CH1RID[0]
		CH0MID[5]	CH0MID[4]	CH0MID[3]	CH0MID[2]	CH0MID[1]	CH0MID[0]	CH0RID[1]	CH0RID[0]
	DMARS1	CH3MID[5]	CH3MID[4]	CH3MID[3]	CH3MID[2]	CH3MID[1]	CH3MID[0]	CH3RID[1]	CH3RID[0]
		CH2MID[5]	CH2MID[4]	CH2MID[3]	CH2MID[2]	CH2MID[1]	CH2MID[0]	CH2RID[1]	CH2RID[0]
	DMARS2	CH5MID[5]	CH5MID[4]	CH5MID[3]	CH5MID[2]	CH5MID[1]	CH5MID[0]	CH5RID[1]	CH5RID[0]
		CH4MID[5]	CH4MID[4]	CH4MID[3]	CH4MID[2]	CH4MID[1]	CH4MID[0]	CH4RID[1]	CH4RID[0]
	DMARS3	CH7MID[5]	CH7MID[4]	CH7MID[3]	CH7MID[2]	CH7MID[1]	CH7MID[0]	CH7RID[1]	CH7RID[0]
		CH6MID[5]	CH6MID[4]	CH6MID[3]	CH6MID[2]	CH6MID[1]	CH6MID[0]	CH6RID[1]	CH6RID[0]
	DMARS4	CH9MID[5]	CH9MID[4]	CH9MID[3]	CH9MID[2]	CH9MID[1]	CH9MID[0]	CH9RID[1]	CH9RID[0]
		CH8MID[5]	CH8MID[4]	CH8MID[3]	CH8MID[2]	CH8MID[1]	CH8MID[0]	CH8RID[1]	CH8RID[0]
	DMARS5	CH11MID[5]	CH11MID[4]	CH11MID[3]	CH11MID[2]	CH11MID[1]	CH11MID[0]	CH11RID[1]	CH11RID[0]
		CH10MID[5]	CH10MID[4]	CH10MID[3]	CH10MID[2]	CH10MID[1]	CH10MID[0]	CH10RID[1]	CH10RID[0]
	DMARS6	CH13MID[5]	CH13MID[4]	CH13MID[3]	CH13MID[2]	CH13MID[1]	CH13MID[0]	CH13RID[1]	CH13RID[0]
		CH12MID[5]	CH12MID[4]	CH12MID[3]	CH12MID[2]	CH12MID[1]	CH12MID[0]	CH12RID[1]	CH12RID[0]
	DMARS7	CH15MID[5]	CH15MID[4]	CH15MID[3]	CH15MID[2]	CH15MID[1]	CH15MID[0]	CH15RID[1]	CH15RID[0]
		CH14MID[5]	CH14MID[4]	CH14MID[3]	CH14MID[2]	CH14MID[1]	CH14MID[0]	CH14RID[1]	CH14RID[0]
Multi-function	TCR_0	CCLR[2]	CCLR[1]	CCLR[0]	CKEG[1]	CKEG[0]	TPSC[2]	TPSC[1]	TPSC[0]
timer pulse unit 2	TMDR_0	_	BFE	BFB	BFA	MD[3]	MD[2]	MD[1]	MD[0]
<u>-</u>	TIORH_0	IOB[3]	IOB[2]	IOB[1]	IOB[0]	IOA[3]	IOA[2]	IOA[1]	IOA[0]
	TIORL_0	IOD[3]	IOD[2]	IOD[1]	IOD[0]	IOC[3]	IOC[2]	IOC[1]	IOC[0]
	TIER_0	TTGE			TCIEV	TGIED	TGIEC	TGIEB	TGIEA
	TSR_0				TCFV	TGFD	TGFC	TGFB	TGFA
	TCNT_0								

	[
	egister obreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Multi-function TG	GRA_0								
timer pulse	-								
unit 2 TG	GRB_0								
	_								
TG	GRC_0								
	-								
TG	GRD_0								
	-								
TG	GRE_0								
	-								
TG	GRF_0								
	-								
TIE	ER2_0	TTGE2	_	_	_	_	_	TGIEF	TGIEE
<u> </u>	- SR2_0	_	_	_	_	_	_	TGFF	TGFE
<u> </u>	BTM_0	_	_	_	_	_	TTSE	TTSB	TTSA
<u> </u>	CR_1	_	CCLR[1]	CCLR[0]	CKEG[1]	CKEG[0]	TPSC[2]	TPSC[1]	TPSC[0]
тм	MDR_1	_	_	_	_	MD[3]	MD[2]	MD[1]	MD[0]
TIC	OR_1	IOB[3]	IOB[2]	IOB[1]	IOB[0]	IOA[3]	IOA[2]	IOA[1]	IOA[0]
TIE	ER_1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TSI	SR_1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
TC	CNT_1								
	-								
TG	GRA_1								
	•								
TG	GRB_1								
	•								
TIC	CCR	_	_	_	_	I2BE	I2AE	I1BE	I1AE
TCI	CR_2	_	CCLR[1]	CCLR[0]	CKEG[1]	CKEG[0]	TPSC[2]	TPSC[1]	TPSC[0]
тм	/IDR_2	_	_	_	_	MD[3]	MD[2]	MD[1]	MD[0]
			IODIO)	IODM	LODIO.	10.4(0)	10.4501	IOA[4]	IOA[0]
TIC	OR_2	IOB[3]	IOB[2]	IOB[1]	IOB[0]	IOA[3]	IOA[2]	IOA[1]	IOA[U]

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	D:+ 00/04/40/5	Bit 28/20/12/4	Bit 27/19/11/3	D:: 00/40/40/0	Bit 25/17/9/1	Bit 24/16/8/0
			BIL 30/22/14/6			BIL 27/19/11/3	BIL 20/10/10/2		-
Multi-function timer pulse	TSR_2	TCFD	_	TCFU	TCFV		_	TGFB	TGFA
unit 2	TCNT_2								
	TGRA_2								
	TGRB_2								
	TCR_3	CCLR[2]	CCLR[1]	CCLR[0]	CKEG[1]	CKEG[0]	TPSC[2]	TPSC[1]	TPSC[0]
	TMDR_3	_	_	BFB	BFA	MD[3]	MD[2]	MD[1]	MD[0]
	TIORH_3	IOB[3]	IOB[2]	IOB[1]	IOB[0]	IOA[3]	IOA[2]	IOA[1]	IOA[0]
	TIORL_3	IOD[3]	IOD[2]	IOD[1]	IOD[0]	IOC[3]	IOC[2]	IOC[1]	IOC[0]
	TIER_3	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
	TSR_3	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
	TCNT_3								
	TGRA_3								
	TGRB_3								
	_								
	TGRC_3								
	TGRD_3								
	Tanb_0								
	TBTM_3	<u> </u>		_				TTSB	TTSA
	TCR_4	CCLR[2]	CCL P[1]	CCLR[0]	CKECIII	CKECIOI	TPSC[2]		
		COLNIZI	CCLR[1]		CKEG[1]	CKEG[0]		TPSC[1]	TPSC[0]
	TMDR_4		_	BFB	BFA	MD[3]	MD[2]	MD[1]	MD[0]
	TIORH_4	IOB[3]	IOB[2]	IOB[1]	IOB[0]	IOA[3]	IOA[2]	IOA[1]	IOA[0]
	TIORL_4	IOD[3]	IOD[2]	IOD[1]	IOD[0]	IOC[3]	IOC[2]	IOC[1]	IOC[0]
	TIER_4	TTGE	TTGE2	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
	TSR_4	TCFD	<u></u>		TCFV	TGFD	TGFC	TGFB	TGFA

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Multi-function	TCNT_4								
timer pulse									
unit 2	TGRA_4								
	TGRB_4								
	TGRC_4								
	TGRD_4								
	TBTM_4		_					TTSB	TTSA
	TADCR	BF[1]	BF[0]	_	_		_	_	_
	77.5011	UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE
	TADCORA_4	014712	DITALE	01402	51452	TITIONE	117.442	TIBONE	TI DAVE
	TADOOTIA_4								
	TADCODR 4								
	TADCORB_4								
	TADOODDA 4								
	TADCOBRA_4								
	TADCOBRB_4								
	TSTR	CST4	CST3	_	_	_	CST2	CST1	CST0
	TSYR	SYNC4	SYNC3	_	_	_	SYNC2	SYNC1	SYNC0
	TRWER	_	_	_	_	_	_	_	RWE
	TOER	_	_	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B
	TOCR1	_	PSYE	_	_	TOCL	TOCS	OLSN	OLSP
	TOCR2	BF[1]	BF[0]	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
	TGCR	_	BDC	N	Р	FB	WF	VF	UF
	TCDR								

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Multi-function	TDDR								
timer pulse unit 2									
unit 2	TCNTS								
	TCBR								
	TITCR	T3AEN	3ACOR[2]	3ACOR[1]	3ACOR[0]	T4VEN	4VCOR[2]	4VCOR[1]	4VCOR[0]
	TITCNT	_	3ACNT[2]	3ACNT[1]	3ACNT[0]	_	4VCNT[2]	4VCNT[1]	4VCNT[0]
	TBTER	_	_	_	_	_	_	BTE[1]	BTE[0]
	TDER	_	_	_	_	_	_	_	TDER
	TWCR	CCE	_	_	_	_	_	_	WRE
	TOLBR	_	_	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
Compare	CMSTR	_	_		_	_	_	_	_
match timer		_	_	_	_	_	_	STR1	STR0
	CMCSR_0	_	_		_	_	_	_	_
		CMF	CMIE	_				CKS[1]	CKS[0]
	CMCNT_0								
	CMCOR_0								
	CMCSR_1	_		_				_	
		CMF	CMIE	_				CKS[1]	CKS[0]
	CMCNT_1								
	CMCOR_1								
Watchdog	WTCNT								
timer	WTCSR	IOVF	WT/IT	TME	_	_	CKS[2]	CKS[1]	CKS[0]
	WRCSR	WOVF	RSTE	RSTS					

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Realtime clock	R64CNT	_	1Hz	2Hz	4Hz	8Hz	16Hz	32Hz	64Hz
	RSECCNT	_	10 seconds[2]	10 seconds[1]	10 seconds[0]	1 second[3]	1 second[2]	1 second[1]	1 second[0]
	RMINCNT	_	10 minutes[2]	10 minutes[1]	10 minutes[0]	1 minute[3]	1 minute[2]	1 minute[1]	1 minute[0]
	RHRCNT	_	_	10 hours[1]	10 hours[0]	1 hour[3]	1 hour[2]	1 hour[1]	1 hour[0]
	RWKCNT	_	_	_	_	_	Day[2]	Day[1]	Day[0]
	RDAYCNT	_	_	10 days[1]	10 days[0]	1 day[3]	1 day[2]	1 day[1]	1 day[0]
	RMONCNT	_	_	_	10 months	1 month[3]	1 month[2]	1 month[1]	1 month[0]
	RYRCNT	1000 years[3]	1000 years[2]	1000 years[1]	1000 years[0]	100 years[3]	100 years[2]	100 years[1]	100 years[0]
		10 years[3]	10 years[2]	10 years[1]	10 years[0]	1 year[3]	1 year[2]	1 year[1]	1 year[0]
	RSECAR	ENB	10 seconds[2]	10 seconds[1]	10 seconds[0]	1 second[3]	1 second[2]	1 second[1]	1 second[0]
	RMINAR	ENB	10 minutes[2]	10 minutes[1]	10 minutes[0]	1 minute[3]	1 minute[2]	1 minute[1]	1 minute[0]
	RHRAR	ENB	_	10 hours[1]	10 hours[0]	1 hour[3]	1 hour[2]	1 hour[1]	1 hour[0]
	RWKAR	ENB	_	_		_	Day[2]	Day[1]	Day[0]
	RDAYAR	ENB	_	10 days[1]	10 days[0]	1 day[3]	1 day[2]	1 day[1]	1 day[0]
	RMONAR	ENB	_	_	10 months	1 month[3]	1 month[2]	1 month[1]	1 month[0]
	RYRAR	1000 years[3]	1000 years[2]	1000 years[1]	1000 years[0]	100 years[3]	100 years[2]	100 years[1]	100 years[0]
		10 years[3]	10 years[2]	10 years[1]	10 years[0]	1 year[3]	1 year[2]	1 year[1]	1 year[0]
	RCR1	CF	_	_	CIE	AIE	_	_	AF
	RCR2	PEF	PES[2]	PES[1]	PES[0]	RTCEN	ADJ	RESET	START
	RCR3	ENB	_	_	_	_	_	_	_
	RCR5	_	_	_	_	_	_	RCKSEL[1]	RCKSEL[0]
	RFRH	SEL64	_	_	_	_	_	_	_
			_	_	_	_	RFC[18]	RFC[17]	RFC[16]
	RFRL	RFC[15]	RFC[14]	RFC[13]	RFC[12]	RFC[11]	RFC[10]	RFC[9]	RFC[8]
		RFC[7]	RFC[6]	RFC[5]	RFC[4]	RFC[3]	RFC[2]	RFC[1]	RFC[0]
Serial	SCSMR_0	_	_	_	_	_	_	_	_
communication interface with		C/Ā	CHR	PE	O/E	STOP	_	CKS[1]	CKS[0]
FIFO	SCBRR_0								
	SCBSCSCR_0	_	_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE[1]	CKE[0]
	SCFTDR_0								

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Serial	SCFSR_0	PER[3]	PER[2]	PER[1]	PER[0]	FER[3]	FER[2]	FER[1]	FER[0]
communication interface with		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
FIFO	SCFRDR_0								
	SCFCR_0	_	_	_	_	_	RSTRG[2]	RSTRG[1]	RSTRG[0]
		RTRG[1]	RTRG[0]	TTRG[1]	TTRG[0]	MCE	TFRST	RFRST	LOOP
	SCFDR_0	_	_	_	T[4]	T[3]	T[2]	T[1]	T[0]
		_	_	_	R[4]	R[3]	R[2]	R[1]	R[0]
	SCSPTR_0	_	_		_	_	_	_	_
		RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_0	_	_		_	_	_	_	_
		_	_		_	_	_	_	ORER
	SCEMR_0	_	_		_	_	_	_	_
		BGDM	_	_	_	_	_	_	ABCS
	SCSMR_1	_	_		_	_	_	_	_
		C/A	CHR	PE	O/E	STOP	_	CKS[1]	CKS[0]
	SCBRR_1								
	SCSCR_1	_	_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE[1]	CKE[0]
	SCFTDR_1								
	SCFSR_1	PER[3]	PER[2]	PER[1]	PER[0]	FER[3]	FER[2]	FER[1]	FER[0]
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_1								
	SCFCR_1	_	_	_	_	_	RSTRG[2]	RSTRG[1]	RSTRG[0]
		RTRG[1]	RTRG[0]	TTRG[1]	TTRG[0]	MCE	TFRST	RFRST	LOOP
	SCFDR_1			_	T[4]	T[3]	T[2]	T[1]	T[0]
				_	R[4]	R[3]	R[2]	R[1]	R[0]
	SCSPTR_1			_					
		RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_1			_					
		_	_	_	_	_	_	_	ORER

	Dogiotox								1
Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Serial	SCEMR_1	_	_	_	_	_	_	_	_
communication interface with		BGDM	_	_	_	_	_	_	ABCS
FIFO	SCSMR_2	_	_	_	_	_	_	_	_
		C/Ā	CHR	PE	O/Ē	STOP	_	CKS[1]	CKS[0]
	SCBRR_2								
	SCSCR_2	_	_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE[1]	CKE[0]
	SCFTDR_2								
	SCFSR_2	PER[3]	PER[2]	PER[1]	PER[0]	FER[3]	FER[2]	FER[1]	FER[0]
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_2								
	SCFCR_2	_	_	_	_	_	RSTRG[2]	RSTRG[1]	RSTRG[0]
		RTRG[1]	RTRG[0]	TTRG[1]	TTRG[0]	MCE	TFRST	RFRST	LOOP
	SCFDR_2	_	_	_	T[4]	T[3]	T[2]	T[1]	T[0]
		_	_	_	R[4]	R[3]	R[2]	R[1]	R[0]
	SCSPTR_2	_	_	_	_	_	_	_	_
		RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_2	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	ORER
	SCEMR_2	_	_	_	_	_	_	_	_
		BGDM	_		_	_	_	_	ABCS
	SCSMR_3	_		_		_		_	_
		C/Ā	CHR	PE	O/E	STOP	_	CKS[1]	CKS[0]
	SCBRR_3								
-	SCSCR_3	_	_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE[1]	CKE[0]
	SCFTDR_3								
	SCFSR_3	PER[3]	PER[2]	PER[1]	PER[0]	FER[3]	FER[2]	FER[1]	FER[0]
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_3								

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Serial	SCFCR_3	_	_	_	_	_	RSTRG[2]	RSTRG[1]	RSTRG[0]
communicatio n interface		RTRG[1]	RTRG[0]	TTRG[1]	TTRG[0]	MCE	TFRST	RFRST	LOOP
with FIFO	SCFDR_3	_	_	_	T[4]	T[3]	T[2]	T[1]	T[0]
		_	_	_	R[4]	R[3]	R[2]	R[1]	R[0]
	SCSPTR_3	_	_	_	_	_	_	_	_
		_	_	_	_	SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_3	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	ORER
	SCEMR_3	_	_	_	_	_	_	_	_
		BGDM	_	_	_	_	_	_	ABCS
	SCEMR_4	_	_	_	_	_	_	_	_
		C/Ā	CHR	PE	O/E	STOP	_	CKS[1]	CKS[0]
	SCBRR_4								
	SCSCR_4	_	_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE[1]	CKE[0]
	SCFTDR_4								
	SCFSR_4	PER[3]	PER[2]	PER[1]	PER[0]	FER[3]	FER[2]	FER[1]	FER[0]
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_4								
	SCFCR_4	_	_	_	_	_	RSTRG[2]	RSTRG[1]	RSTRG[0]
		RTRG[1]	RTRG[0]	TTRG[1]	TTRG[0]	MCE	TFRST	RFRST	LOOP
	SCFDR_4	_	_	_	T[4]	T[3]	T[2]	T[1]	T[0]
		_		_	R[4]	R[3]	R[2]	R[1]	R[0]
	SCSPTR_4	_	_	_	_	_	_	_	_
		_		_		SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_4	_							
		_							ORER
	SCEMR_4								
		BGDM	_	_	_		_		ABCS

	Dominton								
Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Renesas serial	SPCR_0	SPRIE	SPE	SPTIE	SPEIE	MSTR	MODFEN	_	_
peripheral interface	SSLP_0	_	_	_	_	_	_	_	SSL0P
interiace	SPPCR_0	_	_	MOIFE	MOIFV	_	_	_	SPLP
	SPSR_0	SPRF	TEND	SPTEF	_	_	MODF	_	OVRF
	SPDR_0	SPD31	SPD30	SPD29	SPD28	SPD27	SPD26	SPD25	SPD24
		SPD23	SPD22	SPD21	SPD20	SPD19	SPD18	SPD17	SPD16
		SPD15	SPD14	SPD13	SPD12	SPD11	SPD10	SPD9	SPD8
		SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0
	SPSCR_0	_		_		_	_	SPSLN1	SPSLN0
	SPSSR_0	_		_		_	_	SPCP1	SPCP0
	SPBR_0	SPR7	SPR6	SPR5	SPR4	SPR3	SPR2	SPR1	SPR0
	SPDCR_0	TXDMY	SPLW1	SPLW0	_	_	_	_	_
	SPCKD_0	_	_	_	_	_	SCKDL2	SCKDL1	SCKDL0
	SSLND_0	_	_	_	_	_	SLNDL2	SLNDL1	SLNDL0
	SPND_0	_	_	_	_	_	SPNDL2	SPNDL1	SPNDL0
	SPCMD_00	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP	_	_	_	BRDV1	BRDV0	CPOL	СРНА
	SPCMD_01	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP		_		BRDV1	BRDV0	CPOL	СРНА
	SPCMD_02	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP		_		BRDV1	BRDV0	CPOL	СРНА
	SPCMD_03	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP		_		BRDV1	BRDV0	CPOL	СРНА
	SPBFCR_0	TXRST	RXRST	TXTRG[1]	TXTRG[0]	_	RXTRG[2]	RXTRG[1]	RXTRG[0]
	SPBFDR_0	_		_		T[3]	T[2]	T[1]	T[0]
		_		R[5]	R[4]	R[3]	R[2]	R[1]	R[0]
	SPCR_1	SPRIE	SPE	SPTIE	SPEIE	MSTR	MODFEN	_	_
	SSLP_1	_	_	_	_	_	_	_	SSL0P
	SPPCR_1	_		MOIFE	MOIFV	_	_		SPLP
	SPSR_1	SPRF	TEND	SPTEF			MODF		OVRF

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Renesas serial	SPDR_1	SPD31	SPD30	SPD29	SPD28	SPD27	SPD26	SPD25	SPD24
peripheral interface		SPD23	SPD22	SPD21	SPD20	SPD19	SPD18	SPD17	SPD16
		SPD15	SPD14	SPD13	SPD12	SPD11	SPD10	SPD9	SPD8
		SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0
	SPSCR_1	_	_	_	_	_	_	SPSLN1	SPSLN0
	SPSSR_1	_		_	_	_	_	SPCP1	SPCP0
	SPBR_1	SPR7	SPR6	SPR5	SPR4	SPR3	SPR2	SPR1	SPR0
	SPDCR_1	TXDMY	SPLW1	SPLW0	_	_	_	_	_
	SPCKD_1	_	_	_	_	_	SCKDL2	SCKDL1	SCKDL0
	SSLND_1	_	_	_	_	_	SLNDL2	SLNDL1	SLNDL0
	SPND_1	_	_	_	_	_	SPNDL2	SPNDL1	SPNDL0
	SPCMD_10	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP	_	_	_	BRDV1	BRDV0	CPOL	СРНА
	SPCMD_11	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP	_		_	BRDV1	BRDV0	CPOL	СРНА
	SPCMD_12	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP	_	_	_	BRDV1	BRDV0	CPOL	СРНА
	SPCMD_13	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP	_	_	_	BRDV1	BRDV0	CPOL	СРНА
	SPBFCR_1	TXRST	RXRST	TXTRG[1]	TXTRG[0]	_	RXTRG[2]	RXTRG[1]	RXTRG[0]
	SPBFDR_1	_	_	_	_	T[3]	T[2]	T[1]	T[0]
		_	_	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]
	SPCR_2	SPRIE	SPE	SPTIE	SPEIE	MSTR	MODFEN	_	_
	SSLP_2	_	_	_	_	_	_	_	SSL0P
	SPPCR_2			MOIFE	MOIFV	_	_		SPLP
	SPSR_2	SPRF	TEND	SPTEF	_	_	MODF	_	OVRF
	SPDR_2	SPD31	SPD30	SPD29	SPD28	SPD27	SPD26	SPD25	SPD24
		SPD23	SPD22	SPD21	SPD20	SPD19	SPD18	SPD17	SPD16
		SPD15	SPD14	SPD13	SPD12	SPD11	SPD10	SPD9	SPD8
		SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Renesas serial	SPSCR_2	_	_	_	_	_	_	SPSLN1	SPSLN0
peripheral interface	SPSSR_2	_	_	_	_	_	_	SPCP1	SPCP0
mionass	SPBR_2	SPR7	SPR6	SPR5	SPR4	SPR3	SPR2	SPR1	SPR0
	SPDCR_2	TXDMY	SPLW1	SPLW0	_	_	_	_	_
	SPCKD_2	_				_	SCKDL2	SCKDL1	SCKDL0
	SSLND_2	_				_	SLNDL2	SLNDL1	SLNDL0
	SPND_2	_	_	_	_	_	SPNDL2	SPNDL1	SPNDL0
	SPCMD_20	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP	_	_	_	BRDV1	BRDV0	CPOL	СРНА
	SPCMD_21	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP	_	_	_	BRDV1	BRDV0	CPOL	СРНА
	SPCMD_22	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP	_	_	_	BRDV1	BRDV0	CPOL	СРНА
	SPCMD_23	SCKDEN	SLNDEN	SPNDEN	LSBF	SPB3	SPB2	SPB1	SPB0
		SSLKP				BRDV1	BRDV0	CPOL	СРНА
	SPBFCR_2	TXRST	RXRST	TXTRG[1]	TXTRG[0]	_	RXTRG[2]	RXTRG[1]	RXTRG[0]
	SPBFDR_2	_				T[3]	T[2]	T[1]	T[0]
		_	_	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]
SPI multi I/O	CMNCR	MD	_	_	_	_	_	_	_
bus controller		MOIIO3[1]	MOIIO3[0]	MOIIO2[1]	MOIIO2[0]	MOIIO1[1]	MOIIO1[0]	MOIIO0[1]	MOIIO0[0]
		IO3FV[1]	IO3FV[0]	IO2FV[1]	IO2FV[0]	_	_	IO0FV[1]	IO0FV[0]
		_	CPHAT	CPHAR	SSLP	CPOL	_	BSZ[1]	BSZ[0]
	SSLDR	_	_	_	_	_	_	_	_
		_				_	SPNDL[2]	SPNDL[1]	SPNDL[0]
		_	_	_	_	_	SLNDL[2]	SLNDL[1]	SLNDL[0]
		_	_	_	_	_	SCKDL[2]	SCKDL[1]	SCKDL[0]
	SPBCR	_				_	_	_	_
					_				
		SPBR[7]	SPBR[6]	SPBR[5]	SPBR[4]	SPBR[3]	SPBR[2]	SPBR[1]	SPBR[0]
		_	_	_	_			BRDV[1]	BRDV[0]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SPI multi I/O	DRCR	_	_	_	_	_	_	_	SSLN
bus controller		_		_	_	RBURST[3]	RBURST[2]	RBURST[1]	RBURST[0]
		_	_	_	_	_	_	RCF	RBE
		_	_	_	_	_	_	_	SSLE
	DRCMR	_	_	_	_	_	_	_	_
		CMD[7]	CMD[6]	CMD[5]	CMD[4]	CMD[3]	CMD[2]	CMD[1]	CMD[0]
		_	_	_	_	_	_	_	_
		OCMD[7]	OCMD[6]	OCMD[5]	OCMD[4]	OCMD[3]	OCMD[2]	OCMD[1]	OCMD[0]
	DREAR	_	_	_	_	_	_	_	_
		EAV[7]	EAV[6]	EAV[5]	EAV[4]	EAV[3]	EAV[2]	EAV[1]	EAV[0]
		_	_	_	_	_	_	_	_
		_	_	_	_	_	EAC[2]	EAC[1]	EAC[0]
	DROPR	OPD3[7]	OPD3[6]	OPD3[5]	OPD3[4]	OPD3[3]	OPD3[2]	OPD3[1]	OPD3[0]
		OPD2[7]	OPD2[6]	OPD2[5]	OPD2[4]	OPD2[3]	OPD2[2]	OPD2[1]	OPD2[0]
		OPD1[7]	OPD1[6]	OPD1[5]	OPD1[4]	OPD1[3]	OPD1[2]	OPD1[1]	OPD1[0]
		OPD0[7]	OPD0[6]	OPD0[5]	OPD0[4]	OPD0[3]	OPD0[2]	OPD0[1]	OPD0[0]
	DRENR	CDB[1]	CDB[0]	OCDB[1]	OCDB[0]	_	_	ADB[1]	ADB[0]
		_	_	OPDB[1]	OPDB[0]	_	_	DRDB[1]	DRDB[0]
		_	CDE	_	OCDE	ADE[3]	ADE[2]	ADE[1]	ADE[0]
		OPDE[3]	OPDE[2]	OPDE[1]	OPDE[0]	_	_	_	_
	SMCR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	SSLKP
		_	_	_	_	_	SPIRE	SPIWE	SPIE
	SMCMR	_	_	_	_	_	_	_	_
		CMD[7]	CMD[6]	CMD[5]	CMD[4]	CMD[3]	CMD[2]	CMD[1]	CMD[0]
		_	_	_	_	_	_	_	_
		OCMD[7]	OCMD[6]	OCMD[5]	OCMD[4]	OCMD[3]	OCMD[2]	OCMD[1]	OCMD[0]
	SMADR	ADR[31]	ADR[30]	ADR[29]	ADR[28]	ADR[27]	ADR[26]	ADR[25]	ADR[24]
		ADR[23]	ADR[22]	ADR[21]	ADR[20]	ADR[19]	ADR[18]	ADR[17]	ADR[16]
		ADR[15]	ADR[14]	ADR[13]	ADR[12]	ADR[11]	ADR[10]	ADR[9]	ADR[8]
		ADR[7]	ADR[6]	ADR[5]	ADR[4]	ADR[3]	ADR[2]	ADR[1]	ADR[0]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SPI multi I/O	SMOPR	OPD3[7]	OPD3[6]	OPD3[5]	OPD3[4]	OPD3[3]	OPD3[2]	OPD3[1]	OPD3[0]
bus controller		OPD2[7]	OPD2[6]	OPD2[5]	OPD2[4]	OPD2[3]	OPD2[2]	OPD2[1]	OPD2[0]
		OPD1[7]	OPD1[6]	OPD1[5]	OPD1[4]	OPD1[3]	OPD1[2]	OPD1[1]	OPD1[0]
		OPD0[7]	OPD0[6]	OPD0[5]	OPD0[4]	OPD0[3]	OPD0[2]	OPD0[1]	OPD0[0]
	SMENR	CDB[1]	CDB[0]	OCDB[1]	OCDB[0]	_	_	ADB[1]	ADB[0]
		_	_	OPDB[1]	OPDB[0]	_	_	SPIDB[1]	SPIDB[0]
		_	CDE	_	OCDE	ADE[3]	ADE[2]	ADE[1]	ADE[0]
		OPDE[3]	OPDE[2]	OPDE[1]	OPDE[0]	SPIDE[3]	SPIDE[2]	SPIDE[1]	SPIDE[0]
	SMRDR0	RDATA0[31]	RDATA0[30]	RDATA0[29]	RDATA0[28]	RDATA0[27]	RDATA0[26]	RDATA0[25]	RDATA0[24]
		RDATA0[23]	RDATA0[22]	RDATA0[21]	RDATA0[20]	RDATA0[19]	RDATA0[18]	RDATA0[17]	RDATA0[16]
		RDATA0[15]	RDATA0[14]	RDATA0[13]	RDATA0[12]	RDATA0[11]	RDATA0[10]	RDATA0[9]	RDATA0[8]
		RDATA0[7]	RDATA0[6]	RDATA0[5]	RDATA0[4]	RDATA0[3]	RDATA0[2]	RDATA0[1]	RDATA0[0]
	SMRDR1	RDATA1[31]	RDATA1[30]	RDATA1[29]	RDATA1[28]	RDATA1[27]	RDATA1[26]	RDATA1[25]	RDATA1[24]
		RDATA1[23]	RDATA1[22]	RDATA1[21]	RDATA1[20]	RDATA1[19]	RDATA1[18]	RDATA1[17]	RDATA1[16]
		RDATA1[15]	RDATA1[14]	RDATA1[13]	RDATA1[12]	RDATA1[11]	RDATA1[10]	RDATA1[9]	RDATA1[8]
		RDATA1[7]	RDATA1[6]	RDATA1[5]	RDATA1[4]	RDATA1[3]	RDATA1[2]	RDATA1[1]	RDATA1[0]
	SMWDR0	WDATA0[31]	WDATA0[30]	WDATA0[29]	WDATA0[28]	WDATA0[27]	WDATA0[26]	WDATA0[25]	WDATA0[24]
		WDATA0[23]	WDATA0[22]	WDATA0[21]	WDATA0[20]	WDATA0[19]	WDATA0[18]	WDATA0[17]	WDATA0[16]
		WDATA0[15]	WDATA0[14]	WDATA0[13]	WDATA0[12]	WDATA0[11]	WDATA0[10]	WDATA0[9]	WDATA0[8]
		WDATA0[7]	WDATA0[6]	WDATA0[5]	WDATA0[4]	WDATA0[3]	WDATA0[2]	WDATA0[1]	WDATA0[0]
	SMWDR1	WDATA1[31]	WDATA1[30]	WDATA1[29]	WDATA1[28]	WDATA1[27]	WDATA1[26]	WDATA1[25]	WDATA1[24]
		WDATA1[23]	WDATA1[22]	WDATA1[21]	WDATA1[20]	WDATA1[19]	WDATA1[18]	WDATA1[17]	WDATA1[16]
		WDATA1[15]	WDATA1[14]	WDATA1[13]	WDATA1[12]	WDATA1[11]	WDATA1[10]	WDATA1[9]	WDATA1[8]
		WDATA1[7]	WDATA1[6]	WDATA1[5]	WDATA1[4]	WDATA1[3]	WDATA1[2]	WDATA1[1]	WDATA1[0]
	CMNSR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_					SSLF	TEND
	SPBACR	_	_	_	_				
		_	_	_	_	_			_
		Guard Bit[7]	Guard Bit[6]	Guard Bit[5]	Guard Bit[4]	Guard Bit[3]	Guard Bit[2]	Guard Bit[1]	Guard Bit[0]
		_		_	_	SPBAC[3]	SPBAC[2]	SPBAC[1]	SPBAC[0]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
I ² C bus	ICCR1_0	ICE	RCVD	MST	TRS	CKS[3]	CKS[2]	CKS[1]	CKS[0]
interface 3	ICCR2_0	BBSY	SCP	SDAO	SDAOP	SCLO	_	IICRST	_
	ICMR_0	MLS	_	_	_	BCWP	BC[2]	BC[1]	BC[0]
	ICIER_0	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
	ICSR_0	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ
	SAR_0	SVA[6]	SVA[5]	SVA[4]	SVA[3]	SVA[2]	SVA[1]	SVA[0]	FS
	ICDRT_0								
	ICDRR_0								
	NF2CYC_0	_	_	_	CKS4	_	_	PRS	NF2CYC
	ICCR1_1	ICE	RCVD	MST	TRS	CKS[3]	CKS[2]	CKS[1]	CKS[0]
	ICCR2_1	BBSY	SCP	SDAO	SDAOP	SCLO	_	IICRST	_
	ICMR_1	MLS				BCWP	BC[2]	BC[1]	BC[0]
	ICIER_1	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
	ICSR_1	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ
	SAR_1	SVA[6]	SVA[5]	SVA[4]	SVA[3]	SVA[2]	SVA[1]	SVA[0]	FS
	ICDRT_1								
	ICDRR_1								
	NF2CYC_1	_	_	_	CKS4	_	_	PRS	NF2CYC
	ICCR1_2	ICE	RCVD	MST	TRS	CKS[3]	CKS[2]	CKS[1]	CKS[0]
	ICCR2_2	BBSY	SCP	SDAO	SDAOP	SCLO	_	IICRST	_
	ICMR_2	MLS	_	_		BCWP	BC[2]	BC[1]	BC[0]
	ICIER_2	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
	ICSR_2	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ
	SAR_2	SVA[6]	SVA[5]	SVA[4]	SVA[3]	SVA[2]	SVA[1]	SVA[0]	FS
	ICDRT_2								
	ICDRR_2								
	NF2CYC_2	_	_	_	CKS4	_	_	PRS	NF2CYC
	ICCR1_3	ICE	RCVD	MST	TRS	CKS[3]	CKS[2]	CKS[1]	CKS[0]
	ICCR2_3	BBSY	SCP	SDAO	SDAOP	SCLO	_	IICRST	_
	ICMR_3	MLS				BCWP	BC[2]	BC[1]	BC[0]
	ICIER_3	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
	ICSR_3	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ

	Ī							
Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SAR_3	SVA[6]	SVA[5]	SVA[4]	SVA[3]	SVA[2]	SVA[1]	SVA[0]	FS
ICDRT_3								
ICDRR_3								
NF2CYC_3	_	_	_	_	_	_	PRS	NF2CYC
SSICR_0	_	CKS	TUIEN	TOIEN	RUIEN	ROIEN	IIEN	_
	CHNL[1]	CHNL[0]	DWL[2]	DWL[1]	DWL[0]	SWL[2]	SWL[1]	SWL[0]
	SCKD	SWSD	SCKP	SWSP	SPDP	SDTA	PDTA	DEL
	CKDV[3]	CKDV[2]	CKDV[1]	CKDV[0]	MUEN	_	TEN	REN
SSISR_0	_	_	TUIRQ	TOIRQ	RUIRQ	ROIRQ	IIRQ	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	TCHNO[1]	TCHNO[0]	TSWNO	RCHNO[1]	RCHNO[0]	RSWNO	IDST
SSIFCR_0	_	_	_	_	_	_	_	_
	_	_			_	_	_	_
	_	_	_	_	_	_	_	_
	TTRG[1]	TTRG[0]	RTRG[1]	RTRG[0]	TIE	RIE	TFRST	RFRST
SSIFSR_0	_	_	_	_	TDC[3]	TDC[2]	TDC[1]	TDC[0]
	_	_	_	_	_	_	_	TDE
	_	_	_	_	RDC[3]	RDC[2]	RDC[1]	RDC[0]
	_	_	_	_	_	_	_	RDF
SSIFTDR_0								
SSIFRDR_0								
	ICDRT_3 ICDRR_3 NF2CYC_3 SSICR_0 SSISR_0 SSIFCR_0 SSIFCR_0	SAR_3 SVA[6] ICDRT_3 ICDRR_3	SAR_3 SVA[6] SVA[5] ICDRT_3	SAR_3	SAR_3 SVA[6] SVA[5] SVA[4] SVA[3] ICDRT_3	SAR_3 SVA[6] SVA[5] SVA[4] SVA[3] SVA[2] ICDRT_3	SAR_3	SAR_3 SVA[6] SVA[5] SVA[4] SVA[3] SVA[2] SVA[1] SVA[0]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Serial sound	SSITDMR_0	_	_	_	_	_	_	_	_
interface		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	CONT
		_	_	_	_	_	_	_	TDM
	SSICR_1	_	CKS	TUIEN	TOIEN	RUIEN	ROIEN	IIEN	_
		CHNL[1]	CHNL[0]	DWL[2]	DWL[1]	DWL[0]	SWL[2]	SWL[1]	SWL[0]
		SCKD	SWSD	SCKP	SWSP	SPDP	SDTA	PDTA	DEL
		CKDV[3]	CKDV[2]	CKDV[1]	CKDV[0]	MUEN	_	TEN	REN
	SSISR_1	_	_	TUIRQ	тоі	RUIRQ	ROIRQ	IIRQ	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	TCHNO[1]	TCHNO[0]	TSWNO	RCHNO[1]	RCHNO[0]	RSWNO	IDST
	SSIFCR_1	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		TTRG[1]	TTRG[0]	RTRG[1]	RTRG[0]	TIE	RIE	TFRST	RFRST
	SSIFSR_1	_	_	_	_	TDC[3]	TDC[2]	TDC[1]	TDC[0]
		_	_	_	_	_	_	_	TDE
		_	_	_	_	RDC[3]	RDC[2]	RDC[1]	RDC[0]
		_	_	_		_	_	_	RDF
	SSIFTDR_1								
	SSIFRDR_1								
	SSITDMR_1	_	_	_		_	_		_
		_	_	_		_	_		_
		_	_	_		_	_		CONT
		_	_	_	_	_	_	_	TDM

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Serial sound	SSICR_2	_	CKS	TUIEN	TOIMEN	RUIEN	ROIEN	IIEN	_
interface		CHNL[1]	CHNL[0]	DWL[2]	DWL[1]	DWL[0]	SWL[2]	SWL[1]	SWL[0]
		SCKD	SWSD	SCKP	SWSP	SPDP	SDTA	PDTA	DEL
		CKDV[1]	CKDV[2]	CKDV[1]	CKDV[0]	MUEN	_	TEN	REN
	SSISR_2	_	_	TUIRQ	TOIRQ	RUIRQ	ROIRQ	IIRQ	_
		_	_	_	_	_	_	_	_
		_	_	_		_	_	_	_
		_	TCHNO[1]	TCHNO[0]	TSWNO	RCHNO[1]	RCHNO[0]	RSWNO	IDST
	SSIFCR_2	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_		_	_	_	_
		TTRG[1]	TTRG[0]	RTRG[1]	RTRG[0]	TIE	RIE	TFRST	RFRST
	SSIFSR_2	_	_	_		TDC[3]	TDC[2]	TDC[1]	TDC[0]
		_	_	_		_	_	_	TDE
		_	_	_	_	RDC[3]	RDC[2]	RDC[1]	RDC[0]
		_	_	_	_	_	_	_	RDF
	SSIFTDR_2								
	SSIFRDR_2								
	SSITDMR_2	_	_	_		_	_	_	_
		_	_	_	_	_	_	_	_
		_		_		_	_	_	CONT
		_	_	_	_	_	_	_	TDM
	SSICR_3	_	CKS	TUIEN	TOIEN	RUIEN	ROIEN	IIEN	_
		CHNL[1]	CHNL[0]	DWL[2]	DWL[1]	DWL[0]	SWL[2]	SWL[1]	SWL[0]
		SCKD	SWSD	SCKP	SWSP	SPDP	SDTA	PDTA	DEL
		CKDV[3]	CKDV[2]	CKDV[1]	CKDV[0]	MUEN		TEN	REN

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Serial sound	SSISR_3	_	_	TUIRQ	TOIRQ	RUIRQ	ROIRQ	IIRQ	_
interface		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	TCHNO[1]	TCHNO[0]	TSWNO	RCHNO[1]	RCHNO[0]	RSWNO	IDST
	SSIFCR_3	_	_	_	_	_		_	_
		_	_	_	_	_		_	_
		_	_	_	_	_		_	_
		TTRG[1]	TTRG[0]	RTRG[1]	RTRG[0]	TIE	RIE	TFRST	RFRST
	SSIFSR_3	_	_	_	_	TDC[3]	TDC[2]	TDC[1]	TDC[0]
		_	_	_	_	_		_	TDE
		_	_	_	_	RDC[3]	RDC[2]	RDC[1]	RDC[0]
		_	_	_	_	_		_	RDF
	SSIFTDR_3								
	SSIFRDR_3								
	SSITDMR_3	_	_	_	_	_	_	_	_
		_	_	_	_	_		_	_
		_	_	_	_	_	_	_	CONT
		_	_	_	_	_		_	TDM
Serial I/O with	SIMDR	TRMD[1]	TRMD[0]	SYNCAT	REDG	FL[3]	FL[2]	FL[1]	FL[0]
FIFO		TXDIZ	_	SYNCAC	SYNCDL	_	_	_	_
	SISCR	MSSEL			BRPS[4]	BRPS[3]	BRPS[2]	BRPS[1]	BRPS[0]
		_	_	_	_	_	BRDV[2]	BRDV[1]	BRDV[0]
	SITDAR	TDLE	_	_	_	TDLA[3]	TDLA[2]	TDLA[1]	TDLA[0]
		TDRE	TLREP			TDRA[3]	TDRA[2]	TDRA[1]	TDRA[0]
	SIRDAR	RDLE	_			RDLA[3]	RDLA[2]	RDLA[1]	RDLA[0]
		RDRE	_	_	_	RDRA[3]	RDRA[2]	RDRA[1]	RDRA[0]

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bi+ 20/20/12/4	Bit 27/19/11/3	Pi+ 26/49/40/2	Bit 25/17/9/1	Bit 24/16/8/0
Serial I/O with	SICTR	SCKE	FSE	Bit 29/21/13/3	Bit 20/20/12/4	Bit 27/19/11/3	Bit 20/10/10/2	TXE	RXE
FIFO	SICTH	JORE	_					TXRST	RXRST
	SIFCTR	TFWM[2]	TFWM[1]	TFWM[0]	TFUA[4]	TFUA[3]	TFUA[2]	TFUA[1]	TFUA[0]
	0.1.0111	RFWM[2]	RFWM[1]	RFWM[0]	RFUA[4]	RFUA[3]	RFUA[2]	RFUA[1]	RFUA[0]
	SISTR			TFEMP	TDREQ			RFFUL	RDREQ
	0.0111			_	FSERR	TFOVF	TFUDF	RFUDF	RFOVF
	SIIER	TDMAE	_	TFEMPE	TDREQE	RDMAE	_	RFFULE	RDREQE
		_		_	FSERRE	TFOVFE	TFUDFE	RFUDFE	RFOVFE
	SITDR	SITDL[15]	SITDL[14]	SITDL[13]	SITDL[12]	SITDL[11]	SITDL[10]	SITDL[9]	SITDL[8]
		SITDL[7]	SITDL[6]	SITDL[5]	SITDL[4]	SITDL[3]	SITDL[2]	SITDL[1]	SITDL[0]
		SITDR[15]	SITDR[14]	SITDR[13]	SITDR[12]	SITDR[11]	SITDR[10]	SITDR[9]	SITDR[8]
		SITDR[7]	SITDR[6]	SITDR[5]	SITDR[4]	SITDR[3]	SITDR[2]	SITDR[1]	SITDR[0]
	SIRDR	SIRDL[15]	SIRDL[14]	SIRDL[13]	SIRDL[12]	SIRDL[11]	SIRDL[10]	SIRDL[9]	SIRDL[8]
		SIRDL[7]	SIRDL[6]	SIRDL[5]	SIRDL[4]	SIRDL[3]	SIRDL[2]	SIRDL[1]	SIRDL[0]
		SIRDR[15]	SIRDR[14]	SIRDR[13]	SIRDR[12]	SIRDR[11]	SIRDR[10]	SIRDR[9]	SIRDR[8]
		SIRDR[7]	SIRDR[6]	SIRDR[5]	SIRDR[4]	SIRDR[3]	SIRDR[2]	SIRDR[1]	SIRDR[0]
Controller area	MCR_0	MCR15	MCR14	_	_	_	TST[2]	TST[1]	TST[0]
network		MCR7	MCR6	MCR5	_	_	MCR2	MCR1	MCR0
	GSR_0	_	_	_	_	_	_	_	_
		_	_	GSR5	GSR4	GSR3	GSR2	GSR1	GSR0
	BCR1_0	TSG1[3]	TSG1[2]	TSG1[1]	TSG1[0]	_	TSG2[2]	TSG2[1]	TSG2[0]
		_	_	SJW[1]	SJW[0]	_	_	_	BSP
	BCR0_0	_	_	_	_	_	_	_	_
		BRP[7]	BRP[6]	BRP[5]	BRP[4]	BRP[3]	BRP[2]	BRP[1]	BRP[0]
	IRR_0	IRR15	IRR14	IRR13	IRR12	IRR11	IRR10	IRR9	IRR8
		IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0
	IMR_0	IMR15	IMR14	IMR13	IMR12	IMR11	IMR10	IMR9	IMR8
		IMR7	IMR6	IMR5	IMR4	IMR3	IMR2	IMR1	IMR0
	TEC_REC_0	TEC[7]	TEC[6]	TEC[5]	TEC[4]	TEC[3]	TEC[2]	TEC[1]	TEC[0]
		REC[7]	REC[6]	REC[5]	REC[4]	REC[3]	REC[2]	REC[1]	REC[0]

Module Name	Register Abbreviation	Bit 31/23/15/7	Rit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Rit 27/19/11/3	Bit 26/18/10/2	Rit 25/17/9/1	Bit 24/16/8/0
Controller area	TXPR1_0	TXPR1[15]	TXPR1[14]	TXPR1[13]	TXPR1[12]	TXPR1[11]	TXPR1[10]	TXPR1[9]	TXPR1[8]
network	5	TXPR1[7]	TXPR1[6]	TXPR1[5]	TXPR1[4]	TXPR1[3]	TXPR1[2]	TXPR1[1]	TXPR1[0]
	TXPR0_0	TXPR0[15]	TXPR0[14]	TXPR0[13]	TXPR0[12]	TXPR0[11]	TXPR0[10]	TXPR0[9]	TXPR0[8]
		TXPR0[7]	TXPR0[6]	TXPR0[5]	TXPR0[4]	TXPR0[3]	TXPR0[2]	TXPR0[1]	
	TXCR1 0	TXCR1[15]	TXCR1[14]	TXCR1[13]	TXCR1[12]	TXCR1[11]	TXCR1[10]	TXCR1[9]	TXCR1[8]
	TXOTT_0	TXCR1[7]	TXCR1[6]	TXCR1[5]	TXCR1[4]	TXCR1[3]	TXCR1[2]	TXCR1[1]	TXCR1[0]
	TXCR0_0	TXCR0[15]	TXCR0[14]	TXCR0[13]	TXCR0[12]	TXCR0[11]	TXCR0[10]	TXCR0[9]	TXCR0[8]
	17.0110_0	TXCR0[7]	TXCR0[6]	TXCR0[5]	TXCR0[4]	TXCR0[3]	TXCR0[2]	TXCR0[1]	
	TXACK1_0	TXACK1[15]	TXACK1[14]	TXACK1[13]	TXACK1[12]	TXACK1[11]	TXACK1[10]	TXACK1[9]	TXACK1[8]
	TXACKI_U	TXACK1[15]							
	TVACKO O	+	TXACK1[6]	TXACK1[5]	TXACK1[4]	TXACK1[3]	TXACK1[2]	TXACK1[1]	TXACK1[0]
	TXACK0_0	TXACK0[15]	TXACK0[14]	TXACK0[13]	TXACK0[12]	TXACK0[11]	TXACK0[10]	TXACK0[9]	TXACK0[8]
		TXACK0[7]	TXACK0[6]	TXACK0[5]	TXACK0[4]	TXACK0[3]	TXACK0[2]	TXACK0[1]	_
	ABACK1_0	ABACK1[15]	ABACK1[14]	ABACK1[13]	ABACK1[12]	ABACK1[11]	ABACK1[10]	ABACK1[9]	ABACK1[8]
		ABACK1[7]	ABACK1[6]	ABACK1[5]	ABACK1[4]	ABACK1[3]	ABACK1[2]	ABACK1[1]	ABACK1[0]
	ABACK0_0	ABACK0[15]	ABACK0[14]	ABACK0[13]	ABACK0[12]	ABACK0[11]	ABACK0[10]	ABACK0[9]	ABACK0[8]
		ABACK0[7]	ABACK0[6]	ABACK0[5]	ABACK0[4]	ABACK0[3]	ABACK0[2]	ABACK0[1]	_
	RXPR1_0	RXPR1[15]	RXPR1[14]	RXPR1[13]	RXPR1[12]	RXPR1[11]	RXPR1[10]	RXPR1[9]	RXPR1[8]
		RXPR1[7]	RXPR1[6]	RXPR1[5]	RXPR1[4]	RXPR1[3]	RXPR1[2]	RXPR1[1]	RXPR1[0]
	RXPR0_0	RXPR0[15]	RXPR0[14]	RXPR0[13]	RXPR0[12]	RXPR0[11]	RXPR0[10]	RXPR0[9]	RXPR0[8]
		RXPR0[7]	RXPR0[6]	RXPR0[5]	RXPR0[4]	RXPR0[3]	RXPR0[2]	RXPR0[1]	RXPR0[0]
	RFPR1_0	RFPR1[15]	RFPR1[14]	RFPR1[13]	RFPR1[12]	RFPR1[11]	RFPR1[10]	RFPR1[9]	RFPR1[8]
		RFPR1[7]	RFPR1[6]	RFPR1[5]	RFPR1[4]	RFPR1[3]	RFPR1[2]	RFPR1[1]	RFPR1[0]
	RFPR0_0	RFPR0[15]	RFPR0[14]	RFPR0[13]	RFPR0[12]	RFPR0[11]	RFPR0[10]	RFPR0[9]	RFPR0[8]
		RFPR0[7]	RFPR0[6]	RFPR0[5]	RFPR0[4]	RFPR0[3]	RFPR0[2]	RFPR0[1]	RFPR0[0]
	MBIMR1_0	MBIMR1[15]	MBIMR1[14]	MBIMR1[13]	MBIMR1[12]	MBIMR1[11]	MBIMR1[10]	MBIMR1[9]	MBIMR1[8]
		MBIMR1[7]	MBIMR1[6]	MBIMR1[5]	MBIMR1[4]	MBIMR1[3]	MBIMR1[2]	MBIMR1[1]	MBIMR1[0]
	MBIMR0_0	MBIMR0[15]	MBIMR0[14]	MBIMR0[13]	MBIMR0[12]	MBIMR0[11]	MBIMR0[10]	MBIMR0[9]	MBIMR0[8]
		MBIMR0[7]	MBIMR0[6]	MBIMR0[5]	MBIMR0[4]	MBIMR0[3]	MBIMR0[2]	MBIMR0[1]	MBIMR0[0]
	UMSR1_0	UMSR1[15]	UMSR1[14]	UMSR1[13]	UMSR1[12]	UMSR1[11]	UMSR1[10]	UMSR1[9]	UMSR1[8]
		UMSR1[7]	UMSR1[6]	UMSR1[5]	UMSR1[4]	UMSR1[3]	UMSR1[2]	UMSR1[1]	UMSR1[0]

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Controller area	UMSR0_0	UMSR0[15]	UMSR0[14]	UMSR0[13]	UMSR0[12]	UMSR0[11]	UMSR0[10]	UMSR0[9]	UMSR0[8]
network		UMSR0[7]	UMSR0[6]	UMSR0[5]	UMSR0[4]	UMSR0[3]	UMSR0[2]	UMSR0[1]	UMSR0[0]
	TTCR0_0	TCR15	TCR14	TCR13	TCR12	TCR11	TCR10	_	_
		_	TCR6	TPSC5	TPSC4	TPSC3	TPSC2	TPSC1	TPSC0
•	CMAX_TEW_0	_	_	_	_	_	CMAX[2]	CMAX[1]	CMAX[0]
		_	_	_	_	TEW[3]	TEW[2]	TEW[1]	TEW[0]
	RFTROFF_0	RFTROFF[7]	RFTROFF[6]	RFTROFF[5]	RFTROFF[4]	RFTROFF[3]	RFTROFF[2]	RFTROFF[1]	RFTROFF[0]
		_	_	_	_	_	_	_	_
	TSR_0	_	_	_	_	_		_	_
		_	_	_	TSR4	TSR3	TSR2	TSR1	TSR0
	CCR_0	_	_	_	_	_		_	_
		_	_	CCR[5]	CCR[4]	CCR[3]	CCR[2]	CCR[1]	CCR[0]
	TCNTR_0	TCNTR[15]	TCNTR[14]	TCNTR[13]	TCNTR[12]	TCNTR[11]	TCNTR[10]	TCNTR[9]	TCNTR[8]
		TCNTR[7]	TCNTR[6]	TCNTR[5]	TCNTR[4]	TCNTR[3]	TCNTR[2]	TCNTR[1]	TCNTR[0]
	CYCTR_0	CYCTR[15]	CYCTR[14]	CYCTR[13]	CYCTR[12]	CYCTR[11]	CYCTR[10]	CYCTR[9]	CYCTR[8]
		CYCTR[7]	CYCTR[6]	CYCTR[5]	CYCTR[4]	CYCTR[3]	CYCTR[2]	CYCTR[1]	CYCTR[0]
	RFMK_0	RFMK[15]	RFMK[14]	RFMK[13]	RFMK[12]	RFMK[11]	RFMK[10]	RFMK[9]	RFMK[8]
		RFMK[7]	RFMK[6]	RFMK[5]	RFMK[4]	RFMK[3]	RFMK[2]	RFMK[1]	RFMK[0]
	TCMR0_0	TCMR0[15]	TCMR0[14]	TCMR0[13]	TCMR0[12]	TCMR0[11]	TCMR0[10]	TCMR0[9]	TCMR0[8]
		TCMR0[7]	TCMR0[6]	TCMR0[5]	TCMR0[4]	TCMR0[3]	TCMR0[2]	TCMR0[1]	TCMR0[0]
	TCMR1_0	TCMR1[15]	TCMR1[14]	TCMR1[13]	TCMR1[12]	TCMR1[11]	TCMR1[10]	TCMR1[9]	TCMR1[8]
		TCMR1[7]	TCMR1[6]	TCMR1[5]	TCMR1[4]	TCMR1[3]	TCMR1[2]	TCMR1[1]	TCMR1[0]
	TCMR2_0	TCMR2[15]	TCMR2[14]	TCMR2[13]	TCMR2[12]	TCMR2[11]	TCMR2[10]	TCMR2[9]	TCMR2[8]
		TCMR2[7]	TCMR2[6]	TCMR2[5]	TCMR2[4]	TCMR2[3]	TCMR2[2]	TCMR2[1]	TCMR2[0]
	TTTSEL_0	_	TTTSEL[14]	TTTSEL[13]	TTTSEL[12]	TTTSEL[11]	TTTSEL[10]	TTTSEL[9]	TTTSEL[8]
		_		_	_	_		_	_
	MBn_CONTRO	_	STDID[10]	STDID[9]	STDID[8]	STDID[7]	STDID[6]	STDID[5]	STDID[4]
	L0_H_0 (n = 0 to 31)*1	STDID[3]	STDID[2]	STDID[1]	STDID[0]	RTR	IDE	EXTID[17]	EXTID[16]
	MBn_CONTRO	IDE	RTR	_	STDID[10]	STDID[9]	STDID[8]	STDID[7]	STDID[6]
	L0_H_0 (n = 0 to 31)* ²	STDID[5]	STDID[4]	STDID[3]	STDID[2]	STDID[1]	STDID[0]	EXTID[17]	EXTID[16]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Controller area		EXTID[15]	EXTID[14]	EXTID[13]	EXTID[12]	EXTID[11]	EXTID[10]	EXTID[9]	EXTID[8]
network	0_L_0 (n = 0 to 31)	EXTID[7]	EXTID[6]	EXTID[5]	EXTID[4]	EXTID[3]	EXTID[2]	EXTID[1]	EXTID[0]
	MBn_LAFM0_0 (n = 0 to 31)* ¹		STDID_ LAFM[10]	STDID_ LAFM[9]	STDID_ LAFM[8]	STDID_ LAFM[7]	STDID_ LAFM[6]	STDID_ LAFM[5]	STDID_ LAFM[4]
		STDID_ LAFM[3]	STDID_ LAFM[2]	STDID_ LAFM[1]	STDID_ LAFM[0]	_	IDE	EXTID_ LAFM[17]	EXTID_ LAFM[16]
	MBn_LAFM0_0 (n = 0 to 31)*2	IDE	_	_	STDID_ LAFM[10]	STDID_ LAFM[9]	STDID_ LAFM[8]	STDID_ LAFM[7]	STDID_ LAFM[6]
		STDID_ LAFM[5]	STDID_ LAFM[4]	STDID_ LAFM[3]	STDID_ LAFM[2]	STDID_ LAFM[1]	STDID_ LAFM[0]	EXTID_ LAFM[17]	EXTID_ LAFM[16]
	MBn_LAFM1_0 (n = 0 to 31)	EXTID_ LAFM[15]	EXTID_ LAFM[14]	EXTID _LAFM[13]	EXTID_ LAFM[12]	EXTID_ LAFM[11]	EXTID_ LAFM[10]	EXTID_ LAFM[9]	EXTID_ LAFM[8]
		EXTID_ LAFM[7]	EXTID_ LAFM[6]	EXTID_ LAFM[5]	EXTID_ LAFM[4]	EXTID_ LAFM[3]	EXTID_ LAFM[2]	EXTID_ LAFM[1]	EXTID_ LAFM[0]
	0 (n = 0 to 31)	MSG_DATA0							
		MSG_DATA1							
	MBn_DATA_23_ 0 (n = 0 to 31)	MSG_DATA2							
		MSG_DATA3							
	MBn_DATA_45_	MSG_DATA4							
	0 (n = 0 to 31)	MSG_DATA5							
	MBn_DATA_67_	MSG_DATA6							
	0 (n = 0 to 31)	MSG_DATA7							
	MBn_CONTROL	_	_	NMC		_	MBC[2]	MBC[1]	MBC[0]
	1_0 (n =0)	_	_	_	_	DLC[3]	DLC[2]	DLC[1]	DLC[0]
	MBn_CONTROL	_	_	NMC	ATX	DART	MBC[2]	MBC[1]	MBC[0]
	1_0 (n = 1 to 31)	_	_	_		DLC[3]	DLC[2]	DLC[1]	DLC[0]
	MBn_TIMESTA	TS15	TS14	TS13	TS12	TS11	TS10	TS9	TS8
	MP_0 (n = 0 to 15, 30, 31)	TS7	TS6	TS5	TS4	TS3	TS2	TS1	TS0
	MBn_TTT_0	TTT15	TTT14	TTT13	TTT12	TTT11	TTT10	ТТТ9	TTT8
	(n = 24 to 30)	TTT7	ттт6	TTT5	TTT4	тттз	TTT2	TTT1	ТТТО

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Controller	MBn_TTCONTR	TTW[1]	TTW[0]	OFFSET[5]	OFFSET[4]	OFFSET[3]	OFFSET[2]	OFFSET[1]	OFFSET[0]
area network	OL_0 (n = 24 to 29)	_	_	_	_	_	REP_ FACTOR[2]	REP_ FACTOR[1]	REP_ FACTOR[0]
	MCR_1	MCR15	MCR14	_	_	_	TST[2]	TST[1]	TST[0]
		MCR7	MCR6	MCR5	_	_	MCR2	MCR1	MCR0
	GSR_1	_	_	_	_	_	_	_	_
		_	_	GSR5	GSR4	GSR3	GSR2	GSR1	GSR0
	BCR1_1	TSG1[3]	TSG1[2]	TSG1[1]	TSG1[0]	_	TSG2[2]	TSG2[1]	TSG2[0]
		_	_	SJW[1]	SJW[0]	_	_	_	BSP
	BCR0_1	_	_	_	_	_	_	_	_
		BRP[7]	BRP[6]	BRP[5]	BRP[4]	BRP[3]	BRP[2]	BRP[1]	BRP[0]
	IRR_1	IRR15	IRR14	IRR13	IRR12	IRR11	IRR10	IRR9	IRR8
		IRR7	IRR6	IRR5	IRR4	IRR3	IRR2	IRR1	IRR0
	IMR_1	IMR15	IMR14	IMR13	IMR12	IMR11	IMR10	IMR9	IMR8
		IMR7	IMR6	IMR5	IMR4	IMR3	IMR2	IMR1	IMR0
	TEC_REC_1	TEC[7]	TEC[6]	TEC[5]	TEC[4]	TEC[3]	TEC[2]	TEC[1]	TEC[0]
		REC[7]	REC[6]	REC[5]	REC[4]	REC[3]	REC[2]	REC[1]	REC[0]
	TXPR1_1	TXPR1[15]	TXPR1[14]	TXPR1[13]	TXPR1[12]	TXPR1[11]	TXPR1[10]	TXPR1[9]	TXPR1[8]
		TXPR1[7]	TXPR1[6]	TXPR1[5]	TXPR1[4]	TXPR1[3]	TXPR1[2]	TXPR1[1]	TXPR1[0]
	TXPR0_1	TXPR0[15]	TXPR0[14]	TXPR0[13]	TXPR0[12]	TXPR0[11]	TXPR0[10]	TXPR0[9]	TXPR0[8]
		TXPR0[7]	TXPR0[6]	TXPR0[5]	TXPR0[4]	TXPR0[3]	TXPR0[2]	TXPR0[1]	_
	TXCR1_1	TXCR1[15]	TXCR1[14]	TXCR1[13]	TXCR1[12]	TXCR1[11]	TXCR1[10]	TXCR1[9]	TXCR1[8]
		TXCR1[7]	TXCR1[6]	TXCR1[5]	TXCR1[4]	TXCR1[3]	TXCR1[2]	TXCR1[1]	TXCR1[0]
	TXCR0_1	TXCR0[15]	TXCR0[14]	TXCR0[13]	TXCR0[12]	TXCR0[11]	TXCR0[10]	TXCR0[9]	TXCR0[8]
		TXCR0[7]	TXCR0[6]	TXCR0[5]	TXCR0[4]	TXCR0[3]	TXCR0[2]	TXCR0[1]	_
	TXACK1_1	TXACK1[15]	TXACK1[14]	TXACK1[13]	TXACK1[12]	TXACK1[11]	TXACK1[10]	TXACK1[9]	TXACK1[8]
		TXACK1[7]	TXACK1[6]	TXACK1[5]	TXACK1[4]	TXACK1[3]	TXACK1[2]	TXACK1[1]	TXACK1[0]
	TXACK0_1	TXACK0[15]	TXACK0[14]	TXACK0[13]	TXACK0[12]	TXACK0[11]	TXACK0[10]	TXACK0[9]	TXACK0[8]
		TXACK0[7]	TXACK0[6]	TXACK0[5]	TXACK0[4]	TXACK0[3]	TXACK0[2]	TXACK0[1]	_
	ABACK1_1	ABACK1[15]	ABACK1[14]	ABACK1[13]	ABACK1[12]	ABACK1[11]	ABACK1[10]	ABACK1[9]	ABACK1[8]
		ABACK1[7]	ABACK1[6]	ABACK1[5]	ABACK1[4]	ABACK1[3]	ABACK1[2]	ABACK1[1]	ABACK1[0]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Controller area	ABACK0_1	ABACK0[15]	ABACK0[14]	ABACK0[13]	ABACK0[12]	ABACK0[11]	ABACK0[10]	ABACK0[9]	ABACK0[8]
network		ABACK0[7]	ABACK0[6]	ABACK0[5]	ABACK0[4]	ABACK0[3]	ABACK0[2]	ABACK0[1]	_
	RXPR1_1	RXPR1[15]	RXPR1[14]	RXPR1[13]	RXPR1[12]	RXPR1[11]	RXPR1[10]	RXPR1[9]	RXPR1[8]
		RXPR1[7]	RXPR1[6]	RXPR1[5]	RXPR1[4]	RXPR1[3]	RXPR1[2]	RXPR1[1]	RXPR1[0]
	RXPR0_1	RXPR0[15]	RXPR0[14]	RXPR0[13]	RXPR0[12]	RXPR0[11]	RXPR0[10]	RXPR0[9]	RXPR0[8]
		RXPR0[7]	RXPR0[6]	RXPR0[5]	RXPR0[4]	RXPR0[3]	RXPR0[2]	RXPR0[1]	RXPR0[0]
	RFPR1_1	RFPR1[15]	RFPR1[14]	RFPR1[13]	RFPR1[12]	RFPR1[11]	RFPR1[10]	RFPR1[9]	RFPR1[8]
		RFPR1[7]	RFPR1[6]	RFPR1[5]	RFPR1[4]	RFPR1[3]	RFPR1[2]	RFPR1[1]	RFPR1[0]
	RFPR0_1	RFPR0[15]	RFPR0[14]	RFPR0[13]	RFPR0[12]	RFPR0[11]	RFPR0[10]	RFPR0[9]	RFPR0[8]
		RFPR0[7]	RFPR0[6]	RFPR0[5]	RFPR0[4]	RFPR0[3]	RFPR0[2]	RFPR0[1]	RFPR0[0]
	MBIMR1_1	MBIMR1[15]	MBIMR1[14]	MBIMR1[13]	MBIMR1[12]	MBIMR1[11]	MBIMR1[10]	MBIMR1[9]	MBIMR1[8]
		MBIMR1[7]	MBIMR1[6]	MBIMR1[5]	MBIMR1[4]	MBIMR1[3]	MBIMR1[2]	MBIMR1[1]	MBIMR1[0]
	MBIMR0_1	MBIMR0[15]	MBIMR0[14]	MBIMR0[13]	MBIMR0[12]	MBIMR0[11]	MBIMR0[10]	MBIMR0[9]	MBIMR0[8]
		MBIMR0[7]	MBIMR0[6]	MBIMR0[5]	MBIMR0[4]	MBIMR0[3]	MBIMR0[2]	MBIMR0[1]	MBIMR0[0]
	UMSR1_1	UMSR1[15]	UMSR1[14]	UMSR1[13]	UMSR1[12]	UMSR1[11]	UMSR1[10]	UMSR1[9]	UMSR1[8]
		UMSR1[7]	UMSR1[6]	UMSR1[5]	UMSR1[4]	UMSR1[3]	UMSR1[2]	UMSR1[1]	UMSR1[0]
	UMSR0_1	UMSR0[15]	UMSR0[14]	UMSR0[13]	UMSR0[12]	UMSR0[11]	UMSR0[10]	UMSR0[9]	UMSR0[8]
		UMSR0[7]	UMSR0[6]	UMSR0[5]	UMSR0[4]	UMSR0[3]	UMSR0[2]	UMSR0[1]	UMSR0[0]
	TTCR0_1	TCR15	TCR14	TCR13	TCR12	TCR11	TCR10	_	_
		_	TCR6	TPSC5	TPSC4	TPSC3	TPSC2	TPSC1	TPSC0
	CMAX_TEW_1	_	_	_	_	_	CMAX[2]	CMAX[1]	CMAX[0]
		_	_	_	_	TEW[3]	TEW[2]	TEW[1]	TEW[0]
	RFTROFF_1	RFTROFF[7]	RFTROFF[6]	RFTROFF[5]	RFTROFF[4]	RFTROFF[3]	RFTROFF[2]	RFTROFF[1]	RFTROFF[0]
		_	_	_	_	_	_	_	_
	TSR_1	_	_	_	_	_	_	_	_
		_		_	TSR4	TSR3	TSR2	TSR1	TSR0
	CCR_1	_			_				
				CCR[5]	CCR[4]	CCR[3]	CCR[2]	CCR[1]	CCR[0]
	TCNTR_1	TCNTR[15]	TCNTR[14]	TCNTR[13]	TCNTR[12]	TCNTR[11]	TCNTR[10]	TCNTR[9]	TCNTR[8]
		TCNTR[7]	TCNTR[6]	TCNTR[5]	TCNTR[4]	TCNTR[3]	TCNTR[2]	TCNTR[1]	TCNTR[0]

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Controller area		CYCTR[15]	CYCTR[14]	CYCTR[13]	CYCTR[12]	CYCTR[11]	CYCTR[10]	CYCTR[9]	CYCTR[8]
network		CYCTR[7]	CYCTR[6]	CYCTR[5]	CYCTR[4]	CYCTR[3]	CYCTR[2]	CYCTR[1]	CYCTR[0]
	RFMK_1	RFMK[15]	RFMK[14]	RFMK[13]	RFMK[12]	RFMK[11]	RFMK[10]	RFMK[9]	RFMK[8]
		RFMK[7]	RFMK[6]	RFMK[5]	RFMK[4]	RFMK[3]	RFMK[2]	RFMK[1]	RFMK[0]
	TCMR0_1	TCMR0[15]	TCMR0[14]	TCMR0[13]	TCMR0[12]	TCMR0[11]	TCMR0[10]	TCMR0[9]	TCMR0[8]
		TCMR0[7]	TCMR0[6]	TCMR0[5]	TCMR0[4]	TCMR0[3]	TCMR0[2]	TCMR0[1]	TCMR0[0]
	TCMR1_1	TCMR1[15]	TCMR1[14]	TCMR1[13]	TCMR1[12]	TCMR1[11]	TCMR1[10]	TCMR1[9]	TCMR1[8]
		TCMR1[7]	TCMR1[6]	TCMR1[5]	TCMR1[4]	TCMR1[3]	TCMR1[2]	TCMR1[1]	TCMR1[0]
	TCMR2_1	TCMR2[15]	TCMR2[14]	TCMR2[13]	TCMR2[12]	TCMR2[11]	TCMR2[10]	TCMR2[9]	TCMR2[8]
		TCMR2[7]	TCMR2[6]	TCMR2[5]	TCMR2[4]	TCMR2[3]	TCMR2[2]	TCMR2[1]	TCMR2[0]
	TTTSEL_1 -	_	TTTSEL[14]	TTTSEL[13]	TTTSEL[12]	TTTSEL[11]	TTTSEL[10]	TTTSEL[9]	TTTSEL[8]
						_		_	_
	MBn_CONTROL		STDID[10]	STDID[9]	STDID[8]	STDID[7]	STDID[6]	STDID[5]	STDID[4]
	0_H_1 (n = 0 to 31)* ¹	STDID[3]	STDID[2]	STDID[1]	STDID[0]	RTR	IDE	EXTID[17]	EXTID[16]
	MBn_CONTROL	IDE	RTR	_	STDID[10]	STDID[9]	STDID[8]	STDID[7]	STDID[6]
	0_H_1 (n = 0 to 31)* ²	STDID[5]	STDID[4]	STDID[3]	STDID[2]	STDID[1]	STDID[0]	EXTID[17]	EXTID[16]
	MBn_CONTROL	EXTID[15]	EXTID[14]	EXTID[13]	EXTID[12]	EXTID[11]	EXTID[10]	EXTID[9]	EXTID[8]
	0_L_1 (n = 0 to 31)	EXTID[7]	EXTID[6]	EXTID[5]	EXTID[4]	EXTID[3]	EXTID[2]	EXTID[1]	EXTID[0]
	MBn_LAFM0_1 (n = 0 to 31)* ¹	_	STDID_ LAFM[10]	STDID_ LAFM[9]	STDID_ LAFM[8]	STDID_ LAFM[7]	STDID_ LAFM[6]	STDID_ LAFM[5]	STDID_ LAFM[4]
		STDID_ LAFM[3]	STDID_ LAFM[2]	STDID_ LAFM[1]	STDID_ LAFM[0]	_	IDE	EXTID_ LAFM[17]	EXTID_ LAFM[16]
	MBn_LAFM0_1 (n = 0 to 31)*2	IDE	_	_	STDID_ LAFM[10]	STDID_ LAFM[9]	STDID_ LAFM[8]	STDID_ LAFM[7]	STDID_ LAFM[6]
		STDID_ LAFM[5]	STDID_ LAFM[4]	STDID_ LAFM[3]	STDID_ LAFM[2]	STDID_ LAFM[1]	STDID_ LAFM[0]	EXTID_ LAFM[17]	EXTID_ LAFM[16]
	MBn_LAFM1_1 (n = 0 to 31)	EXTID_ LAFM[15]	EXTID_ LAFM[14]	EXTID_ LAFM[13]	EXTID_ LAFM[12]	EXTID_ LAFM[11]	EXTID_ LAFM[10]	EXTID_ LAFM[9]	EXTID_ LAFM[8]
		EXTID_ LAFM[7]	EXTID_ LAFM[6]	EXTID_ LAFM[5]	EXTID_ LAFM[4]	EXTID_ LAFM[3]	EXTID_ LAFM[2]	EXTID_ LAFM[1]	EXTID_ LAFM[0]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Controller area	MBn_DATA_01_	MSG_DATA0	MSG_DATA0	MSG_DATA0	MSG_DATA0	MSG_DATA0	MSG_DATA0	MSG_DATA0	MSG_DATA0
network	1 (n = 0 to 31)	MSG_DATA1	MSG_DATA1	MSG_DATA1	MSG_DATA1	MSG_DATA1	MSG_DATA1	MSG_DATA1	MSG_DATA1
	MBn_DATA_23_	MSG_DATA2	MSG_DATA2	MSG_DATA2	MSG_DATA2	MSG_DATA2	MSG_DATA2	MSG_DATA2	MSG_DATA2
	1 (n = 0 to 31)	MSG_DATA3	MSG_DATA3	MSG_DATA3	MSG_DATA3	MSG_DATA3	MSG_DATA3	MSG_DATA3	MSG_DATA3
	MBn_DATA_45_	MSG_DATA4	MSG_DATA4	MSG_DATA4	MSG_DATA4	MSG_DATA4	MSG_DATA4	MSG_DATA4	MSG_DATA4
	1 (n = 0 to 31)	MSG_DATA5	MSG_DATA5	MSG_DATA5	MSG_DATA5	MSG_DATA5	MSG_DATA5	MSG_DATA5	MSG_DATA5
	MBn_DATA_67_	MSG_DATA6	MSG_DATA6	MSG_DATA6	MSG_DATA6	MSG_DATA6	MSG_DATA6	MSG_DATA6	MSG_DATA6
	1 (n = 0 to 31)	MSG_DATA7	MSG_DATA7	MSG_DATA7	MSG_DATA7	MSG_DATA7	MSG_DATA7	MSG_DATA7	MSG_DATA7
	MBn_CONTROL	_	_	NMC	_	_	MBC[2]	MBC[1]	MBC[0]
	1_1 (n = 0)	_	_	_	_	DLC[3]	DLC[2]	DLC[1]	DLC[0]
	MBn_CONTROL	_	_	NMC	ATX	DART	MBC[2]	MBC[1]	MBC[0]
	1_1 (n = 1 to 31)	_	_	_	_	DLC[3]	DLC[2]	DLC[1]	DLC[0]
	MBn_TIMESTA	TS15	TS14	TS13	TS12	TS11	TS10	TS9	TS8
	MP_1 (n = 0 to 15, 30, 31)	TS7	TS6	TS5	TS4	TS3	TS2	TS1	TS0
	MBn_TTT_1	TTT15	TTT14	TTT13	TTT12	TTT11	TTT10	ТТТ9	TTT8
	(n = 24 to 30)	TTT7	TTT6	TTT5	TTT4	TTT3	TTT2	TTT1	TTT0
	MBn_TTCONTR	TTW[1]	TTW[0]	OFFSET[5]	OFFSET[4]	OFFSET[3]	OFFSET[2]	OFFSET[1]	OFFSET[0]
	OL_1 (n = 24 to 29)	_	_	_	_	_	REP_ FACTOR[2]	REP_ FACTOR[1]	REP_ FACTOR[0]
IEBus	IECTR	_	IOL	DEE		RE	_	_	
controller	IECMR	_	_	_	_	_	CMD[2]	CMD[1]	CMD[0]
	IEMCR	ss	RN[2]	RN[1]	RN[0]	CTL[3]	CTL[2]	CTL[1]	CTL[0]
	IEAR1	IARL4[3]	IARL4[2]	IARL4[1]	IARL4[0]	IMD[1]	IMD[0]	_	STE
	IEAR2	IARU8[7]	IARU8[6]	IARU8[5]	IARU8[4]	IARU8[3]	IARU8[2]	IARU8[1]	IARU8[0]
	IESA1	ISAL4[3]	ISAL4[2]	ISAL4[1]	ISAL4[0]	_	_	_	_
	IESA2	ISAU8[7]	ISAU8[6]	ISAU8[5]	ISAU8[4]	ISAU8[3]	ISAU8[2]	ISAU8[1]	ISAU8[0]
	IETBFL	IBFL[7]	IBFL[6]	IBFL[5]	IBFL[4]	IBFL[3]	IBFL[2]	IBFL[1]	IBFL[0]
	IEMA1	IMAL4[3]	IMAL4[2]	IMAL4[1]	IMAL4[0]				
	IEMA2	IMAU8[7]	IMAU8[6]	IMAU8[5]	IMAU8[4]	IMAU8[3]	IMAU8[2]	IMAU8[1]	IMAU8[0]
	IERCTL	_	_	_	_	RCTL[3]	RCTL[2]	RCTL[1]	RCTL[0]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
IEBus	IERBFL	RBFL[7]	RBFL[6]	RBFL[5]	RBFL[4]	RBFL[3]	RBFL[2]	RBFL[1]	RBFL[0]
controller	IELA1	ILAL8[7]	ILAL8[6]	ILAL8[5]	ILAL8[4]	ILAL8[3]	ILAL8[2]	ILAL8[1]	ILAL8[0]
	IELA2	_	_	_	_	ILAU4[3]	ILAU4[2]	ILAU4[1]	ILAU4[0]
	IEFLG	CMX	MRQ	SRQ	SRE	LCK	_	RSS	GG
	IETSR	_	TXS	TXF	_	TXEAL	TXETTME	TXERO	TXEACK
	IEIET	_	TXSE	TXFE	_	TXEALE	TXETTMEE	TXEROE	TXEACKE
	IERSR	RXBSY	RXS	RXF	RXEDE	RXEOVE	RXERTME	RXEDLE	RXEPE
	IEIER	RXBSYE	RXSE	RXFE	RXEDEE	RXEOVEE	RXERTMEE	RXEDLEE	RXEPEE
	IECKSR	_	_	_	CKS3	_	CKS[2]	CKS[1]	CKS[0]
	IETB001 to								
	IERB001 to								
Renesas	TLCA	_	_	_		_	_	_	_
SPDIF interface									
interiace									
	TRCA	_	_	_	_	_	_	_	_
	TLCS	_	_	CLAC[1]	CLAC[0]	FS[3]	FS[2]	FS[1]	FS[0]
		CHNO[3]	CHNO[2]	CHNO[1]	CHNO[0]	SRCNO[3]	SRCNO[2]	SRCNO[1]	SRCNO[0]
		CATCD[7]	CATCD[6]	CATCD[5]	CATCD[4]	CATCD[3]	CATCD[2]	CATCD[1]	CATCD[0]
		_	_	CTL[4]	CTL[3]	CTL[2]	CTL[1]	CTL[0]	_
	TRCS		_	CLAC[1]	CLAC[0]	FS[3]	FS[2]	FS[1]	FS[0]
		CHNO[3]	CHNO[2]	CHNO[1]	CHNO[0]	SRCNO[3]	SRCNO[2]	SRCNO[1]	SRCNO[0]
		CATCD[7]	CATCD[6]	CATCD[5]	CATCD[4]	CATCD[3]	CATCD[2]	CATCD[1]	CATCD[0]
		_	_	CTL[4]	CTL[3]	CTL[2]	CTL[1]	CTL[0]	_

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Renesas	TUI								
SPDIF									
interface									
	RLCA	_	_	_	_	_	_	_	_
	RRCA	_	_	_	_	_	_	_	_
	RLCS	_	_	CLAC[1]	CLAC[0]	FS[3]	FS[2]	FS[1]	FS[0]
		CHNO[3]	CHNO[2]	CHNO[1]	CHNO[0]	SRCNO[3]	SRCNO[2]	SRCNO[1]	SRCNO[0]
		CATCD[7]	CATCD[6]	CATCD[5]	CATCD[4]	CATCD[3]	CATCD[2]	CATCD[1]	CATCD[0]
		_	_	CTL[4]	CTL[3]	CTL[2]	CTL[1]	CTL[0]	_
	RRCS	_	_	CLAC[1]	CLAC[0]	FS[3]	FS[2]	FS[1]	FS[0]
		CHNO[3]	CHNO[2]	CHNO[1]	CHNO[0]	SRCNO[3]	SRCNO[2]	SRCNO[1]	SRCNO[0]
		CATCD[7]	CATCD[6]	CATCD[5]	CATCD[4]	CATCD[3]	CATCD[2]	CATCD[1]	CATCD[0]
		_	_	CTL[4]	CTL[3]	CTL[2]	CTL[1]	CTL[0]	_
	RUI								
	CTRL	_	_	_	CKS	_	РВ	RASS[1]	RASS[0]
		TASS[1]	TASS[0]	RDE	TDE	NCSI	AOS	RME	TME
		REIE	TEIE	UBOI	UBUI	CREI	PAEI	PREI	CSEI
		ABOI	ABUI	RUII	TUII	RCSI	RCBI	TCSI	тсві
	STAT								
		_			_			_	CMD
		RIS	TIS	UBO	UBU	CE	PARE	PREE	CSE
		ABO	ABU	RUIR	TUIR	CSRX	CBRX	CSTX	CBTX

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Renesas	TDAD	_	_	_	_	_	_	_	_
SPDIF									
interface									
	RDAD	_	_	_	_	_	_	_	_
CD-ROM	CROMEN	SUBC_EN	CROM_EN	CROM_STP	_	_		_	_
decoder	CROMSY0	SY_AUT	SY_IEN	SY_DEN	_	_		_	
	CROMCTL0	MD_DESC	_	MD_AUTO	MD_AUTOS1	MD_AUTOS2	MD_SEC[2]	MD_SEC[1]	MD_SEC[0]
	CROMCTL1	M2F2EDC	MD_DEC[2]	MD_DEC[1]	MD_DEC[0]	_	_	MD_	MD_
								PQREP[1]	PQREP[0]
	CROMCTL3	STP_ECC	STP_EDC	_	STP_MD	STP_MIN	_	_	_
	CROMCTL4	_	LINK2	_	EROSEL	NO_ECC		_	_
	CROMCTL5	_	_	_	_	_	_	_	MSF_LBA_ SEL
	CROMST0	_		ST_SYIL	ST_SYNO	ST_BLKS	ST_BLKL	ST_SECS	ST_SECL
	CROMST1	_	_	_	_	ER2_HEAD0	ER2_HEAD1	ER2_HEAD2	ER2_HEAD3
	CROMST3	ER2_SHEAD0	ER2_SHEAD1	ER2_SHEAD2	ER2_SHEAD3	ER2_SHEAD4	ER2_SHEAD5	ER2_SHEAD6	ER2_SHEAD7
	CROMST4	NG_MD	NG_MDCMP1	NG_MDCMP2	NG_MDCMP3	NG_MDCMP4	NG_MDDEF	NG_MDTIM1	NG_MDTIM2
	CROMST5	ST_AMD[2]	ST_AMD[1]	ST_AMD[0]	ST_MDX	LINK_ON	LINK_DET	LINK_SDET	LINK_OUT1
	CROMST6	ST_ERR	_	ST_ECCABT	ST_ECCNG	ST_ECCP	ST_ECCQ	ST_EDC1	ST_EDC2
	CBUFST0	BUF_REF	BUF_ACT	_	_	_	_	_	
	CBUFST1	BUF_ECC	BUF_EDC	_	BUF_MD	BUF_MIN	_	_	
	CBUFST2	BUF_NG			_	_	_	_	
	HEAD00	HEAD00[7]	HEAD00[6]	HEAD00[5]	HEAD00[4]	HEAD00[3]	HEAD00[2]	HEAD00[1]	HEAD00[0]
	HEAD01	HEAD01[7]	HEAD01[6]	HEAD01[5]	HEAD01[4]	HEAD01[3]	HEAD01[2]	HEAD01[1]	HEAD01[0]
	HEAD02	HEAD02[7]	HEAD02[6]	HEAD02[5]	HEAD02[4]	HEAD02[3]	HEAD02[2]	HEAD02[1]	HEAD02[0]
	HEAD03	HEAD03[7]	HEAD03[6]	HEAD03[5]	HEAD03[4]	HEAD03[3]	HEAD03[2]	HEAD03[1]	HEAD03[0]
	SHEAD00	SHEAD00[7]	SHEAD00[6]	SHEAD00[5]	SHEAD00[4]	SHEAD00[3]	SHEAD00[2]	SHEAD00[1]	SHEAD00[0]
	SHEAD01	SHEAD01[7]	SHEAD01[6]	SHEAD01[5]	SHEAD01[4]	SHEAD01[3]	SHEAD01[2]	SHEAD01[1]	SHEAD01[0]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
CD-ROM	SHEAD02	SHEAD02[7]	SHEAD02[6]	SHEAD02[5]	SHEAD02[4]	SHEAD02[3]	SHEAD02[2]	SHEAD02[1]	SHEAD02[0]
decoder	SHEAD03	SHEAD03[7]	SHEAD03[6]	SHEAD03[5]	SHEAD03[4]	SHEAD03[3]	SHEAD03[2]	SHEAD03[1]	SHEAD03[0]
	SHEAD04	SHEAD04[7]	SHEAD04[6]	SHEAD04[5]	SHEAD04[4]	SHEAD04[3]	SHEAD04[2]	SHEAD04[1]	SHEAD04[0]
	SHEAD05	SHEAD05[7]	SHEAD05[6]	SHEAD05[5]	SHEAD05[4]	SHEAD05[3]	SHEAD05[2]	SHEAD05[1]	SHEAD05[0]
	SHEAD06	SHEAD06[7]	SHEAD06[6]	SHEAD06[5]	SHEAD06[4]	SHEAD06[3]	SHEAD06[2]	SHEAD06[1]	SHEAD06[0]
	SHEAD07	SHEAD07[7]	SHEAD07[6]	SHEAD07[5]	SHEAD07[4]	SHEAD07[3]	SHEAD07[2]	SHEAD07[1]	SHEAD07[0]
	HEAD20	HEAD20[7]	HEAD20[6]	HEAD20[5]	HEAD20[4]	HEAD20[3]	HEAD20[2]	HEAD20[1]	HEAD20[0]
	HEAD21	HEAD21[7]	HEAD21[6]	HEAD21[5]	HEAD21[4]	HEAD21[3]	HEAD21[2]	HEAD21[1]	HEAD21[0]
	HEAD22	HEAD22[7]	HEAD22[6]	HEAD22[5]	HEAD22[4]	HEAD22[3]	HEAD22[2]	HEAD22[1]	HEAD22[0]
	HEAD23	HEAD23[7]	HEAD23[6]	HEAD23[5]	HEAD23[4]	HEAD23[3]	HEAD23[2]	HEAD23[1]	HEAD23[0]
	SHEAD20	SHEAD20[7]	SHEAD20[6]	SHEAD20[5]	SHEAD20[4]	SHEAD20[3]	SHEAD20[2]	SHEAD20[1]	SHEAD20[0]
	SHEAD21	SHEAD21[7]	SHEAD21[6]	SHEAD21[5]	SHEAD21[4]	SHEAD21[3]	SHEAD21[2]	SHEAD21[1]	SHEAD21[0]
	SHEAD22	SHEAD22[7]	SHEAD22[6]	SHEAD22[5]	SHEAD22[4]	SHEAD22[3]	SHEAD22[2]	SHEAD22[1]	SHEAD22[0]
	SHEAD23	SHEAD23[7]	SHEAD23[6]	SHEAD23[5]	SHEAD23[4]	SHEAD23[3]	SHEAD23[2]	SHEAD23[1]	SHEAD23[0]
	SHEAD24	SHEAD24[7]	SHEAD24[6]	SHEAD24[5]	SHEAD24[4]	SHEAD24[3]	SHEAD24[2]	SHEAD24[1]	SHEAD24[0]
	SHEAD25	SHEAD25[7]	SHEAD25[6]	SHEAD25[5]	SHEAD25[4]	SHEAD25[3]	SHEAD25[2]	SHEAD25[1]	SHEAD25[0]
	SHEAD26	SHEAD26[7]	SHEAD26[6]	SHEAD26[5]	SHEAD26[4]	SHEAD26[3]	SHEAD26[2]	SHEAD26[1]	SHEAD26[0]
	SHEAD27	SHEAD27[7]	SHEAD27[6]	SHEAD27[5]	SHEAD27[4]	SHEAD27[3]	SHEAD27[2]	SHEAD27[1]	SHEAD27[0]
	CBUFCTL0	CBUF_AUT	CBUF_EN	_	CBUF_MD[1]	CBUF_MD[0]	CBUF_TS	CBUF_Q	_
	CBUFCTL1	BS_MIN[7]	BS_MIN[6]	BS_MIN[5]	BS_MIN[4]	BS_MIN[3]	BS_MIN[2]	BS_MIN[1]	BS_MIN[0]
	CBUFCTL2	BS_SEC[7]	BS_SEC[6]	BS_SEC[5]	BS_SEC[4]	BS_SEC[3]	BS_SEC[2]	BS_SEC[1]	BS_SEC[0]
	CBUFCTL3	BS_FRM[7]	BS_FRM[6]	BS_FRM[5]	BS_FRM[4]	BS_FRM[3]	BS_FRM[2]	BS_FRM[1]	BS_FRM[0]
	CROMST0M	_	_	ST_SYILM	ST_SYNOM	ST_BLKSM	ST_BLKLM	ST_SECSM	ST_SECLM
	ROMDECRST	LOGICRST	RAMRST	_	_	_	_	_	_
	RSTSTAT	RAMCLRST	_	_	_	_	_	_	_
	SSI	BYTEND	BITEND	BUFEND0[1]	BUFEND0[0]	BUFEND1[1]	BUFEND1[0]	_	_
	INTHOLD	ISEC	ITARG	ISY	IERR	IBUF	IREADY	_	_
	INHINT	INHISEC	INHITARG	INHISY	INHIERR	INHIBUF	INHIREADY	PREINH REQDM	PREINHI READY
	STRMDIN0	STRMDIN[31]	STRMDIN[30]	STRMDIN[29]	STRMDIN[28]	STRMDIN[27]	STRMDIN[26]	STRMDIN[25]	STRMDIN[24]
		STRMDIN[23]	STRMDIN[22]	STRMDIN[21]	STRMDIN[20]	STRMDIN[19]	STRMDIN[18]	STRMDIN[17]	STRMDIN[16]

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
CD-ROM	STRMDIN2	STRMDIN[15]	STRMDIN[14]	STRMDIN[13]	STRMDIN[12]	STRMDIN[11]	STRMDIN[10]	STRMDIN[9]	STRMDIN[8]
decoder		STRMDIN[7]	STRMDIN[6]	STRMDIN[5]	STRMDIN[4]	STRMDIN[3]	STRMDIN[2]	STRMDIN[1]	STRMDIN[0]
	STRMDOUT0	STRMDOUT [15]	STRMDOUT	STRMDOUT	STRMDOUT	STRMDOUT	STRMDOUT[STRMDOUT	STRMDOUT
		STRMDOUT [7]	STRMDOUT [6]	STRMDOUT [5]	STRMDOUT [4]	STRMDOUT [3]	STRMDOUT [2]	STRMDOUT	STRMDOUT [0]
A/D converter	ADDRA								
				_	_	_	_	_	_
	ADDRB								
				_	_	_	_	_	_
	ADDRC								
				_	_	_	_	_	_
	ADDRD								
				_	_	_	_	_	_
	ADDRE								
				_	_	_	_	_	_
	ADDRF								
				_	_	_	_	_	_
	ADDRG								
				_	_	_	_	_	_
	ADDRH								
				_	_	_	_	_	_
	ADCSR	ADF	ADIE	ADST	TRGS[3]	TRGS[2]	TRGS[1]	TRGS[0]	CKS[2]
		CKS[1]	CKS[0]	MDS[2]	MDS[1]	MDS[0]	CH[2]	CH[1]	CH[0]
USB 2.0	SYSCFG0	_	_	_	_	_	SCKE	_	_
host/function module		_	DCFM	DRPD	DPRPU	_	_	_	USBE
	SYSCFG1	BERRS	_	_	_	_	_	_	_
		_	_	DRPD	_	_	_	_	_
	SYSSTS0	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	LNST[1]	LNST[0]
	SYSSTS1	_	_	_	_	_	_	_	_
								LNST[1]	LNST[0]

									1
Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
USB 2.0	DVSTCTR0	_							WKUP
host/function module		RWUPE	USBRST	RESUME	UACT	_	RHST[2]	RHST[1]	RHST[0]
module	DVSTCTR1	_	_	_	_	_	_	_	_
		RWUPE	USBRST	RESUME	UACT		RHST[2]	RHST[1]	RHST[0]
	DMA0PCFG	_	_		_	_		_	DFWRENDE
		_							_
	DMA1PCFG	_	_		_	_		_	DFWRENDE
		_		_			_		_
	CFIFO	FIFOPORT [15]	FIFOPORT [14]	FIFOPORT [13]	FIFOPORT [12]	FIFOPORT [11]	FIFOPORT [10]	FIFOPORT[9]	FIFOPORT[8]
		FIFOPORT[7]	FIFOPORT[6]	FIFOPORT[5]	FIFOPORT[4]	FIFOPORT[3]	FIFOPORT[2]	FIFOPORT[1]	FIFOPORT[0]
	D0FIFO	FIFOPORT [15]	FIFOPORT	FIFOPORT [13]	FIFOPORT [12]	FIFOPORT [11]	FIFOPORT	FIFOPORT[9]	FIFOPORT[8]
		FIFOPORT[7]	FIFOPORT[6]	FIFOPORT[5]	FIFOPORT[4]	FIFOPORT[3]	FIFOPORT[2]	FIFOPORT[1]	FIFOPORT[0]
	D1FIFO	FIFOPORT [15]	FIFOPORT	FIFOPORT [13]	FIFOPORT [12]	FIFOPORT [11]	FIFOPORT	FIFOPORT[9]	FIFOPORT[8]
		FIFOPORT[7]	FIFOPORT[6]	FIFOPORT[5]	FIFOPORT[4]	FIFOPORT[3]	FIFOPORT[2]	FIFOPORT[1]	FIFOPORT[0]
	CFIFOSEL	RCNT	REW	_	_	_	MBW	_	BIGEND
		_	_	ISEL	_	CURPIPE[3]	CURPIPE[2]	CURPIPE[1]	CURPIPE[0]
	CFIFOCTR	BVAL	BCLR	FRDY	_	_	_	_	DTLN[8]
		DTLN[7]	DTLN[6]	DTLN[5]	DTLN[4]	DTLN[3]	DTLN[2]	DTLN[1]	DTLN[0]
	D0FIFOSEL	RCNT	REW	DCLRM	DREQE	_	MBW	_	BIGEND
			_	_	_	CURPIPE[3]	CURPIPE[2]	CURPIPE[1]	CURPIPE[0]
	D0FIFOCTR	BVAL	BCLR	FRDY	_				DTLN[8]
		DTLN[7]	DTLN[6]	DTLN[5]	DTLN[4]	DTLN[3]	DTLN[2]	DTLN[1]	DTLN[0]
	D1FIFOSEL	RCNT	REW	DCLRM	DREQE		MBW		BIGEND
		_				CURPIPE[3]	CURPIPE[2]	CURPIPE[1]	CURPIPE[0]
	D1FIFOCTR	BVAL	BCLR	FRDY					DTLN[8]
		DTLN[7]	DTLN[6]	DTLN[5]	DTLN[4]	DTLN[3]	DTLN[2]	DTLN[1]	DTLN[0]
	INTENB0	VBSE	RSME	SOFE	DVSE	CTRE	ВЕМРЕ	NRDYE	BRDYE
		_		_			_		_
II	INTENB1		BCHGE		DTCHE	ATTCHE			_
		_	EOFERRE	SIGNE	SACKE	_	_	_	_

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
USB 2.0	INTENB2	_	BCHGE	_	DTCHE	ATTCHE	_	_	_
host/function module		_	EOFERRE	_	_	_	_	_	_
module	BRDYENB	_	_	_	_	_	_	PIPE9BRDYE	PIPE8BRDYE
		PIPE7BRDYE	PIPE6BRDYE	PIPE5BRDYE	PIPE4BRDYE	PIPE3BRDYE	PIPE2BRDYE	PIPE1BRDYE	PIPE0BRDYE
	NRDYENB	_	_	_	_	_	_	PIPE9NRDYE	PIPE8NRDYE
		PIPE7NRDYE	PIPE6NRDYE	PIPE5NRDYE	PIPE4NRDYE	PIPE3NRDYE	PIPE2NRDYE	PIPE1NRDYE	PIPE0NRDYE
	BEMPENB	_	_	_	_	_	_	PIPE9BEMPE	PIPE8BEMPE
		PIPE7BEMPE	PIPE6BEMPE	PIPE5BEMPE	PIPE4BEMPE	PIPE3BEMPE	PIPE2BEMPE	PIPE1BEMPE	PIPE0BEMPE
	SOFCFG	_	_	_	_	_	_	_	_
		_	BRDYM	_	_	_	_	_	_
	INTSTS0	VBINT	RESM	SOFR	DVST	CTRT	ВЕМР	NRDY	BRDY
		VBSTS	DVSQ[2]	DVSQ[1]	DVSQ[0]	VALID	CTSQ[2]	CTSQ[1]	CTSQ[0]
	INTSTS1	_	BCHG	_	DTCH	ATTCH	_	_	_
		_	EOFERR	SIGN	SACK	_	_	_	_
	INTSTS2	_	BCHG	_	DTCH	ATTCH	_	_	_
		_	EOFERR	_	_	_	_	_	_
	BRDYSTS	_	_	_	_	_	_	PIPE9BRDY	PIPE8BRDY
		PIPE7BRDY	PIPE6BRDY	PIPE5BRDY	PIPE4BRDY	PIPE3BRDY	PIPE2BRDY	PIPE1BRDY	PIPE0BRDY
	NRDYSTS	_	_	_	_	_	_	PIPE9NRDY	PIPE8NRDY
		PIPE7NRDY	PIPE6NRDY	PIPE5NRDY	PIPE4NRDY	PIPE3NRDY	PIPE2NRDY	PIPE1NRDY	PIPE0NRDY
	BEMPSTS	_	_	_	_	_	_	PIPE9BEMP	PIPE8BEMP
		PIPE7BEMP	PIPE6BEMP	PIPE5BEMP	PIPE4BEMP	PIPE3BEMP	PIPE2BEMP	PIPE1BEMP	PIPE0BEMP
	FRMNUM	OVRN	CRCE	_	_	_	FRNM[10]	FRNM[9]	FRNM[8]
		FRNM[7]	FRNM[6]	FRNM[5]	FRNM[4]	FRNM[3]	FRNM[2]	FRNM[1]	FRNM[0]
-	USBADDR	_	_	_	_	_	_	_	_
		_	USBADDR[6]	USBADDR[5]	USBADDR[4]	USBADDR[3]	USBADDR[2]	USBADDR[1]	USBADDR[0]
1	USBREQ	BREQUEST [7]	BREQUEST	BREQUEST [5]	BREQUEST [4]	BREQUEST	BREQUEST [2]	BREQUEST	BREQUEST
		BMREQUEST TYPE[7]	BMREQUEST TYPE[6]	BMREQUEST TYPE[5]	BMREQUEST TYPE[4]	BMREQUEST TYPE[3]	BMREQUEST TYPE[2]	BMREQUEST TYPE[1]	BMREQUEST

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
USB 2.0	USBVAL	WVALUE[15]	WVALUE[14]	WVALUE[13]	WVALUE[12]	WVALUE[11]	WVALUE[10]	WVALUE[9]	WVALUE[8]
host/function module		WVALUE[7]	WVALUE[6]	WVALUE[5]	WVALUE[4]	WVALUE[3]	WVALUE[2]	WVALUE[1]	WVALUE[0]
module	USBINDX	WINDEX[15]	WINDEX[14]	WINDEX[13]	WINDEX[12]	WINDEX[11]	WINDEX[10]	WINDEX[9]	WINDEX[8]
		WINDEX[7]	WINDEX[6]	WINDEX[5]	WINDEX[4]	WINDEX[3]	WINDEX[2]	WINDEX[1]	WINDEX[0]
	USBLENG	WLENGTH	WLENGTH	WLENGTH	WLENGTH	WLENGTH	WLENGTH	WLENGTH	WLENGTH
		[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]
		WLENGTH[7]	WLENGTH[6]	WLENGTH[5]	WLENGTH[4]	WLENGTH[3]	WLENGTH[2]	WLENGTH[1]	WLENGTH[0]
	DCPCFG	_	_	_	_	_	_	_	_
		SHTNAK	_	_	DIR	_	_	_	_
	DCPMAXP	DEVSEL[3]	DEVSEL[2]	DEVSEL[1]	DEVSEL[0]	_	_	_	_
		_	MXPS[6]	MXPS[5]	MXPS[4]	MXPS[3]	MXPS[2]	MXPS[1]	MXPS[0]
	DCPCTR	BSTS	SUREQ	_	_	SUREQCLR	_	_	SQCLR
		SQSET	SQMON	PBUSY	_	_	CCPL	PID[1]	PID[0]
	PIPESEL	_	_	_	_	_	_	_	
		_	_	_	_	PIPESEL[3]	PIPESEL[2]	PIPESEL[1]	PIPESEL[0]
	PIPECFG	TYPE[1]	TYPE[0]	_	_	_	BFRE	DBLB	CNTMD
		SHTNAK	_	_	DIR	EPNUM[3]	EPNUM[2]	EPNUM[1]	EPNUM[0]
	PIPEMAXP	DEVSEL[3]	DEVSEL[2]	DEVSEL[1]	DEVSEL[0]	_	MXPS[10]	_	_
		MXPS[7]	MXPS[6]	MXPS[5]	MXPS[4]	MXPS[3]	MXPS[2]	MXPS[1]	MXPS[0]
	PIPEPERI	_	_		IFIS	_	_	_	_
		_	_	_	_	_	IITV[2]	IITV[1]	IITV[0]
	PIPE1CTR	BSTS	INBUFM			_	ATREPM	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID[1]	PID[0]
	PIPE2CTR	BSTS	INBUFM	_	_	_	ATREPM	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID[1]	PID[0]
	PIPE3CTR	BSTS	INBUFM	_	_	_	ATREPM	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID[1]	PID[0]
	PIPE4CTR	BSTS	INBUFM	_	_	_	ATREPM	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID[1]	PID[0]
	PIPE5CTR	BSTS	INBUFM	_	_	_	ATREPM	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID[1]	PID[0]

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
USB 2.0	PIPE6CTR	BSTS		_	_	_		ACLRM	SQCLR
host/function		SQSET	SQMON	PBUSY	_	_	_	PID[1]	PID[0]
module	PIPE7CTR	BSTS	_	_	_	_	_	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID[1]	PID[0]
	PIPE8CTR	BSTS	_	_	_	_	_	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID[1]	PID[0]
	PIPE9CTR	BSTS	_	_	_	_	_	ACLRM	SQCLR
		SQSET	SQMON	PBUSY	_	_	_	PID[1]	PID[0]
	PIPE1TRE	_	_	_	_	_	_	TRENB	TRCLR
		_	_	_	_	_	_	_	_
	PIPE1TRN	TRNCNT[15]	TRNCNT[14]	TRNCNT[13]	TRNCNT[12]	TRNCNT[11]	TRNCNT[10]	TRNCNT[9]	TRNCNT[8]
		TRNCNT[7]	TRNCNT[6]	TRNCNT[5]	TRNCNT[4]	TRNCNT[3]	TRNCNT[2]	TRNCNT[1]	TRNCNT[0]
	PIPE2TRE	_	_	_	_	_	_	TRENB	TRCLR
	PIDE2TRN -	_	_	_	_	_	_	_	_
	-	TRNCNT[15]	TRNCNT[14]	TRNCNT[13]	TRNCNT[12]	TRNCNT[11]	TRNCNT[10]	TRNCNT[9]	TRNCNT[8]
		TRNCNT[7]	TRNCNT[6]	TRNCNT[5]	TRNCNT[4]	TRNCNT[3]	TRNCNT[2]	TRNCNT[1]	TRNCNT[0]
	PIPE3TRE	_	_	_	_	_	_	TRENB	TRCLR
		_	_	_	_	_	_	_	_
	IPE3TRN	TRNCNT[15]	TRNCNT[14]	TRNCNT[13]	TRNCNT[12]	TRNCNT[11]	TRNCNT[10]	TRNCNT[9]	TRNCNT[8]
		TRNCNT[7]	TRNCNT[6]	TRNCNT[5]	TRNCNT[4]	TRNCNT[3]	TRNCNT[2]	TRNCNT[1]	TRNCNT[0]
	PIPE4TRE	_	_	_	_	_	_	TRENB	TRCLR
		_	_	_	_	_	_		_
	PIPE4TRN	TRNCNT[15]	TRNCNT[14]	TRNCNT[13]	TRNCNT[12]	TRNCNT[11]	TRNCNT[10]	TRNCNT[9]	TRNCNT[8]
		TRNCNT[7]	TRNCNT[6]	TRNCNT[5]	TRNCNT[4]	TRNCNT[3]	TRNCNT[2]	TRNCNT[1]	TRNCNT[0]
	PIPE5TRE	_	_	_	_	_	_	TRENB	TRCLR
		_	_	_	_	_	_	_	_
	PIPE5TRN	TRNCNT[15]	TRNCNT[14]	TRNCNT[13]	TRNCNT[12]	TRNCNT[11]	TRNCNT[10]	TRNCNT[9]	TRNCNT[8]
D		TRNCNT[7]	TRNCNT[6]	TRNCNT[5]	TRNCNT[4]	TRNCNT[3]	TRNCNT[2]	TRNCNT[1]	TRNCNT[0]
	DEVADD0		_	_	_	_	_	_	_
		USBSPD[1]	USBSPD[0]						RTPORT
	DEVADD1		_	_	_	_	_	_	_
		USBSPD[1]	USBSPD[0]						RTPORT

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
USB 2.0	DEVADD2	_	_	_	_	_	_	_	_
host/function module		USBSPD[1]	USBSPD[0]	_	_	_	_	_	RTPORT
module	DEVADD3	_	_		_	_	_	_	_
		USBSPD[1]	USBSPD[0]	_	_	_	_	_	RTPORT
	DEVADD4	_	_	_	_	_	_	_	_
		USBSPD[1]	USBSPD[0]	_	_	_	_	_	RTPORT
	DEVADD5	_	_	_	_	_	_	_	_
		USBSPD[1]	USBSPD[0]	_	_	_	_	_	RTPORT
Sampling rate	SRCID_0								
converter									
	SRCOD_0								
	SRCIDCTRL_0	_	_	_	_	_	_	IED	IEN
		_	_	_	_	_	_	IFTRG[1]	IFTRG[0]
	SRCODCTRL_0	_	_	_	_	_	OCH	OED	OEN
		_	_	_	_	_	_	OFTRG[1]	OFTRG[0]
	SRCCTRL_0	_	_	CEEN	SRCEN	UDEN	OVEN	FL	CL
		IFS[3]	IFS[2]	IFS[1]	IFS[0]	_	OFS[2]	OFS[1]	OFS[0]
	SRCSTAT_0	OFDN[4]	OFDN[3]	OFDN[2]	OFDN[1]	OFDN[0]	IFDN[3]	IFDN[2]	IFDN[1]
		IFDN[0]	_	CEF	FLF	UDF	OVF	IINT	OINT
	SRCID_1								
	SRCOD_1								

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	SRCIDCTRL_1	_	_	_	_	_	_	IED	IEN
converter		_		_		_	_	IFTRG[1]	IFTRG[0]
	SRCODCTRL_1	_		_	_	_	ОСН	OED	OEN
				_		_		OFTRG[1]	OFTRG[0]
	SRCCTRL_1	_	_	CEEN	SRCEN	UDEN	OVEN	FL	CL
		IFS[3]	IFS[2]	IFS[1]	IFS[0]	_	OFS[2]	OFS[1]	OFS[0]
	SRCSTAT_1	OFDN[4]	OFDN[3]	OFDN[2]	OFDN[1]	OFDN[0]	IFDN[3]	IFDN[2]	IFDN[1]
		IFDN[0]	_	CEF	FLF	UDF	OVF	IINT	OINT
	SRCID_2								
	SRCOD_2								
	SRCIDCTRL_2	_	_	_	_	_	_	IED	IEN
		_	_	_	_	_	_	IFTRG[1]	IFTRG[0]
	SRCODCTRL_2	_	_	_	_	_	ОСН	OED	OEN
		_	_	_	_	_	_	OFTRG[1]	OFTRG[0]
	SRCCTRL_2	_	_	CEEN	SRCEN	UDEN	OVEN	FL	CL
		IFS[3]	IFS[2]	IFS[1]	IFS[0]	_	OFS[2]	OFS[1]	OFS[0]
	SRCSTAT_2	OFDN[4]	OFDN[3]	OFDN[2]	OFDN[1]	OFDN[0]	IFDN[3]	IFDN[2]	IFDN[1]
		IFDN[0]	_	CEF	FLF	UDF	OVF	IINT	OINT
General	PAIOR0	_	_	_	_	_	_	_	PA1IOR
purpose I/O		_	_	_	_	_	_	_	PA0IOR
ports	PADR0	_	_	_	_	_	_	_	PA1DR
		_	_	_		_		_	PA0DR
	PAPR0	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	PA1PR	PA0PR
	SNCR	_	_	_	_	_	_	_	_
		_	_	_	_	SSI3	SSI2	SSI1	SSI0

	Register								
Module Name	Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
General	PBCR5	_	_	_	_	_	_	PB22MD1	PB22MD0
purpose I/O ports		_		PB21MD1	PB21MD0		_	PB20MD1	PB20MD0
porto	PBCR4	_	_	PB19MD1	PB19MD0	_	_	PB18MD1	PB18MD0
		_	_	PB17MD1	PB17MD0	_	_	PB16MD1	PB16MD0
	PBCR3	_	_	PB15MD1	PB15MD0	_	_	PB14MD1	PB14MD0
		_	_	PB13MD1	PB13MD0	_	_	PB12MD1	PB12MD0
	PBCR2	_	_	PB11MD1	PB11MD0	_	_	PB10MD1	PB10MD0
		_	_	PB9MD1	PB9MD0	_	_	PB8MD1	PB8MD0
	PBCR1	_	_	PB7MD1	PB7MD0	_	_	PB6MD1	PB6MD0
		_	_	PB5MD1	PB5MD0	_	_	PB4MD1	PB4MD0
	PBCR0	_	_	PB3MD1	PB3MD0	_	_	PB2MD1	PB2MD0
		_	_	PB1MD1	PB1MD0	_	_	_	_
	PBIOR1	_	_	_	_	_	_	_	_
		_	PB22IOR	PB21IOR	PB20IOR	PB19IOR	PB18IOR	PB17IOR	PB16IOR
	-	PB15IOR	PB14IOR	PB13IOR	PB12IOR	PB11IOR	PB10IOR	PB9IOR	PB8IOR
		PB7IOR	PB6IOR	PB5IOR	PB4IOR	PB3IOR	PB2IOR	PB1IOR	_
	PBDR1	_	_	_	_	_	_	_	_
		_	PB22DR	PB21DR	PB20DR	PB19DR	PB18DR	PB17DR	PB16DR
	PBDR0	PB15DR	PB14DR	PB13DR	PB12DR	PB11DR	PB10DR	PB9DR	PB8DR
		PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	_
	PBPR1	_	_	_	_	_	_	_	_
		_	PB22PR	PB21PR	PB20PR	PB19PR	PB18PR	PB17PR	PB16PR
	PBPR0	PB15PR	PB14PR	PB13PR	PB12PR	PB11PR	PB10PR	PB9PR	PB8PR
		PB7PR	PB6PR	PB5PR	PB4PR	PB3PR	PB2PR	PB1PR	_
	PCCR2	_	PC8MD2	PC8MD1	PC8MD0	_	PC7MD2	PC7MD1	PC7MD0
		_	PC6MD2	PC6MD1	PC6MD0	_	PC5MD2	PC5MD1	PC5MD0
	PCCR1	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	PC4MD1	PC4MD0
F	PCCR0	_	_	PC3MD1	PC3MD0	_	_	PC2MD1	PC2MD0
		_	_	PC1MD1	PC1MD0	_	_	PC0MD1	PC0MD0
	PCIOR0	_	_	_			_	_	PC8IOR
		PC7IOR	PC6IOR	PC5IOR	PC4IOR	PC3IOR	PC2IOR	PC1IOR	PC0IOR

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
General	PCDR0	_	_	_	_	_	_	_	PC8DR
purpose I/O		PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR
ports	PCPR0	_	_	_	_	_	_	_	PC8PR
		PC7PR	PC6PR	PC5PR	PC4PR	PC3PR	PC2PR	PC1PR	PC0PR
	PDCR3	_	_	PD15MD1	PD15MD0	_	_	PD14MD1	PD14MD0
			_	PD13MD1	PD13MD0	_	_	PD12MD1	PD12MD0
	PDCR2	_	_	PD11MD1	PD11MD0	_	_	PD10MD1	PD10MD0
		_	_	PD9MD1	PD9MD0	_	_	PD8MD1	PD8MD0
	PDCR1	_	PD7MD2	PD7MD1	PD7MD0	_	PD6MD2	PD6MD1	PD6MD0
		_	PD5MD2	PD5MD1	PD5MD0	_	PD4MD2	PD4MD1	PD4MD0
	PDCR0	_	PD3MD2	PD3MD1	PD3MD0	_	PD2MD2	PD2MD1	PD2MD0
		_	PD1MD2	PD1MD1	PD1MD0	_	PD0MD2	PD0MD1	PD0MD0
	-	PD15IOR	PD14IOR	PD13IOR	PD12IOR	PD11IOR	PD10IOR	PD9IOR	PD8IOR
		PD7IOR	PD6IOR	PD5IOR	PD4IOR	PD3IOR	PD2IOR	PD1IOR	PD0IOR
		PD15DR	PD14DR	PD13DR	PD12DR	PD11DR	PD10DR	PD9DR	PD8DR
		PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
	PDPR0	PD15PR	PD14PR	PD13PR	PD12PR	PD11PR	PD10PR	PD9PR	PD8PR
		PD7PR	PD6PR	PD5PR	PD4PR	PD3PR	PD2PR	PD1PR	PD0PR
	PECR1	_	_	PE7MD1	PE7MD0	_	_	PE6MD1	PE6MD0
		_	_	PE5MD1	PE5MD0	_	_	PE4MD1	PE4MD0
	PECR0	_	_	PE3MD1	PE3MD0	_	_	PE2MD1	PE2MD0
		_	_	PE1MD1	PE1MD0	_	_	PE0MD1	PE0MD0
	PEIOR0	_	_	_	_	_	_	_	_
		PE7IOR	PE6IOR	PE5IOR	PE4IOR	PE3IOR	PE2IOR	PE1IOR	PE0IOR
	PEDR0	_	_	_	_	_	_	_	_
		PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
-	PEPR0	_	_	_	_	_	_	_	_
		PE7PR	PE6PR	PE5PR	PE4PR	PE3PR	PE2PR	PE1PR	PE0PR
	PFCR1	_	_	PF7MD1	PF7MD0	_	_	PF6MD1	PF6MD0
		_	_	PF5MD1	PF5MD0	_	_	PF4MD1	PF4MD0

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
General	PFCR0			PF3MD1	PF3MD0			PF2MD1	PF2MD0
purpose I/O ports		_	_	PF1MD1	PF1MD0	_	_	PF0MD1	PF0MD0
ports	PFIOR0	_	_	_	_	_	_	_	_
		PF7IOR	PF6IOR	PF5IOR	PF4IOR	PF3IOR	PF2IOR	PF1IOR	PF0IOR
	PFDR0		_		_		_		_
-		PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR
	PFPR0								_
		PF7PR	PF6PR	PF5PR	PF4PR	PF3PR	PF2PR	PF1PR	PF0PR
	PGCR0		_	PG3MD1	PG3MD0		_	PG2MD1	PG2MD0
		_	_	PG1MD1	PG1MD0	_	_	PG0MD1	PG0MD0
	PGPR0	_	_	_	_	_	_	_	_
			_	_	_	PG3PR	PG2PR	PG1PR	PG0PR
	PHCR1			PH7MD1	PH7MD0			PH6MD1	PH6MD0
			_	PH5MD1	PH5MD0		_	PH4MD1	PH4MD0
	PHCR0	_	_	PH3MD1	PH3MD0	_	_	PH2MD1	PH2MD0
		_	_	PH1MD1	PH1MD0	_	_	PH0MD1	PH0MD0
	PHPR0	_	_	_	_	_	_	_	_
		PH7PR	PH6PR	PH5PR	PH4PR	PH3PR	PH2PR	PH1PR	PH0PR
	PJCR4	_	_	_	_	_	_	_	_
		_	_	_	_	_	PJ14MD2	PJ14MD1	PJ14MD0
	PJCR3	_	_	_	_	_	_	_	_
		_	PJ13MD2	PJ13MD1	PJ13MD0	_	PJ12MD2	PJ12MD1	PJ12MD0
	PJCR2	_	PJ11MD2	PJ11MD1	PJ11MD0	_	PJ10MD2	PJ10MD1	PJ10MD0
		_	PJ9MD2	PJ9MD1	PJ9MD0	_	PJ8MD2	PJ8MD1	PJ8MD0
	PJCR1	_	_	PJ7MD1	PJ7MD0	_	_	PJ6MD1	PJ6MD0
		_	_	PJ5MD1	PJ5MD0	_	_	PJ4MD1	PJ4MD0
_	PJCR0	_	_	PJ3MD1	PJ3MD0	_	_	PJ2MD1	PJ2MD0
		_	PJ1MD2	PJ1MD1	PJ1MD0	_	_	PJ0MD1	PJ0MD0
	PJIOR0	_	PJ14IOR	PJ13IOR	PJ12IOR	PJ11IOR	PJ10IOR	PJ9IOR	PJ8IOR
		PJ7IOR	PJ6IOR	PJ5IOR	PJ4IOR	PJ3IOR	PJ2IOR	PJ1IOR	PJ0IOR
	PJDR0	_	PJ14DR	PJ13DR	PJ12DR	PJ11DR	PJ10DR	PJ9DR	PJ8DR
		PJ7DR	PJ6DR	PJ5DR	PJ4DR	PJ3DR	PJ2DR	PJ1DR	PJ0DR

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
General	PJPR0	_R 0 1/20/10//	PJ14PR	PJ13PR	PJ12PR	PJ11PR	PJ10PR	PJ9PR	PJ8PR
purpose I/O	1 31 110		PJ6PR						
ports		PJ7PR	PJ6PR	PJ5PR	PJ4PR	PJ3PR	PJ2PR	PJ1PR	PJ0PR
	PKCR0	_	_	_	_	_	_	_	_
		_	_	_	PK1MD0	_	_	_	PK0MD0
	PKIOR0	_	_	_	_	_	_	_	_
		_	_	_	_	_		PK1IOR	PK0IOR
	PKDR0	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	PK1DR	PK0DR
	PKPR0	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	PK1PR	PK0PR
Power-down	STBCR1	STBY	DEEP	_	_	_	_	_	_
modes	STBCR2	MSTP10	MSTP9	MSTP8	MSTP7	_	_	_	_
	STBCR3	HIZ	MSTP36	MSTP35	MSTP34	MSTP33	MSTP32	_	MSTP30
	STBCR4	MSTP47	MSTP46	MSTP45	MSTP44	MSTP43	_	_	_
	STBCR5	MSTP57	MSTP56	MSTP55	_	MSTP53	MSTP52	MSTP51	MSTP50
	STBCR6	MSTP67	MSTP66	MSTP65	MSTP64	MSTP63	MSTP62	MSTP61	MSTP60
	STBCR7	MSTP77	MSTP76	_	_	_	MSTP72	_	MSTP70
	STBCR8	_	_	_	_	_	MSTP82	MSTP81	MSTP80
	SWRSTCR	AXTALE	_	_	IEBSRST	SSIF3SRST	SSIF2SRST	SSIF1SRST	SSIF0SRST
	SYSCR1	_	_	_	_	RAME3	RAME2	RAME1	RAME0
	SYSCR2	_	_	_	_	RAMWE3	RAMWE2	RAMWE1	RAMWE0
	SYSCR3	_	_	_	VRAME4	VRAME3	VRAME2	VRAME1	VRAME0
	SYSCR4	_	_	_	VRAMWE4	VRAMWE3	VRAMWE2	VRAMWE1	VRAMWE0
	SYSCR5	_	_	_	_	RRAMWE3	RRAMWE2	RRAMWE1	RRAMWE0
	RRAMKP	_	_	_	_	RRAMKP3	RRAMKP2	RRAMKP1	RRAMKP0
	DSCTR	EBUSKEEPE	RAMBOOT	_	_	_	_	_	_
	DSSSR	_	_	_	_	_	PF7	PF6	NMI
		_	RTCAR	PC8	PC7	PC6	PC5	PJ13	PJ11
	DSESR	_	_			_	PF7E	PF6E	NMIE
		_	_	PC8E	PC7E	PC6E	PC5E	PJ13E	PJ11E
	DSFR	IOKEEP	_	_	_	_	PF7F	PF6F	NMIF
			RTCARF	PC8F	PC7F	PC6F	PC5F	PJ13F	PJ11F
	XTALCTR			_	_	_		GAIN1	GAIN0
	ATALOTA							GAINT	GAINU

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
User	SDIR	TI[7]	TI[6]	TI[5]	TI[4]	TI[3]	TI[2]	TI[1]	TI[0]
debugging interface		_	_	_	_	_	_	_	_

- Notes: 1. When MCR15 = 0
 - 2. When MCR15 = 1
 - 3. In command access mode
 - 4. In sector access mode

34.3 Register States in Each Operating Mode

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Deep Standby	Software Standby	Module Standby	Sleep
Clock pulse generator	FRQCR	Initialized*1	Retained	Initialized	Retained	_	Retained
Interrupt	IBNR	Initialized	Retained*2	Initialized	Retained	_	Retained
control register	Other than above	Initialized	Retained	Initialized	Retained	_	Retained
Cache	All registers	Initialized	Retained	Initialized	Retained	_	Retained
Bus state	RTCSR	Initialized	Retained*3	Initialized	Retained	_	Retained*3
controller	RTCNT	Initialized	Retained*⁴	Initialized	Retained	_	Retained* ⁴
	Other than above	Initialized	Retained	Initialized	Retained	_	Retained
User break controller	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained
Direct memory access controller	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained*7
Multi- function timer pulse unit 2	All registers	Initialized	Retained	Initialized	Retained	Initialized	Retained
Compare match timer	All registers	Initialized	Retained	Initialized	Initialized	Retained	Retained
Watchdog	WRCSR	Initialized*1	Retained	Initialized	Retained	_	Retained
timer	Other than above	Initialized	Initialized	Initialized	Retained	_	Retained
Realtime	R64CNT	Retained*4	Retained*4	Retained*4	Retained*4	Retained	Retained*4
clock	RSECCNT	_					
	RMINCNT	_					
	RHRCNT	=					
	RWKCNT	=					
	RDAYCNT	_					
	RMONCNT	_					
	RYRCNT	_					

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Deep Standby	Software Standby	Module Standby	Sleep
Realtime	RSECAR	Retained	Retained	Retained	Retained	Retained	Retained
clock	RMINAR	_					
	RHRAR	_					
	RWKAR	_					
	RDAYAR	_					
	RMONAR	_					
	RYRAR	_					
	RCR1	Initialized	Initialized	Initialized	Retained	Retained	Retained
	RCR2	Initialized	Initialized*5	Initialized*11	Retained	Retained	Retained
	RCR3	Retained	Retained	Retained	Retained	Retained	Retained
	RCR5	Retained	Retained	Retained	Retained	Retained	Retained
	RFRH	Retained	Retained	Retained	Retained	Retained	Retained
	RFRL	Retained	Retained	Retained	Retained	Retained	Retained
Serial communica- tion interface with FIFO	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained
Renesas serial peripheral interface	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained
SPI multi- I/O bus controller	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained
I ² C bus	ICMR_0 to 3	Initialized	Retained	Initialized	Retained*6	Retained*6	Retained
interface 3	Other than above	Initialized	Retained	Initialized	Retained	Retained	Retained
Serial sound interface	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained
Serial I/O with FIFO	All registers	Initialized	Initialized	Initialized	Retained	Retained	Retained
Controller area network	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Deep Standby	Software Standby	Module Standby	Sleep
IEBus controller	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained
Renesas SPDIF interface	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained
CD-ROM decoder	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained
A/D converter	All registers	Initialized	Retained	Initialized	Initialized	Initialized	Retained
USB 2.0 host/func- tion module	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained
Sampling rate converter	All registers	Initialized	Retained	Initialized	Retained	Retained	Retained
General purpose I/O ports	All registers	Initialized	Retained	Initialized	Retained	_	Retained
Power-down	DSFR	Initialized	Retained	Retained	Retained	_	Retained
modes	XTALCTR	Initialized*10	Retained	Retained*9	Retained*9	_	Retained
	Other than above	Initialized	Retained	Initialized	Retained	_	Retained
User debugging interface*8	SDIR	Retained	Retained	Initialized	Retained	Retained	Retained

Notes: 1. Retains the previous value after an internal power-on reset by means of the watchdog timer.

- 2. The BN3 to BN0 bits are initialized.
- 3. Flag handling continues.
- 4. Counting up continues.
- 5. Bits RTCEN and START are retained.
- 6. Bits BC3 to BC0 are initialized.
- 7. Transfer operations can be continued.
- 8. Initialized by TRST assertion or in the Test-Logic-Reset state of the TAP controller.
- 9. Initialized when realtime clock is not using EXTAL.
- 10. Retains the previous value after an internal power-on reset by means of the watchdog timer, or a user debugging interface reset.
- 11. Bit RTCEN is retained.

Section 35 Electrical Characteristics

35.1 Absolute Maximum Ratings

Table 35.1 Absolute Maximum Ratings

Item		Symbol	Value	Unit
Power supply v	oltage (I/O)	PV _{cc}	-0.3 to 4.6	V
Power supply voltage (Internal)		V _{cc}	-0.3 to 1.7	V
PLL power sup	ply voltage	PLLV _{cc}	-0.3 to 1.7	V
Analog power s	upply voltage	AV _{cc}	-0.3 to 4.6	V
Analog reference	ce voltage	AV_ref	-0.3 to AV _{cc} +0.3	V
Input voltage	Analog input pin	V _{AN}	-0.3 to AV _{cc} +0.3	V
	5-V tolerant pin	V _{in}	-0.3 to 5.5	V
	Other input pins	V _{in}	-0.3 to PV _{cc} +0.3	V
Operating temperature		T_{opr}	-40 to +85	°C
Storage temper	ature	T _{stg}	-55 to +125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

35.2 Power-On/Power-Off Sequence

The 1.2-V power supply (V_{cc} , $PLLV_{cc}$) and 3.3-V power supply (PV_{cc} , AV_{cc}) can be turned on and off in any order.

When turning on the power, be sure to drive both the \overline{TRST} and \overline{RES} pins low; otherwise, the output pins and input/output pins output undefined levels, resulting in system malfunction.

When turning off the power, drive the \overline{TRST} and \overline{RES} pins low if the undefined output may cause a problem.

35.3 DC Characteristics

- Conditions used to obtain DC characteristics (2) in table 35.2 other than current consumption
 V_{cc} = PLLV_{cc} = 1.15 to 1.35 V, PV_{cc} = 3.0 to 3.6 V, AV_{cc} = 3.0 to 3.6 V, V_{ss} = AV_{ss} = 0 V,
 T_a = -40 to 85 °C
- Conditions used to obtain DC characteristics (2) in table 35.2 for current consumption $V_{cc} = PLLV_{cc} = 1.25 \text{ V}, PV_{cc} = 3.3 \text{ V}, AV_{cc} = 3.3 \text{ V}, V_{ss} = AV_{ss} = 0 \text{ V}, AVref = 3.3 \text{ V}, T_a = -40 \text{ to } 85 \text{ °C}$ $I\phi = 216.00 \text{ MHz}, B\phi = 72.00 \text{ MHz}, P\phi = 36.00 \text{ MHz}$

Table 35.2 DC Characteristics (1) [Common Items]

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Power supply volta	Power supply voltage		3.0	3.3	3.6	V	_
		Vcc	1.15	1.25	1.35	V	_
PLL power supply	voltage	PLLVcc	1.15	1.25	1.35	V	_
Analog power sup	ply voltage	AVcc	3.0	3.3	3.6	V	
Input leakage current	All input pins	Iin	_	_	1.0	μА	V _{in} = 0.5 to PV _{cc} - 0.5 V
Three-state leakage current	All input/output pins, all output pins (except PE7 to PE0) (off state)	Іѕті	_	_	1.0	μА	V _{in} = 0.5 to PV _{cc} - 0.5 V
	PE7 to PE0	_	_	_	10	μА	_
Input capacitance	All pins	Cin	_	_	20	pF	

Table 35.2 DC Characteristics (2) [Current Consumption]

Item		Power Supply	Symbol	Тур.	Max.	Unit	Test Conditions		
Current consu	•	Vcc + PLLVcc	Icc	80	115	mA			
normal operati	ion	PVcc	Plcc*1	60	_	mA			
		AVcc	Alcc	1	4	mA	During A/D conversion		
				1	3	μΑ	Waiting for A/D conversion		
		AVref	Alref	1	4	mA	During A/D conversion, waiting for A/D conversion		
Current consu	mption in	Vcc + PLLVcc	Isleep	50	80	mA			
sleep mode		For the other power supply, the current consumption is the same as in normal operation.							
Current	Ta > 50 °C	Vcc + PLLVcc	Isstby	4	16	mA			
consumption in software		PVcc	Plsstby	1.5	_	μΑ			
standby mode		For the other pow operation.	er supply, th	y, the current consumption is the same as in norma					
	Ta ≤ 50 °C	Vcc + PLLVcc	Isstby	2	8	mA			
		PVcc	Plsstby	1	_	μΑ			
		For the other power supply, the current consumption is the same as in normal operation.							
Current consumption in deep	Ta > 50 °C	Vcc + PLLVcc	Idstby	3	23	μА	RAM 0 Kbytes retained, RTC_X1 external selected*2		
standby mode				5	36	μА	RAM 16 Kbytes retained, RTC_X1 external selected*2		
				7	49	μА	RAM 32 Kbytes retained, RTC_X1 external selected*2		
				11	76	μА	RAM 64 Kbytes retained, RTC_X1 external selected*2		
				19	128	μА	RAM 128 Kbytes retained, RTC_X1 external selected* ²		
					ded to the		is selected, 5 μA and 6 μA ' and "Max." values above,		
				μA are		the "T	is selected, 20 μA and 25 yp." and "Max." values		
				μA are	_	the "T	is selected, 2 μA and 2.5 yp." and "Max." values		

Ta > 50 °C	Item		Power Supply	Symbol	Тур.	Max.	Unit	Test Conditions			
In deep		Ta > 50 °C		Pldstby	3.5	16	μΑ	RTC is not operating			
0.8	in deep		AVref		7.5	20	μА				
1 — mA EXTAL 12 MHz selected Small gain*¹ 3.5 — mA EXTAL 48 MHz selected Large gain*¹ Ta ≤ 50 °C Vcc + PLLVcc Idstby 2 17 μA RAM 0 Kbytes retained, RTC_X1 external selected*² 3.5 27 μA RAM 16 Kbytes retained, RTC_X1 external selected*² 5 37 μA RAM 32 Kbytes retained, RTC_X1 external selected*² 8 56 μA RAM 32 Kbytes retained, RTC_X1 external selected*² 14 95 μA RAM 64 Kbytes retained, RTC_X1 external selected*² When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 2 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 2 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref Pldstby AVref 1 μA RTC is not operating 7 16 μA RTC_X1 external selected*² 0.8 — mA RTC_X1 external selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹	cianas, meas				0.8		mA	RTC_X1 4 MHz selected			
Ta ≤ 50 °C Vcc + PLLVcc Idstby 2 17 μA RAM 0 K bytes retained, RTC_X1 external selectede ^{2*} 3.5 27 μA RAM 16 K bytes retained, RTC_X1 external selectede ^{3*} 5 37 μA RAM 32 K bytes retained, RTC_X1 external selectede ^{3*} 8 56 μA RAM 64 K bytes retained, RTC_X1 external selectede ^{3*} 14 95 μA RAM 18 K bytes retained, RTC_X1 external selectede ^{3*} When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref PVcc + AVcc + Pldstby AVref 1 μA RTC_X1 external selectede ^{3*} 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selectede ^{3*} 1 — πA EXTAL 12 MHz selected Small gain* 1 1 — πA EXTAL 12 MHz selected Small gain* 1								Small gain*1			
Ta ≤ 50 °C Vcc + PLLVcc Idstby 2 17 μA RAM 0 Kbytes retained, RTC_X1 external selectede* 3.5 27 μA RAM 16 Kbytes retained, RTC_X1 external selectede* 3.5 37 μA RAM 22 Kbytes retained, RTC_X1 external selectede* 8 56 μA RAM 64 Kbytes retained, RTC_X1 external selectede* 14 95 μA RAM 18 Kbytes retained, RTC_X1 external selectede* When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 2 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selectede* 3.5 — mA EXTAL 12 MHz selected Small gain* 10 mA EXTAL 18 MHz selected Small gain* 10					1	_	mA	EXTAL 12 MHz selected			
Ta ≤ 50 °C Vcc + PLLVcc Idstby 2								Small gain*1			
Ta ≤ 50 °C Vcc + PLLVcc Idstby 2 17 μA RAM 0 Kbytes retained, RTC_X1 external selected*² 3.5 27 μA RAM 16 Kbytes retained, RTC_X1 external selected*² 5 37 μA RAM 32 Kbytes retained, RTC_X1 external selected*² 8 56 μA RAM 64 Kbytes retained, RTC_X1 external selected*² 14 95 μA RAM 128 Kbytes retained, RTC_X1 external selected*² When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref PVcc + AVcc + Pldstby AVref 1 μA RTC_X1 external selected*² 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected					3.5	_	mA	EXTAL 48 MHz selected			
RTC_X1 external selected** 3.5 27 μA RAM 16 Kbytes retained, RTC_X1 external selected** 5 37 μA RAM 32 Kbytes retained, RTC_X1 external selected** 8 56 μA RAM 64 Kbytes retained, RTC_X1 external selected** 14 95 μA RAM 128 Kbytes retained, RTC_X1 external selected** When EXTAL 12 MHz is selected.5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 20 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected selected** 0.8 — mA RTC_X1 4 MHz selected Small gain*1 1 — mA EXTAL 12 MHz selected Small gain*1								Large gain*1			
RTC_X1 external selectede** 5 37 μA RAM 32 Kbytes retained, RTC_X1 external selected** 8 56 μA RAM 64 Kbytes retained, RTC_X1 external selected** 14 95 μA RAM 64 Kbytes retained, RTC_X1 external selected** When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected** 0.8 — mA RTC_X1 4 MHz selected Small gain** 1 — mA EXTAL 12 MHz selected Small gain** 1 — mA EXTAL 12 MHz selected Small gain**		Ta ≤ 50 °C	Vcc + PLLVcc	Idstby	2	17	μА	RTC_X1 external			
RTC_X1 external selected*² 8 56 μA RAM 64 Kbytes retained, RTC_X1 external selected*² 14 95 μA RAM 128 Kbytes retained, RTC_X1 external selected*² When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 20 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected*² 0.8 — mA RTC_X1 4 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 3.5 — mA EXTAL 48 MHz selected					3.5	27	μА	RTC_X1 external			
RTC_X1 external selected*² 14 95 μA RAM 128 Kbytes retained, RTC_X1 external selected*² When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 2 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected*² 0.8 — mA RTC_X1 4 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹					5	37	μА	RTC_X1 external			
RTC_X1 external selected*² When EXTAL 12 MHz is selected, 5 μA and 6 μA are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 2 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + PIdstby AVref PIdstby 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected*² 0.8 — mA RTC_X1 4 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹					8	56	μА	RTC_X1 external			
are added to the "Typ." and "Max." values above, respectively. When EXTAL 48 MHz is selected, 20 μA and 25 μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 2 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected*2 0.8 — mA RTC_X1 4 MHz selected Small gain*1 1 — mA EXTAL 12 MHz selected Small gain*1 1 — mA EXTAL 12 MHz selected Small gain*1					14	95	μА	RTC_X1 external			
μA are added to the "Typ." and "Max." values above, respectively. When RTC_X1 4 MHz is selected, 2 μA and 2.5 μA are added to the "Typ." and "Max." values above, respectively. PVcc + AVcc + Pldstby AVref Pldstby AVref 3 12 μA RTC is not operating 7 16 μA RTC_X1 external selected*2 0.8 — mA RTC_X1 4 MHz selected Small gain*1 1 — mA EXTAL 12 MHz selected Small gain*1 3.5 — mA EXTAL 48 MHz selected					are added to the "Typ." and "Max." values above,						
PVcc + AVcc + Pldstby AVref Pldstby AVref 3 12 μA RTC is not operating RTC_X1 external selected*2 0.8 — mA RTC_X1 4 MHz selected Small gain*1 1 — mA EXTAL 12 MHz selected Small gain*1 3.5 — mA EXTAL 48 MHz selected					μA are added to the "Typ." and "Max." values						
AVref 7 16 μA RTC_X1 external selected*² 0.8 — mA RTC_X1 4 MHz selected Small gain*¹ 1 — mA EXTAL 12 MHz selected Small gain*¹ 3.5 — mA EXTAL 48 MHz selected					μ A are	added to	the "T				
7 16 μA RTC_X1 external selected* ² 0.8 — mA RTC_X1 4 MHz selected Small gain* ¹ 1 — mA EXTAL 12 MHz selected Small gain* ¹ 3.5 — mA EXTAL 48 MHz selected				Pldstby	3	12	μА	RTC is not operating			
Small gain* ¹ 1 — mA EXTAL 12 MHz selected Small gain* ¹ 3.5 — mA EXTAL 48 MHz selected			AVref		7	16	μА				
1 — mA EXTAL 12 MHz selected Small gain* ¹ 3.5 — mA EXTAL 48 MHz selected					0.8	_	mA				
Small gain* ¹ 3.5 — mA EXTAL 48 MHz selected					1		mA				
3.5 — mA EXTAL 48 MHz selected					•						
					3.5		mA				
					-						

- Notes: 1. The values are for reference. Actual currents during operation are strongly systemdependent (due to differences in waveforms according to I/O loads, the frequency of toggling, etc.), so be sure to measure currents on the actual system.
 - 2. The values are when 32.768 kHz external clock is input to RTC_X1 (RCKSEL[1:0] = 2'b00).

Table 35.2 DC Characteristics (3) [Except I²C Bus Interface 3, and USB 2.0 Host/Function Module-Related Pins]

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input high volta	ge (except Schmitt pins)	VIH	2.2	_	PVcc + 0.3	V	_
Input low voltage	ge (except Schmitt pins)	VIL	-0.3	_	0.8	V	
Schmitt trigger	Schmitt trigger input characteristics		PVcc × 0.75	_	_	V	
		V _T ⁻	_	_	0.5	V	
		$V_{T^{^{+}}}-V_{T^{^{-}}}$	0.2	_	_	V	
Output high vol	Output high voltage		PVcc - 0.5	_	_	V	$I_{OH} = -2.0 \text{ mA}$
Output low volta	age	Vol	_	_	0.4	V	$I_{\text{OL}} = 2.0 \text{ mA}$
RAM standby voltage	Software standby mode (high-speed on- chip RAM and large- capacity on-chip RAM)	VRAMS	0.85	_		V	Measured with V_{cc} (= PLLV _{cc}) as parameter
	Deep standby mode (only the on-chip RAM for data retention)	VRAMD	1.15	_	_	V	_

Table 35.2 DC Characteristics (4) [I²C Bus Interface 3-Related Pins*]

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input high voltage	V_{IH}	$PV_{\text{cc}}\times 0.7$	_	PV _{cc} + 0.3	V	
Input low voltage	V_{IL}	-0.3	_	$\text{PV}_{\text{cc}} \times 0.3$	V	
Schmitt trigger input characteristics	$V_{\text{IH}}-V_{\text{IL}}$	PV _{cc} × 0.05	5 —	_	V	
Output low voltage	V_{OL}	_	_	0.4	V	$I_{OL} = 3.0 \text{ mA}$

Note: * The PE7 to PE0 pins are open-drain pins.

Table 35.2 DC Characteristics (5) [USB 2.0 Host/Function Module-Related Pins*]

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input high voltage	VIH	2.0	_	_	V	
Input low voltage	VIL		_	8.0	V	
Differential input sensitivity	V _{DI}	0.2	_	_	V	(DP) – (DM)
Differential common mode range	Vсм	0.8	_	2.5	V	
Output high voltage	V _{OH}	2.8	_	3.6	V	$I_{OH} = -200 \mu A$
Output low voltage	Vol	0.0	_	0.3	V	I _{OL} = 2 mA
Output signal crossover voltage	Vcrs	1.3	_	2.0	V	C _L = 50 pF

Note: * DP and DM pins

Table 35.3 Permissible Output Currents

Item		Symbol	Min.	Тур.	Max.	Unit
Permissible output low	PE7 to PE0	I _{OL}	_	_	10	mA
current (per pin)	Output pins other than above	_			2	mA
Permissible output low c	urrent (total)	ΣI_{OL}	_	_	120	mA
Permissible output high	- I _{OH}	_	_	2	mA	
Permissible output high current (total)		Σ -I _{OH}	_		120	mA

Caution: To protect the LSI's reliability, do not exceed the output current values in table 35.3.

35.4 AC Characteristics

Signals input to this LSI are basically handled as signals in synchronization with a clock. The setup and hold times for input pins must be followed.

• Conditions for AC characteristics

$$V_{cc} = PLLV_{cc} = 1.15$$
 to 1.35 V, $PV_{cc} = 3.0$ to 3.6 V, $AV_{cc} = 3.0$ to 3.6 V, $V_{ss} = AV_{ss} = 0$ V, $T_a = -40$ to 85 °C

Table 35.4 Operating Frequency

Item		Symbol	Min.	Max.	Unit	Remarks
Operating frequency	CPU clock (Ιφ)	f	60.00	216.00	MHz	_
	Bus clock (Βφ)		60.00	72.00	MHz	_
	Peripheral clock (Pφ)		15.00	36.00	MHz	_

35.4.1 Clock Timing

Table 35.5 Clock Timing

Item	Symbol	Min.	Max.	Unit	Figure
EXTAL clock input frequency (clock mode is 0)	f _E x	10.00	12.00	MHz	Figure
EXTAL clock input cycle time (clock mode is 0)	texcyc	83.33	100.00	ns	⁻ 35.1
EXTAL clock input frequency (clock mode is 1) (when EXTAL is supplied to USB 2.0 host/function module)		48 MHz ± 500 ppm		_	
EXTAL clock input frequency (clock mode is 1) (when EXTAL isn't supplied to USB 2.0 host/function module)	_	40.00	48.00	MHz	_
EXTAL clock input cycle time (clock mode is 1) (when EXTAL isn't supplied to USB 2.0 host/function module)	texcyc	20.83	25.00	ns	_
AUDIO_X1 clock input frequency (crystal resonator connected)	f _E x	10.00	50.00	MHz	_
AUDIO_X1 clock input cycle time (crystal resonator connected)	t Excyc	20.00	100.00	ns	_
AUDIO_X1, AUDIO_CLK clock input frequency (external clock input)	f _E x	1.00	50.00	MHz	

Item	Symbol	Min.	Max.	Unit	Figure
AUDIO_X1, AUDIO_CLK clock input cycle time (external clock input)	t EXcyc	20.00	1000.00	ns	Figure 35.1
EXTAL, AUDIO_X1, AUDIO_CLK clock input low pulse width	t EXL	0.4	0.6	t _{EXcyc}	_
EXTAL, AUDIO_X1, AUDIO_CLK clock input high pulse width	t exH	0.4	0.6	t _{EXcyc}	
EXTAL, AUDIO_X1, AUDIO_CLK clock input rise time	t EXr	_	4	ns	
EXTAL, AUDIO_X1, AUDIO_CLK clock input fall time	t EXf	_	4	ns	_
CKIO clock output frequency	f op	60.00	72.00	MHz	
CKIO clock output cycle time	tcyc	13.88	16.66	ns	Figures 35.2 (1) and 35.2 (2)
CKIO clock output low pulse width 1	tckol1	t _{cyc} /2 -tckor1	_	ns	Figure 35.2 (1)
CKIO clock output high pulse width 1	t скон1	t _{сус} /2 -t _{ског1}	_	ns	_
CKIO clock output rise time 1	tcKOr1	_	3	ns	_
CKIO clock output fall time 1	tckof1	_	3	ns	_
CKIO clock output low pulse width 2	tckol2	t _{сус} /2 -tског2	_	ns	Figure 35.2 (2)
CKIO clock output high pulse width 2	t скон2	t _{су} /2 -t _{ског2}	_	ns	
CKIO clock output rise time 2	tckor2	_	2	ns	_
CKIO clock output fall time 2	tcko _{f2}	_	2	ns	
Power-on oscillation settling time	tosc1	10	_	ms	Figure 35.3
Oscillation settling time 1 on return from standby	tosc2	10		ms	Figure 35.4
Real time clock oscillation settling time	trosc	_	10	ms	Figure 35.6
Mode hold time	tмон	200	_	ns	Figures 35.3 and 35.4




Figure 35.1 EXTAL, AUDIO_X1, and AUDIO_CLK Clock Input Timing




Figure 35.2 (1) CKIO Clock Output Timing 1




Figure 35.2 (2) CKIO Clock Output Timing 2




Figure 35.3 Power-On Oscillation Settling Time




Figure 35.4 Oscillation Settling Time on Return from Standby (Return by Reset)




Figure 35.5 Oscillation Settling Time on Return from Standby (Return by NMI or IRQ)




Figure 35.6 Real Time Clock Oscillation Settling Time

35.4.2 Control Signal Timing

Table 35.6 Control Signal Timing

		Bφ = 72 MHz				
Item		Symbol	Min.	Max.	Unit	Figure
RES pulse width	Exit from standby mode	t _{RESW}	10	_	ms	Figure 35.7
	Other than above	_	20	_	t _{cyc}	- (1)
TRST pulse width	1	t _{TRSW}	20	_	$t_{\sf cyc}$	_
NMI pulse width		t _{NMIW}	20	_	t _{cyc}	Figures 35.5
IRQ pulse width		t _{IRQW}	20	_	t _{cyc}	and 35.7 (2)
PINT pulse width		t _{PINTW}	20	_	t _{cyc}	Figure 35.7 (2)




Figure 35.7 (1) Reset Input Timing




Figure 35.7 (2) Interrupt Signal Input Timing

35.4.3 Bus Timing

Table 35.7 Bus Timing

 $\mathbf{B}\phi = 72 \text{ MHz}^{*1}$

Item	Symbol	Min.	Max.	Unit	Figure
Address delay time 1	t _{AD1}	0/2*3	10.5	ns	Figures 35.8 to 35.31
Address delay time 2	t _{AD2}	1/2 t _{cyc}	1/2 t _{cyc} + 10.5	ns	Figure 35.14
Address setup time	t _{AS}	0	_	ns	Figures 35.8 to 35.11, 35.14
Chip enable setup time	t _{CS}	0	_	ns	Figures 35.8 to 35.11, 35.14
Address hold time	t _{AH}	0	_	ns	Figures 35.8 to 35.11
BS delay time	t _{BSD}	_	10.5	ns	Figures 35.8 to 35.28
CS delay time 1	t _{CSD1}	0/2*3	10.5	ns	Figures 35.8 to 35.31
Read write delay time 1	t _{RWD1}	0/2*3	10.5	ns	Figures 35.8 to 35.31
Read strobe delay time	t _{RSD}	1/2 t _{cyc}	$1/2 t_{cyc} + 10.5$	ns	Figures 35.8 to 35.14
Read data setup time 1	t _{RDS1}	1/2 t _{cyc} + 4	_	ns	Figures 35.8 to 35.13
Read data setup time 2	t _{RDS2}	7	_	ns	Figures 35.15 to 35.18, 35.23 to 35.25
Read data setup time 3	t _{RDS3}	1/2 t _{cyc} + 4	_	ns	Figure 35.14
Read data hold time 1	t _{RDH1}	0	_	ns	Figures 35.8 to 35.13
Read data hold time 2	t _{RDH2}	2	_	ns	Figures 35.15 to 35.18, 35.23 to 35.25
Read data hold time 3	t _{RDH3}	0	_	ns	Figure 35.14
Write enable delay time 1	t _{WED1}	1/2 t _{cyc}	1/2 t _{cyc} + 10.5	ns	Figures 35.8 to 35.12
Write enable delay time 2	t _{WED2}	_	10.5	ns	Figure 35.13
Write data delay time 1	t _{wDD1}	_	10.5	ns	Figures 35.8 to 35.13
Write data delay time 2	t_{WDD2}	_	10.5	ns	Figures 35.19 to 35.22, 35.26 to 35.28
Write data hold time 1	t _{wDH1}	1	_	ns	Figures 35.8 to 35.13
Write data hold time 2	t _{WDH2}	2	_	ns	Figures 35.19 to 35.22, 35.26 to 35.28
Write data hold time 4	t _{wDH4}	0	_	ns	Figures 35.8 to 35.11
WAIT setup time	t _{wts}	$1/2 t_{cyc} + 4.5$		ns	Figures 35.9 to 35.14
WAIT hold time	t _{wth}	$1/2 t_{cyc} + 3.5$	_	ns	Figures 35.9 to 35.14

 $B\phi = 72 \text{ MHz}^{*1}$

Item	Symbol	Min.	Max.	Unit	Figure
RAS delay time 1	t _{RASD1}	2	10.5	ns	Figures 35.15 to 35.31
CAS delay time 1	t _{CASD1}	2	10.5	ns	Figures 35.15 to 35.31
DQM delay time 1	t _{DQMD1}	2	10.5	ns	Figures 35.15 to 35.28
CKE delay time 1	t _{CKED1}	2	10.5	ns	Figure 35.30
DACK, TEND delay time	t _{DACD}	Refer to section 35.4.4, Direct Memory Access Controller Timing		ns	Figures 35.8 to 35.28

Notes: 1. The maximum value (fmax) of Bφ (external bus clock) depends on the number of wait cycles and the system configuration of your board.

- 2. 1/2 t_{cyc} indicated in minimum and maximum values for the item of delay, setup, and hold times represents a half cycle from the rising edge with a clock. That is, 1/2 t_{cyc} describes a reference of the falling edge with a clock.
- 3. Values when SDRAM is used.




Figure 35.8 Basic Bus Timing for Normal Space (No Wait)




Figure 35.9 Basic Bus Timing for Normal Space (One Software Wait Cycle)




Figure 35.10 Basic Bus Timing for Normal Space (One Software Wait Cycle, One External Wait Cycle)




Figure 35.11 Basic Bus Timing for Normal Space (One Software Wait Cycle, External Wait Cycle Valid (WM Bit = 0), No Idle Cycle)




Figure 35.12 Bus Cycle of SRAM with Byte Selection (SW = 1 Cycle, HW = 1 Cycle, One Asynchronous External Wait Cycle, BAS = 0 (Write Cycle UB/LB Control))




Figure 35.13 Bus Cycle of SRAM with Byte Selection (SW = 1 Cycle, HW = 1 Cycle, One Asynchronous External Wait Cycle, BAS = 1 (Write Cycle WE Control))




Figure 35.14 Burst ROM Read Cycle (One Software Wait Cycle, One Asynchronous External Burst Wait Cycle, Two Burst)




Figure 35.15 Synchronous DRAM Single Read Bus Cycle (Auto Precharge, CAS Latency 2, WTRCD = 0 Cycle, WTRP = 0 Cycle)




Figure 35.16 Synchronous DRAM Single Read Bus Cycle (Auto Precharge, CAS Latency 2, WTRCD = 1 Cycle, WTRP = 1 Cycle)




Figure 35.17 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles) (Auto Precharge, CAS Latency 2, WTRCD = 0 Cycle, WTRP = 1 Cycle)




Figure 35.18 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles) (Auto Precharge, CAS Latency 2, WTRCD = 1 Cycle, WTRP = 0 Cycle)




Figure 35.19 Synchronous DRAM Single Write Bus Cycle (Auto Precharge, TRWL = 1 Cycle)




Figure 35.20 Synchronous DRAM Single Write Bus Cycle (Auto Precharge, WTRCD = 2 Cycles, TRWL = 1 Cycle)




Figure 35.21 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Auto Precharge, WTRCD = 0 Cycle, TRWL = 1 Cycle)




Figure 35.22 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Auto Precharge, WTRCD = 1 Cycle, TRWL = 1 Cycle)




Figure 35.23 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles) (Bank Active Mode: ACT + READ Commands, CAS Latency 2, WTRCD = 0 Cycle)




Figure 35.24 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles)
(Bank Active Mode: READ Command, Same Row Address, CAS Latency 2, WTRCD = 0 Cycle)




Figure 35.25 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles)
(Bank Active Mode: PRE + ACT + READ Commands, Different Row Addresses,
CAS Latency 2, WTRCD = 0 Cycle)




Figure 35.26 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles) (Bank Active Mode: ACT + WRITE Commands, WTRCD = 0 Cycle, TRWL = 0 Cycle)




Figure 35.27 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Bank Active Mode: WRITE Command, Same Row Address, WTRCD = 0 Cycle,
TRWL = 0 Cycle)




Figure 35.28 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Bank Active Mode: PRE + ACT + WRITE Commands, Different Row Addresses,
WTRCD = 0 Cycle, TRWL = 0 Cycle)




Figure 35.29 Synchronous DRAM Auto-Refreshing Timing (WTRP = 1 Cycle, WTRC = 3 Cycles)




Figure 35.30 Synchronous DRAM Self-Refreshing Timing (WTRP = 1 Cycle)




Figure 35.31 Synchronous DRAM Mode Register Write Timing (WTRP = 1 Cycle)

35.4.4 Direct Memory Access Controller Timing

Table 35.8 Direct Memory Access Controller Timing

Item	Symbol	Min.	Max.	Unit	Figure
DREQ setup time	t _{DRQS}	5.5	_	ns	Figure 35.32
DREQ hold time	t _{DRQH}	2.5	_	_	
DACK, TEND delay time	t _{DACD}	0	10.5	_	Figure 35.33




Figure 35.32 DREQ Input Timing




Figure 35.33 DACK, TEND Output Timing

Multi-Function Timer Pulse Unit 2 Timing 35.4.5

Table 35.9 Multi-Function Timer Pulse Unit 2 Timing

Item	Symbol	Min.	Max.	Unit	Figure
Output compare output delay time	t_{TOCD}	_	20	ns	Figure 35.34
Input capture input setup time	t _{TICS}	20	_	ns	_
Timer input setup time	t _{TCKS}	20	_	ns	Figure 35.35
Timer clock pulse width (single edge)	t _{TCKWH/L}	1.5	_	t _{pcyc}	_
Timer clock pulse width (both edges)	t _{TCKWH/L}	2.5	_	t _{peye}	_
Timer clock pulse width (phase counting mode)	t _{TCKWH/L}	2.5	_	t _{pcyc}	_

Note: t_{pcyc} indicates peripheral clock (Pφ) cycle.




Figure 35.34 Pulse Input/Output Timing




Figure 35.35 Clock Input Timing

35.4.6 Watchdog Timer Timing

Table 35.10 Watchdog Timer Timing

Item	Symbol	Min.	Max.	Unit	Figure
WDTOVF delay time	t _{wovd}	_	100	ns	Figure 35.36




Figure 35.36 WDTOVF Output Timing

35.4.7 Serial Communication Interface with FIFO Timing

Table 35.11 Serial Communication Interface with FIFO Timing

Item		Symbol	Min.	Max.	Unit	Figure
Input clock cycle	(clocked synchronous)	t _{Scyc}	12	_	t_{pcyc}	Figure 35.37
	(asynchronous)	_	4	_	t _{pcyc}	_
Input clock rise tin	ne	t _{SCKr}	_	1.5	$t_{\sf pcyc}$	_
Input clock fall tim	e	t _{SCKf}	_	1.5	t _{pcyc}	_
Input clock width		t _{sckw}	0.4	0.6	$t_{\scriptscriptstyleScyc}$	_
Transmit data dela (clocked synchror	•	t _{TXD}		3 t _{pcyc} + 15	ns	Figure 35.38
Receive data setu (clocked synchron	•	t _{RXS}	4 t _{pcyc} + 15	_	ns	_
Receive data hold (clocked synchror		t _{RXH}	$1 t_{pcyc} + 15$	_	ns	

Note: t_{pcyc} indicates the peripheral clock (P ϕ) cycle.




Figure 35.37 SCK Input Clock Timing




Figure 35.38 Transmit/Receive Data Input/Output Timing in Clocked Synchronous Mode

35.4.8 Renesas Serial Peripheral Interface Timing

Table 35.12 Renesas Serial Peripheral Interface Timing

Item		Symbol	Min.	Max.	Unit	Figure
RSPCK clock cycle	Master	t sPcyc	2	4096	tcyc	Figure
	Slave	_	8	4096	_	35.39
RSPCK clock high pulse	Master	t spckwh	0.4	_	tsPcyc	
width	Slave	_	0.4	_	_	
RSPCK clock low pulse	Master	t spckwl	0.4	_	tsPcyc	_
width	Slave	_	0.4	_	_	
Data input setup time	Master	t su	15	_	ns	Figures
	Slave	_	0	_	tcyc	35.40 to 35.43
Data input hold time	Master	tн	0	_	ns	00.40
	Slave	_	4	_	tcyc	
SSL setup time	Master	tLEAD	1 × tspcyc – 20	8 × tspcyc	ns	
	Slave	_	4	_	tcyc	
SSL hold time	Master	t lag	1 × tspcyc	8 × tspcyc + 20	ns	
	Slave	_	4	_	tcyc	
Data output delay time	Master	tod	_	21	ns	
	Slave	_	_	4	tcyc	
Data output hold time	Master	tон	5	_	ns	
	Slave	_	3	_	tcyc	
Continuous transmission	Master	t TD	$1 \times t_{\text{SPcyc}} + 2 \times t_{\text{cyc}}$	$8 \times t_{\text{SPcyc}} + 2 \times t_{\text{cyc}}$	ns	_
delay time	Slave	_	4 × t _{cyc}	_	_	
Slave access time		t sa	_	4	tcyc	Figures
Slave out release time		t REL	_	3	tcyc	35.42 and 35.43




Figure 35.39 Clock Timing




Figure 35.40 Transmission and Reception Timing (Master, CPHA = 0)




Figure 35.41 Transmission and Reception Timing (Master, CPHA = 1)




Figure 35.42 Transmission and Reception Timing (Slave, CPHA = 0)




Figure 35.43 Transmission and Reception Timing (Slave, CPHA = 1)

35.4.9 SPI Multi I/O Bus Controller Timing

Table 35.13 SPI Multi I/O Bus Controller Timing

Item	Symbol	Min.	Max.	Unit	Figure
SPBCLK clock cycle	t _{SPBcyc}	1	4080	tcyc	Figure 35.44
Data input setup time	t su	4.0	_	ns	Figures 35.45
Data input hold time	tн	0.0	_	ns	and 35.46
SSL setup time	tLEAD	1 × tspBcyc − 3	8 × tspbcyc	ns	
SSL hold time	t LAG	1.5 × tspbcyc	$8.5 \times t_{\text{SPBcyc}} + 3$	ns	
Continuous transmission delay time	tтр	1	8	t SPBcyc	-
Data output delay time	tod	_	3.6	ns	
Data output hold time	tон	-1.6	_	ns	
Data output buffer-on time	t BON	_	3.6	ns	Figures 35.47
Data output buffer-off time	t BOFF	-7.0	0.0	ns	and 35.48

Note: t_{cyc} indicates the period of one cycle of $(B\phi)$.




Figure 35.44 Clock Timing




Figure 35.45 Transmission and Reception Timing (CPHAT = 0, CPHAR = 0)




Figure 35.46 Transmission and Reception Timing (CPHAT = 1, CPHAR = 1)




Figure 35.47 Buffer On/Off Timing (CPHAT = 0, CPHAR = 0)




Figure 35.48 Buffer On/Off Timing (CPHAT = 1, CPHAR = 1)

35.4.10 I²C Bus Interface 3 Timing

Table 35.14 (1) I²C Bus Interface 3 Timing

Item	Symbol	Min.	Max.	Unit	Figure
SCL input cycle time	t _{scl}	12 t _{pcyc} *1 + 600	_	ns	Figure 35.49 (1)
SCL input high pulse width	$t_{\scriptscriptstyle SCLH}$	$3 t_{pcyc}^{*1} + 300$	_	ns	_
SCL input low pulse width	$t_{\scriptscriptstyle SCLL}$	$5 t_{pcyc}^{*1} + 300$	_	ns	_
SCL, SDA input rise time	$t_{\mbox{\scriptsize Sr}}$	_	300	ns	
SCL, SDA input fall time	$t_{\scriptscriptstyle{Sf}}$	_	300	ns	_
SCL, SDA input spike pulse removal time*2	t _{SP}	_	1, 2	t _{pcyc} *1	_
SDA input bus free time	t _{BUF}	5	_	t _{pcyc} *1	_
Start condition input hold time	t _{STAH}	3	_	t _{pcyc} *1	<u></u>
Retransmit start condition input setup time	$t_{\scriptscriptstyle STAS}$	3	_	t _{pcyc} *1	
Stop condition input setup time	t _{stos}	3	_	t _{pcyc} *1	_
Data input setup time	$t_{\scriptscriptstyle SDAS}$	1 t_{pcyc}^{*1} + 20	_	ns	_
Data input hold time	$t_{\scriptscriptstyle SDAH}$	0	_	ns	<u></u>
SCL, SDA capacitive load	Cb	0	400	pF	_
SCL, SDA output fall time*3	t _{Sf}	_	250	ns	_

Notes: 1. t_{pcyc} indicates the peripheral clock (P ϕ) cycle.

- 2. Depends on the value of NF2CYC.
- 3. Indicates the I/O buffer characteristic.




Figure 35.49 (1) Input/Output Timing

Table 35.14 (2) I²C Bus Interface 3 Timing Clock Synchronized Serial Format

Item	Symbol	Min.	Max.	Unit	Figure
SCL input cycle time	t _{SCL}	12 t _{pcyc} *1 + 600	_	ns	Figure 35.49
SCL input high pulse width	t _{sclh}	$3 t_{pcyc} *^1 + 300$	_	ns	(2)
SCL input low pulse width	$t_{\scriptscriptstyle SCLL}$	$5 t_{pcyc}^{*1} + 300$	_	ns	
SCL, SDA input rise time	t _{Sr}	_	300	ns	_
SCL, SDA input fall time	t _{sf}	_	300	ns	_
SCL, SDA input spike pulse removal time*2	t _{SP}	_	1, 2	t _{pcyc} *1	_
Data output delay time	t _{HD}	0	900	ns	Figure 35.49
Data input setup time	t _{SDAS}	1 t_{pcyc}^{*1} + 20	_	ns	(3)
Data input hold time	t _{SDAH}	0	_	ns	
SCL, SDA capacitive load	Cb	0	400	pF	Figures
SCL, SDA output fall time*3	t_{sf}	_	250	ns	35.49 (2) and 35.49 (3)

Notes: 1. t_{pcyc} indicates the peripheral clock (P ϕ) cycle.

- 2. Depends on the value of NF2CYC.
- 3. Indicates the I/O buffer characteristic.




Figure 35.49 (2) Clock Input/Output Timing




Figure 35.49 (3) Transmission and Reception Timing

35.4.11 Serial Sound Interface Timing

Table 35.15 Serial Sound Interface Timing

Item		Symbol	Min.	Max.	Unit	Remarks	Figure
Output clock cy	/cle	to	80	64000	ns	Output	Figure
Input clock cyc	le	tı	80	64000	ns	Input	35.50
Clock high		tнc	32	_	ns	Bidirectional	
Clock low		t LC	32	_	ns	_	
Clock rise time		t RC	_	25	ns	Output	_
Delay	Noise canceler not in use	t dtr	- 5	25	ns		Figures 35.51 and 35.52
	Noise canceler in use	_	10	45	ns	_	
Setup time		t sr	25	_	ns	_	
Hold time		t HTR	5	_	ns	_	




Figure 35.50 Clock Input/Output Timing




Figure 35.51 Transmission and Reception Timing (Synchronization with Rising Edge of SSISCKn)




Figure 35.52 Transmission and Reception Timing (Synchronization with Falling Edge of SSISCKn)

35.4.12 Serial I/O with FIFO Timing

Table 35.16 Serial I/O with FIFO Timing

Item	Symbol	Min.	Max.	Unit	Figure
SCK_SIO clock input/output cycle time	tsicyc	80	_	ns	Figures 35.53 to 35.55
SCK_SIO output high width	tswно	$0.4 imes t_{ ext{Slcyc}}$	_	_	Figures 35.53
SCK_SIO output low width	tswLo	$0.4 imes t_{ ext{Slcyc}}$	_	_	and 35.54
SIOFSYNC output delay time	t _{FSD}	-5	20		
SCK_SIO input high width	tswні	$0.4 imes t_{ ext{Slcyc}}$	_	_	Figure 35.55
SCK_SIO input low width	tswLi	$0.4 imes t_{ ext{Slcyc}}$	_	_	
SIOFSYNC input setup time	trss	20	_	_	
SIOFSYNC input hold time	t FSH	20	_	_	
TXD_SIO output delay time	t stdd	-5	20	_	Figures 35.53 to
RXD_SIO input setup time	tsrds	20	_	_	35.55
RXD_SIO input hold time	t srdh	20	_	_	




Figure 35.53 Transmission and Reception Timing (Master Mode 1, Sampled at Falling Edge)




Figure 35.54 Transmission and Reception Timing (Master Mode 1, Sampled at Rising Edge)




Figure 35.55 Transmission and Reception Timing (Slave Mode 1)

35.4.13 A/D Converter Timing

Table 35.17 A/D Converter Timing

Module	Item	Symbol	Min.	Max.	Unit	Figure
A/D converter	Trigger input setup time	t _{TRGS}	17	_	ns	Figure 35.56




Figure 35.56 A/D Converter External Trigger Input Timing

35.4.14 USB 2.0 Host/Function Module Timing

Table 35.18 USB Transceiver Timing (Full-Speed)

Item	Symbol	Min.	Тур.	Max.	Unit	Figure
Rise time	t _{FR}	4	_	20	ns	Figure 35.57
Fall time	t _{FF}	4	_	20	ns	_
Rise/fall time lag	t _{FR} /t _{FF}	90	_	111.11	%	_
Output driver resistance	ZDRV	28	_	44	Ω	_




Figure 35.57 DP and DM Output Timing (Full-Speed)




Figure 35.58 Measurement Circuit (Full-Speed)

35.4.15 SD Host Interface Timing

Table 35.19 SD Host Interface Timing

Item	Symbol	Min.	Max.	Unit	Figure
SD_CLK clock cycle	tsdpp	$2\times t_{\text{cyc}}$	_	ns	Figure
SD_CLK clock high width	t sown	$0.4 \times t_{\text{SDPP}}$	_	ns	35.59
SD_CLK clock low width	t sdwl	$0.4 \times t_{\text{SDPP}}$	_	ns	
SD_CLK clock rise time	t sdlh	_	3	ns	•
SD_CLK clock fall time	t sdHL	_	3	ns	•
SD_CMD, SD_D3 to SD_D0 output data delay (data transfer mode)	tsdodly	_	4	ns	
SD_CMD, SD_D3 to SD_D0 input data setup	t sdisu	5	_	ns	
SD_CMD, SD_D3 to SD_D0 input data hold	t sdih	2	_	ns	•

Note: t_{cvc} indicates the period of one cycle of $(B\phi)$.




Figure 35.59 SD Card Interface

35.4.16 User Debugging Interface Timing

Table 35.20 User Debugging Interface Timing

Item	Symbol	Min.	Max.	Unit	Figure
TCK cycle time	t _{TCKcyc}	50*	_	ns	Figure 35.60
TCK high pulse width	t _{TCKH}	0.4	0.6	t _{TCKcyc}	
TCK low pulse width	t _{TCKL}	0.4	0.6	t_{TCKcyc}	
TDI setup time	t _{TDIS}	10	_	ns	Figure 35.61
TDI hold time	t _{TDIH}	10	_	ns	
TMS setup time	t _{TMSS}	10	_	ns	
TMS hold time	t _{TMSH}	10	_	ns	
TDO delay time	t_{TDOD}	_	16	ns	
Capture register setup time	t _{CAPTS}	10	_	ns	Figure 35.62
Capture register hold time	t _{CAPTH}	10	_	ns	
Update register delay time	t _{UPDATED}	_	20	ns	

Note: * Should be greater than the peripheral clock $(P\phi)$ cycle time.




Figure 35.60 TCK Input Timing




Figure 35.61 Data Transfer Timing




Figure 35.62 Boundary Scan Input/Output Timing

35.4.17 AC Characteristics Measurement Conditions

• I/O signal reference level: $PV_{cc}/2$ ($PV_{cc} = 3.0$ to 3.6 V, $V_{cc} = 1.15$ to 1.35 V)

• Input pulse level: PV_{CC}

• Input rise and fall times: 1 ns




Figure 35.63 Output Load Circuit

35.5 A/D Converter Characteristics

Table 35.21 A/D Converter Characteristics

Conditions: $V_{cc} = PLLV_{cc} = 1.15$ to 1.35 V, $PV_{cc} = 3.0$ to 3.6 V, $AV_{cc} = 3.0$ to 3.6 V, $V_{ss} = AV_{ss} = 0$ V, $T_a = -40$ to 85 °C

Item	Min.	Тур.	Max.	Unit
Resolution	10	10	10	bits
Conversion time	6	_	_	μS
Analog input capacitance	_	_	20	pF
Permissible signal-source impedance	_	_	5	kΩ
Nonlinearity error	_	_	±3.0*	LSB
Offset error	_	_	±2.0*	LSB
Full-scale error	_	_	±2.0*	LSB
Quantization error	_	_	±0.5*	LSB
Absolute accuracy	_	_	±5.0	LSB

Note: * Reference values

Section 36 States and Handling of Pins

This section describes pin states in each operating mode and how to handle pins.

36.1 Pin States

Table 36.1 shows the pin states in each operating mode.

As for the input/output functions, input buffers are listed on the upper column and output buffers on the lower column.

Table 36.1 Pin States

	Pin Funct	ion			Pin State						
						Pin	State Retai	ned*2	Power-Down State		
			Normal State (Other than States at	Power-On	EBUSKEE	PE* ³ (Other s at Right)	Power-On	Deep Standby			
Туре	Pin Name	•		Right)	Reset*1	0	1	Reset*	Mode Standby	Software Standby Mode	
Clock	EXTAL*6	Clock	0	I	I	I	•		I/Z* ⁵	ı	
		operation mode	1	Z	z	z			z	Z	
	XTAL*6			0	0	О			O/L*5	O/L*5	
	CKIO	Boot mode	0	O/Z* ⁷	0	0	O/Z* ⁷		O/Z* ⁷	O/Z* ⁷	
			1	O/Z* ⁷	0				O/Z* ⁷	O/Z* ⁷	
	AUDIO_C	LK		I	_	_			z	Z	
	AUDIO_X	1*6		I/Z*8	I	1		z	Z		
	AUDIO_X	2*6		O/L*8	0	0		L	L		
	AUDIO_X	OUT		O/L*8	_	O/Z*9*16	O/Z* ⁹ * ¹⁶		O/Z*9*16	L/Z*9	
System	RES			I	I	I	1		I	I	
control	WDTOVF			0	_	Н			Н	Н	
Operation	MD_BOO	Т		_	I	_		_	_		
mode control	MD_CLK			_	I	_		_	_		
	ASEMD			I	I	I			I	I	

	Pin Funct	ion					Pin	State		
						Pin	State Retai	ined*2	Power-D	own State
Туре	Pin Name	.		(Other than States at Power-On		EBUSKEEI than States	PE* ³ (Other s at Right)	- Power-On Reset* ⁴	Deep Standby Mode	Software Standby
Interrupt	NMI			ı	I	I		<u> </u>	ı	ı
	IRQ7 to IRQ4 (PC8 to PC5), IRQ3 (PF7), IRQ2 (PF6), IRQ1 (PJ13), IRQ0 (PJ11) IRQ7 to IRQ4 (PJ3 to PJ0), IRQ3 (PD13), IRQ2 (PD12), IRQ1 (PE1), IRQ0 (PE0)			I	_	_			I/Z* ¹²	I
				I	_	_			z	ı
	PINT7 to	PINT0		I	_	_			Z	Z
Address	Idress A25 to A21, A0			0	_	O/Z*10			O/Z*10	O/Z*10
bus	A20 to A1	Boot mode	0	0	Z	0	O/Z* ¹⁰		O/Z*10	O/Z*10
			1	0	_	O/Z*10	O/Z* ¹⁰		O/Z*10	O/Z* ¹⁰
Data bus	D15 to	Boot	0	I/Z	z	I/Z		z	z	z
	D0	mode	node	O/Z	z	O/Z	Z		z	z
			1	I/Z	_	_	•		z	z
				O/Z	_	z			z	z
Bus control	CS0	Boot	0	0	z	0	H/Z*10		H/Z* ¹⁰	H/Z* ¹⁰
		mode	1	0	_	H/Z*10			H/Z* ¹⁰	H/Z*10
	CS4 to CS	S1		0	_	H/Z*10			H/Z* ¹⁰	H/Z*10
	RD	Boot	0	0	z	0	H/Z*10		H/Z* ¹⁰	H/Z*10
		mode	1	0	_	H/Z*10			H/Z* ¹⁰	H/Z*10
	RD/WR			0	_	H/Z*10			H/Z* ¹⁰	H/Z*10
	BS			0	_	H/Z*10			H/Z* ¹⁰	H/Z*10
	WAIT			I					z	z
	WE1/DQMLU, WE0/DQMLL			0	_	H/Z* ¹⁰			H/Z* ¹⁰	H/Z* ¹⁰
	RAS, CAS	5		0	_	O/Z*11			O/Z* ¹¹	O/Z* ¹¹
	CKE			0	_	O/Z*11			O/Z* ¹¹	O/Z** ¹¹

Pin Function			Pin State									
				Pir	State Reta	ined* ²	Power-I	Down State				
		Normal State (Other than States at	Power-On	EBUSKEEPE*3 (Other than States at Right)		- Power-On	Deep Standby	Software Standby				
Туре	Pin Name	Right)	Reset*1	0	1	Reset*4	Mode	Mode				
Direct	DREQ0	l	_	_			Z	Z				
memory access	DACK0	0	_	O/Z* ⁹			O/Z*9	O/Z*9				
controller	TEND0	0	_	O/Z*9			O/Z*9	O/Z*9				
Multi-	TCLKA to TCLKD	I	_	_			Z	Z				
timer pulse unit 2	TIOC0A to TIOC0D,	I	_	_			Z	Z				
	TIOC1A, TIOC1B, TIOC2A, TIOC2B, TIOC3A to TIOC3C, TIOC3D (PB22), TIOC4A to TIOC4D	O/Z	_	O/Z*9			O/Z*9	O/Z*9				
	TIOC3D (PJ11)	Į	_	_			I/Z* ¹²	ı				
		O/Z	_	O/Z*9			O/Z*9	O/Z*9				
Realtime	RTC_X1*6	I/Z* ¹³	_	I/Z* ¹³			I/Z* ¹³	I/Z* ¹³				
clock	RTC_X2*6	O/H* ¹³	_	O/H* ¹³			O/H* ¹³	O/H* ¹³				
Serial	TxD4 to TxD0	O/Z	_	O/Z*9			O/Z*9	O/Z*9				
commu- nication interface	RxD4 (PH7), RxD3 (PH6) to RxD1	I	_	_			Z	z				
with FIFO	RxD4 (PH7, PJ13), RxD3 (PF6)	ı	_	_			I/Z* ¹²	Z				
	SCK4 (PD6),	1	_	_			Z	Z				
	SCK3 to SCK0	O/Z	_	O/Z*9			O/Z*9	O/Z*9				
	SCK4 (PJ11)	ı	_	_			I/Z* ¹²	ı				
		O/Z	_	O/Z*9			O/Z*9	O/Z*9				
	RTS2 to RTS0	1	_	_			z	Z				
		O/Z	_	O/Z* ⁹		O/Z*9	O/Z*9					
	CTS2 to CTS0	1	_	_			z	Z				
		O/Z	_	O/Z*9			O/Z*9	O/Z*9				

	Pin Function						Pin	State		
						Pin	State Reta	ined* ²	Power-Down State	
				Normal State (Other than States at	Power-On	EBUSKEEF	,	- Power-On	Deep Standby	Software Standby
Туре	Pin Na	me		Right)	Reset*1	0	1	Reset*4	Mode	Mode
Renesas		, MISO1, MIS	800	I	_	_			z	Z
serial peripheral	(PB18)			O/Z	_	O/Z*9			O/Z*9	O/Z*9
interface	MISO	00 (PF3)		I	_	_			z	Z
		Boot mode	0	O/Z	_	O/Z*9			O/Z*9	O/Z*9
			1	O/Z	_	_	O/Z*9		O/Z*9	O/Z*9
		, MOSI1, MO	SI0	I	_	_			Z	Z
	(PB17)			O/Z	_	O/Z*9			O/Z*9	O/Z*9
	MOSIO	(PF2)		1	_	_			z	z
		Boot mode	0	O/Z	_	O/Z*9		O/Z*9	O/Z*9	
			1	O/Z	_	_	O/Z*9		O/Z*9	O/Z*9
	RSPCK2, RSPCK1,			1	_	_			Z	Z
	RSPCI	(0 (PB15)		O/Z	_	O/Z*9			O/Z*9	O/Z*9
	RSPCI	K0 (PF0)		I	_	_		z	Z	
		Boot mode	0	O/Z	_	O/Z*9			O/Z*9	O/Z*9
			1	O/Z	_	_	O/Z*9		O/Z*9	O/Z*9
	SSL20	, SSL10, SSL	.00	ı	_	_			z	z
	(PB17)			O/Z	_	O/Z*9			O/Z*9	O/Z* ⁹
	SSL00	(PF0)		ı	_	_			z	z
	•	Boot mode	0	O/Z	_	O/Z*9			O/Z*9	O/Z* ⁹
			1	O/Z	_	_	O/Z*9		O/Z*9	O/Z*9
SPI multi- I/O bus controller	SPBIO	3_1, SPBIO3 2_1, SPBIO2	_0,	I	_	_	'		Z	Z
Connoller	SPBMI_1/SPBIO1_1, SPBMI_0/SPBIO1_0, SPBMO_1/SPBIO0_1, SPBMO_0/SPBIO0_0		O/Z	_	O/Z*9			O/Z*°	O/Z*9	
	SPBCL	K, SPBSSL		O/Z	_	O/Z*9			O/Z*9	O/Z*9

	Pin Function				Pin	State			
				Pin	State Retai	ined* ²	Power-Down State		
Туре	Pin Name	Normal State (Other than States at Right)	Power-On Reset*1	EBUSKEEI than States	•	- Power-On Reset* ⁴	Deep Standby	Software Standby	
I ² C bus	SCL3 to SCL0,	ı	_	_		I	z	Z	
interface 3	SDA3 to SDA0	O/Z	_	Z			Z	Z	
Serial	SSITxD1, SSITxD0	О	_	O/Z*9			O/Z*9	O/Z* ⁹	
sound interface	SSIRxD1, SSIRxD0	I	_	_			z	z	
interiace	SSIDATA3, SSIDATA2	ı	_	_			z	z	
		O/Z	_	O/Z*9			O/Z*9	O/Z*9	
	SSISCK3 to SSISCK0	I	_	_			Z	Z	
		O/Z	_	O/Z*9			O/Z*9	O/Z*9	
	SSIWS3 (PB2), SSIWS1,	I	_	_			z	z	
	SSIWS0	O/Z	_	O/Z* ⁹			O/Z*9	O/Z*9	
	SSIWS3 (PJ13)	I	_	_			I/Z* ¹²	I	
		O/Z	_	O/Z* ⁹			O/Z*9	O/Z*9	
Serial I/O	SIOFSCK	I	_	_			Z	Z	
with FIFO		O/Z	_	O/Z*9			O/Z*9	O/Z*9	
	SIOFSYNC	ı	_	_			z	z	
		O/Z	_	O/Z* ⁹			O/Z*9	O/Z*9	
	SIOFTxD	O/Z	_	O/Z*9			O/Z*9	O/Z*9	
	SIOFRxD	I	_	_			z	z	
Controller	CTx1, CTx0	0	_	O/Z*9			O/Z*9	O/Z*9	
area network	CRx1, CRx0	I	_	_			I/Z* ¹²	I	
IEBus™	IETxD	О	_	O/Z*9			O/Z*9	O/Z*9	
controller	IERxD	I	_	_			I/Z* ¹²	ı	
Renesas SPDIF	SPDIF_OUT	0		O/Z*9			O/Z*9	O/Z*9	
interface	SPDIF_IN	I	_	_			z	z	
A/D con-	AN7 to AN0	I	_	_			Z	Z	
verter	ADTRG	I	_	_			Z	Z	

Pin Function			Pin State								
				Pin	State Retai	ined* ²	Power-E	Oown State			
		Normal State (Other than States at Right)	Power-On		EBUSKEEPE*3 (Other than States at Right)		Deep Standby	Software Standby			
Туре	Pin Name		Reset*1	0	1	Reset*4	Mode	Mode			
USB 2.0	DP1, DP0, DM1, DM0	I/Z	_	I/Z			Z	I/Z			
full speed host/		O/Z	_	O/Z			Z	O/Z			
function module	VBUS	I	_	_			Z	I			
SD host	SD_CLK	0	_	O/Z*9			O/Z* ⁹	O/Z*9			
interface	SD_CMD	1	_	_			z	Z			
		O/Z	_	O/Z*9			O/Z* ⁹	O/Z*9			
	SD_D3 to SD_D0	1	_	_			z	Z			
		O/Z	_	O/Z* ⁹			O/Z*9	O/Z*9			
	SD_CD	I	_	_			Z	Z			
	SD_WP	I	_	_			Z	Z			
General	PA1	I	_	Z			Z	z			
purpose I/O ports		O/Z	_	O/Z*9			O/Z*9	O/Z*9			
	PA0	1	_	I			Z	Z			
		O/Z	_	O/Z*9			O/Z*9	O/Z*9			
	PB22, PB21, PC4 to	1	Z	Z			Z	Z			
	PC2, PF5, PF4, PJ14, PJ12, PJ10 to PJ0, PK1, PK0	O/Z	Z	O/Z*9	O/Z*°		O/Z*9	O/Z* ⁹			
	PB20 to PB1, PC1, PC0,	1	z	z			z	z			
	PD15 to PD0 (Boot mode 1 only)	O/Z	z	O/Z*9			O/Z*9	O/Z*9			
	PC8 to PC5, PF7, PF6,	I	z	z			I/Z* ¹²	I			
	PJ13, PJ11	O/Z	Z	O/Z*9			O/Z*9	O/Z*9			
	PE7 to PE0	1	z	z			z	z			
		O/Z	z	z			z	Z			

Pin Function				Pin State								
				Pir	State Retai	ned*2	Power-Down State					
	Pin Name				Power-On	EBUSKEE than State	PE* ³ (Other s at Right)	Power-On	Deep Standby	Software Standby		
Туре						0	1	Reset*	Mode	Mode		
General	PF3 to	PF0		I	Z	Z	Z		Z	Z		
purpose I/O ports		Boot mode 0 O/Z Z O/Z*°			O/Z*9	O/Z*9						
, , , , , , , ,			1	O/Z	z	z	O/Z*9		O/Z*9	O/Z*9		
	PG3 to PG0, PH7 to PH0			I	z	Z			z	z		
User	TRST			I	I	I			z	I		
debugging inter-	тск			I	I	I			z	I		
face*15	TDI			I	I	I			z	I		
	TDO			O/Z*14	O/Z*14	O/Z* ¹⁴			O/Z* ¹⁴	O/Z* ¹⁴		
	TMS			I	I	I			Z	I		
Emulator*15	⁵ AUDSYNC		UDSYNC		_	_		_	_			
	AUDCK			_	_	_			_	_		
	AUDA	ΓA3 to AUDA ⁻	ГА0	_	_	_			_	_		
	ASEBRKAK/ASEBRK			Z	Z	z			Z	Z		

[Legend]

I: Input

O: Output

H: High-level output

L: Low-level output

Z: High-impedance

Notes: 1. Indicates the power-on reset by low-level input to the RES pin. The pin states after a power-on reset by the user debugging interface reset assert command or the watchdog timer overflow is the same as the initial pin states at normal operation (see section 31, General Purpose I/O Ports).

- 2. After the chip has shifted to the power-on reset state from deep standby mode by the input on any of pins NMI, PC8 to PC5, PJ3, and PJ1, the pins retain the state until the IOKEEP bit in the deep standby cancel source flag register (DSFR) is cleared (see section 32, Power-Down Modes).
- The EBUSKEEPE bit in deep standby control register (DSTCR) (see section 32, Power-Down Modes).
- 4. This LSI enters the power-on reset state for a certain period after recovery from deep standby mode (see section 32, Power-Down Modes).

- 5. Depends on the setting of the RCKSEL bit in the realtime clock control register 5 (RCR5) (see section 15, Realtime Clock).
- 6. When pins for the connection with a crystal resonator are not used, the input pins (EXTAL, RTC_X1, and AUDIO_X1) must be fixed (pull-up/down resistor, power supply, or ground.) and the output pins (XTAL, RTC_X2, and AUDIO_X2) must be open.
- 7. Depends on the setting of the CKOEN bit in the frequency control register (FRQCR) of the clock pulse generator (see section 5, Clock Pulse Generator).
- 8. Depends on the setting of the AXTALE bit in the software reset control register (SWRSTCR) (see section 32, Power-Down Modes).
- 9. Depends on the setting of the HIZ bit in the standby control register 3 (STBCR3) (see section 32, Power-Down Modes).
- Depends on the setting of the HIZMEM bit in the common control register (CMNCR) of the bus state controller (see section 10, Bus State Controller).
- 11. Depends on the setting of the HIZCNT bit in the common control register (CMNCR) of the bus state controller (see section 10, Bus State Controller).
- 12. Depends on the setting of the corresponding bit in the deep standby cancel source select register (DSSSR) (see section 32, Power-Down Modes).
- 13. Depends on the setting of the RTCEN bit in the realtime clock control register 2 (RCR2) (see section 15, Realtime Clock).
- 14. Z when the TAP controller of the user debugging interface is neither the Shift-DR nor Shift-IR state.
- 15. These are the pin states in product chip mode ($\overline{ASEMD} = H$). See the Emulation Manual for the pin states in ASE mode ($\overline{ASEMD} = L$).
- 16. When this is an output, the output is fixed to either the High or Low level. There is no oscillation.

36.2 Treatment of Unused Pins

How unused pins are to be handled is indicated below.

Table 36.2 Handling of Pins that are not in Use (Except for User Debugging Interface and Emulator Interface Pins)

Pin	Handling
NMI	Fix this pin at a high level (pull up or connect to a power-supply).
AVref	Connect this pin to AVcc.
Dedicated A/D power (AVcc)	Supply power at 3.3 V
Dedicated A/D ground (AVss)	Connect to ground
Dedicated input pins other than those listed above	Fix the level on the pins (pull them up or down, or connect them to the power-supply or ground level).
Input/output pins other than those listed above	Make the input-pin settings and then fix the level (pull them up or down); alternatively, make the output-pin settings and leave the pins open-circuit.
Dedicated output pins	Open-circuit

Note: We recommend that the values of pull-up or pull-down resistors are in the range from 4.7 $k\Omega$ to 100 $k\Omega$.

Table 36.3 Handling of Pins that are not in Use (When User Debugging Interface is Not Used in Product Chip Mode)

Pin	Handling
ASEMD	Fix this pin at a high level (pull up or connect to the power-supply level).
TRST	Fix this pin at a low level (pull down or connect to the ground level).
TCK, TMS, TDI	Fix the level on the pins (pull them up or down, or connect them to the power-supply or ground level).
TDO, ASEBRKAK/ASEBRK	Open-circuit

Notes: 1. When using the user debugging interface, handle these pins as described in the manual for the emulator.

2. We recommend that the values of pull-up or pull-down resistors are in the range from 4.7 k Ω to 100 k Ω .

36.3 Handling of Pins in Deep Standby Mode

How pins are to be handled in deep standby mode is indicated below.

For the states of pins in deep standby mode, refer to the corresponding items under section, 36.1, Pin States. Handling of unused pins as described under section 36.2, Treatment of Unused Pins, also applies in deep standby mode.

Table 36.4 Handling of Pins in Deep Standby Mode

Pin	Handling
1.2-V power (Vcc, PLLVcc)	Supply power at 1.2 V
3.3-V power (PVcc, AVcc)	Supply power at 3.3 V
Ground (Vss)	Connect to ground
AVref	Fix the level on this pin (from 3.0 V to AVcc)
EXTAL, RTC_X1, AUDIO_X1	Connect the pins to the crystal oscillator or the clock-input signal, or to a fixed level (pull them up or down, or connect them to the power-supply or ground level)
XTAL, RTC_X2, AUDIO_X2	Connect the pins to the crystal oscillator or open circuit
Dedicated input pins other than those listed above	Fix the level on the pins (pull them up or down, or connect them to the power-supply or ground level).
Input/output pins (other than those listed above) in the input state	Fix the level on the pins (pull them up or down).
Input/output pins (other than those listed above) in the high-impedance state	Fix the level on the pins (pull them up or down) or open circuit.
Input/output pins (other than those listed above) in the output state	Open-circuit
Dedicated output pins other than those listed above	Open-circuit

Note: We recommend that the values of pull-up or pull-down resistors are in the range from 4.7 $k\Omega$ to 100 $k\Omega$.

36.4 Recommended Combination of Bypass Capacitor

Mount a multilayer ceramic capacitor between a pair of the power supply pins as a bypass capacitor. These capacitors must be placed as close as the power supply pins of the LSI. The capacitance of the capacitors should be used 0.1 μ F to 0.33 μ F (recommended values). For details of the capacitor related to the crystal resonator, see section 5, Clock Pulse Generator.

Figure 36.1 shows an example of the connection of an external capacitor to the SH726A and figure 36.2 shows an example of the connection of an external capacitor to the SH726B.




Figure 36.1 Example of the Connection of an External Capacitor to the SH726A




Figure 36.2 Example of the Connection of an External Capacitor to the SH726B

Appendix

A. Package Dimensions




Figure A.1 Package Dimensions of the SH726A (1)




Figure A.2 Package Dimensions of the SH726A (2)




Figure A.3 Package Dimensions of the SH726B

Main Revisions and Additions in this Edition

Item	Page	Revision (See Ma	anual for	Detai	ls)			
Table 1.1	6	Table amended						
SH726A/726B Features		Items						
reatures		Renesas serial peripheral interface	• SH726A: two channels (channels 0 and 1), SH726B: three channels					
			• SPI ope	ration				
			Master i	mode	and slave mod	le selectable		
			 Programmable bit length, clock polarity, and clock phase can be selected. 					
			Consecutive transfers					
			MSB first/LSB first selectable					
			Maximum transfer rate: 36 Mbps					
Table 1.3 Pin	18	Table amended						
Functions		Classification	Symbol	I/O	Name	Function		
		Multi-function timer pulse unit 2	TIOC4A, TIOC4B, TIOC4C, TIOC4D	I/O	Input capture/ output compare (channel 4)	The TGRA_4 to TGRD_4 input capture input/output compare output/PWM output pins.		
Figure 1.3 (2)	33	Figure amended						
Simplified Circuit		PAD						
Diagram (TTL AND Input Buffer)			——TTL ir	nput da	ata			

TTL input enable

Item	Page	Revision	(See Mar	nual for De	etails)			
Table 10.19	339	Table ame	ended					
Number of Idle					Nex	rt Cycle		
Cycles Inserted between Access		Previous Cycle	SRAM	Burst ROM (Asynchronous)	Byte SRAM (BAS = 0)	Byte SRAM (BAS = 1)	SDRAM	Burst ROM (Synchronous)
Cycles to Different		SRAM	0	0	0	0/1*	0/1*	0
Memory Types		Burst ROM (asynchronous)	0	0	0	0/1*	0/1*	0
		Byte SRAM (BAS = 0)	0	0	0	0/1*	0/1*	0
		Byte SRAM (BAS = 1)	0/1*	0/1*	0/1*	0	0	0/1*
		SDRAM	1	1	1	0	0	1
		Burst ROM (synchronous)	0	0	0	1	1	0
		Note adde	ed					
		C	SnWCR.H	r of idle cyc IW[1:0] bits will be the i	s on the p	revious c	ycle. The i	number of
		H	W[1:0] ≠ E	B'00, will be	e the num	ber show	n at the rig	ght when
				3'00. Also,				
				اW[1:0] bits vn at the riç			number of	idle
12.1 Features	405	Descriptio	n amende	ed				

TCDR is a 16-bit register used only in complementary PWM mode.

• 25 interrupt sources

Description amended

12.3.23 Timer Cycle 473

Data Register

Item	Page	Revision (See Manual for Details)					
12.4.8	525	Description amended					
Complementary PWM Mode		In complementary PWM mode, the PWM pulse cycle is set in two registers—TGRA_3, in which the TCNT_3 upper limit value is set,					
(2) Outline of Complementary PWM Mode		and TCDR, in which the TCNT_4 upper limit value is set. The settings should be made so as to achieve the following relationship between these two registers:					
Operation (g) PWM Cycle		With dead time: TGRA_3 set value = TCDR set value + TDDR set value					
Setting		TCDR set value > two times TDDR + 2					
		Without dead time: TGRA_3 set value = TCDR set value + 1					
		TCDR set value > 4					
12.4.8	530	Description amended					
Complementary PWM Mode		If compare-match c occurs first following compare-match a , as shown in figure 12.47, compare-match b is ignored, and the negative					
(2) Outline of Complementary PWM Mode Operation		phase is turned on by compare-match d . This is because turning off of the positive phase has priority due to the occurrence of compare-match c (positive phase off timing) before compare-match b (positive phase on timing) (consequently, the waveform does not change					
(j) Complementary PWM Mode PWM Output Generation Method		since the positive phase goes from off to off).					
Figure 12.46	531	Amended					
Example of Complementary		[Before amendment] TGR3A_3					
PWM Mode Waveform Output (1)		[After amendment] TGRA_3					


Item

Page Revision (See Manual for Details)

Figure 12.71
Example of
Operation when
Buffer Transfer is
Linked with
Interrupt Skipping
(BTE1 = 1 and
BTE0 = 0)

552 Amended

(2) When rewriting the buffer register after passing 1 carrier cycle from TGIA_3 interrupt



12.8.2 Reset Start Operation

592

942

943

Description amended

The output pins of this module (TIOC*) are initialized low by a poweron reset and in deep standby mode. Since the pin functions are selected using the general I/O ports, when the general I/O port is set, the pin states at that point are output to the ports.

Figure 20.1 Block Diagram of Serial Sound Interface

Note amended

Note: * In channels 0 and 1, SSIDATA can be used independently as SSITxD for transmission and SSIRxD for reception.

Table 20.1 Pin Assignments

Table amended

Channel	Pin Name	I/O	Description
0, 1	SSISCK0*, SSISCK1*	I/O	Serial bit clock
	SSIWS0*, SSIWS1*	I/O	Word selection
	SSITxD0, SSITxD1	Output	Serial data output
	SSIRxD0*, SSIRxD1*	Input	Serial data input
2, 3	SSISCK2*, SSISCK3*	I/O	Serial bit clock
	SSIWS2*, SSIWS3*	I/O	Word selection
	SSIDATA2*, SSIDATA3*	I/O	Serial data input/output

Note added

Note: * It is possible to select whether or not to use the noise canceler function in the input path when in slave mode. For details, see 31.2.5, Serial Sound Interface Noise Canceler Control Register (SNCR).

Item	Page	Revision (See Manual for Details)						
Figure 20.23	984	Figure amended (note added)						
Transmission Using Direct Memory Access Controller		Notes: 1. If an error interrupt (underflow/overflow) occurs, go back to the start in the flowchart again.						
Access Controller		2. When restarting transmission after disabling transmit operation (TEN = 0) while WS continue mode is disabled, first apply a software reset before going back to start in the flowchart.						
Figure 20.24	985	Figure amended (note added)						
Transmission Using Interrupt-Driven Data Flow Control		Note: * When restarting transmission after disabling transmit operation (TEN = 0) while WS continue mode is disabled, first apply a software reset before going back to start in the flowchart.						
20.5.1 Limitations	990	Description added						
from Underflow or Overflow during DMA Operation		After this, if reception had been in progress, write 0 to the error status flag bit to clear the error status, set the direct memory access controller again and restart the transfer. For transmission, issue a software reset and execute the procedure to start again.						
20.5.3 Limits on	990,	Description added						
TDM mode and WS Continue Mode	991	If TDM mode or WS continue mode setting is changed, the operation of the SSISCK and SSIWS signals immediately after switching are not guaranteed. If it affects the device to be connected, do not change the setting dynamically.						
		To temporarily halt and restart transmission while the WS continue mode is enabled (SSITDMR.CONT = 1), after writing to the transmit FIFO data register (SSIFTDR) a multiple of two times, use the transmit underflow error interrupt or the corresponding error status flag (SSISR.TUIRQ) to confirm that an error has occurred, and then write 0 to the TEN bit of the SSISCR register.						
		Note that after the transmit underflow error, the last value written to SSIFTDR will be repeatedly sent as long as SSISCR.TEN = 1. Therefore, write a dummy value as the last data for transmission or mute the signal by writing 1 to the MUEN bit of the SSISCR register.						
		To restart transmission, do not apply a software reset; after writing 0 to the error status flag bit to clear it, use the idle mode status flag (SSISR.IDST) to confirm that this module is in the idle state, and then write 1 to the TEN bit of the SSISCR register.						

Revision (See Manual for Details) Item **Page** Figure amended 25.3.6 Decoding 1260. Option Setting 1261 Bit: 7 6 5 4 3 2 Control Register LINK2 EROSEL NO ECC (CROMCTL4) 0 0 0 Initial value: 0 0 0 0 0 R/W: R/W R/W R/W R/W R/W R/W R/W R/W Table amended Initial Bit **Bit Name** Value R/W Description R/W 0 Reserved The write value may be 0 or 1. When read, this bit has the value previously written to it. 6 LINK2 0 R/W Link Block Detection Condition 0: The block is regarded as a link block when either runout 1 or 2 and both run-in 3 and 4 have been 1: The block is regarded as a link block when two out of run-out 1 and 2 and "link" have been detected. When this bit is set to 1, buffering control for link blocks is disabled (link blocks are processed as normalsectors). The condition for setting of the LINK ON bit in CROMST5 is decoding of the link sector.

	e amende	·u		
Bit	Bit Name	Initial Value	R/W	Description
3	LINK_ON	0	R	This bit is set to 1 when a link block was recognized in link block determination.
				For the criteria for link block determination, refer to the LINK2 bit in the CROMCTL4 register.
				When this bit is set to 1, buffering control is performed according to the setting of the CBUF_LINK bit in the CBUFCTL0 register.
			Bit Bit Name Value	Bit Bit Name Value R/W

Item	Page	Revision (See Manual for Details)
25.3.41 Automatic	1284,	Figure amended
Buffering Setting	1285	Bit: 7 6 5 4 3 2 1 0
Control Register 0 (CBUFCTL0)		CBUF_ CBUF CBUF_MD[1:0] CBUF_ CBUF_ CBUF_ AUT TS Q -
(00010120)		Initial value: 0 0 0 0 0 1 0 0 R/W: R/W R/W R/W R/W R/W R/W R/W
		Table amended
		Initial Bit Bit Name Value R/W Description
		5 — 0 R/W Reserved
		This bit is always read as 0.The write value should always be 0.
25.6.3 Link Blocks	1311	Description amended
		Forcibly stop decoding, set the CROMSY0 register to place the decoder in external sync mode, and retry decoding by specifying the MSF value stored above + 7 as the MSF value for the target sector. The start sector address will be the address where RUN_OUT is stored + 7 when CBUF_LINK = 0, and the address where RUN_OUT is stored when CBUF_LINK = 1.
Table 27.11	1455	Table amended
Operation of This Module depending		PID Transfer Transfer Direction Operation of This Module Type (DIR Bit)
on PID Setting (when Function		00 (NAK) Bulk or Operation does not Returns NAK in response to the interrupt depend on the setting. token from the USB host.
Controller Function is Selected)		For the operation when ATREPM is- 1, refer to the description of the ATREPM bit.

1472

27.4.1 System
Control and

Oscillation Control

(3) Examples of External Circuits for Connecting USB Connectors

Bit	Bit Name	Initial Value	R/W	Description
5	PBUSY	0	R	Pipe Busy
				This bit indicates whether or not a transaction using the pertinent pipe is currently in progress.
				0: The pertinent pipe is not in use by a transaction.
				1: The pertinent pipe is in use by a transaction.
				This module modifies this bit from 0 to 1 upon start of the USB transaction for the pertinent pipe, and modifies the bit from 1 to 0 upon normal completion of one transaction.
				Reading this bit after PID has been set to NAK allows checking that modification of the pipe settings is possible.
				For details, refer to section 27.4.3 (1), Pipe Control Register Switching Procedures.

Description added

This module does not control the enable signals for a pull-up resistor for the D+ signal and a pulldown resistor for the D+ and D- signals. Use general I/O port settings to generate these enable signals.

When the function controller function is selected, set the DPRPU bit in the SYSCFG0 register to 1 and pull up the D+ signal after recognizing a connection to the USB host. When disconnection of the USB host is recognized, manipulate the DPRPU and DCFM bits as follows:

- (1) Clear the DPRPU bit to 0.
- (2) Wait a minimum of 1 μs.
- (3) Set the DCFM bit to 1.
- (4) Wait a minimum of 200 ns.
- (5) Clear the DCFM bit to 0.

Figure 27.1 (1) Example of Connection to a USB Connector (when Function Controller Operation is Selected)




Table 27.16 Pipe Setting Items

1496 Table amended

Register Name	Bit Name	Setting Contents	Remarks
DCPCFG PIPECFG	SHTNAK	state for pipe when transfer	DCP: Can be set PIPE1 and PIPE2: Can be set (only when bulk transfer has been selected)
		ends	PIPE3 to PIPE5: Can be set

27.4.3 Pipe Control

1499

Description amended

(1) Pipe Control Register Switching Procedures

- 3. Wait until the corresponding CSSTS bit is cleared to 0 (only when the host controller function has been selected).
- 4. Wait until the corresponding PBUSY bit is cleared to 0.

Note: The PBUSY bit may remain set to 1 if the device is detached while USB transaction processing is in progress.

5. Modify the bits in the pipe control register.

27.4.4 FIFO Buffer Memory 1505

Description amended

(1) FIFO Buffer Memory Allocation

Tables 27.17 and 27.18 show the buffer status. The buffer memory status can be confirmed using the BSTS bit in DCPCTR and the INBUFM bit in PIPEnCTR. The access direction for the buffer memory can be specified using either the DIR bit in PIPECFG or the ISEL bit in CFIFOSEL (when DCP is selected).

· Buffer status

Item **Revision (See Manual for Details)** Page 27.4.4 FIFO Buffer 1507 Description amended Memory Either a single or double buffer can be selected for PIPE1 to PIPE5, using the DBLB bit in PIPECFG. (1) FIFO Buffer Memory Allocation Buffer memory specifications (single/double setting) (2) FIFO Port 1508 Description amended **Functions** Also, the bus width to be accessed should be selected using the (a) FIFO Port MBW bit. The buffer memory access direction conforms to the DIR Selection bit in PIPECFG. The ISEL bit determines this only for the DCP. Figure 27.11 1523 Figure amended Relationship USB bus between Frames and Expected Token Reception PID bit setting when IITV = 1Token Token Token Token Token Token Token Token reception reception reception reception reception reception reception is waited is not waited is waited is not waited is waited is not waited is not waited Interval counter started 34.1 Register 1733 Table amended Addresses (by

34.1 Register Addresses (by functional module, in order of the corresponding section numbers)

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
USB 2.0	Pipe 1 transaction counter enable register	PIPE1TRE	16	H'FFFFC090	16
host/function module	Pipe 1 transaction counter register	PIPE1TRN	16	H'FFFFC092	16
ilodule	Pipe 2 transaction counter enable register	PIPE2TRE	16	H'FFFFC094	16
	Pipe 2 transaction counter register	PIPE2TRN	16	H'FFFFC096	16
	Pipe 3 transaction counter enable register	PIPE3TRE	16	H'FFFFC098	16
	Pipe 3 transaction counter register	PIPE3TRN	16	H'FFFFC09A	16
	Pipe 4 transaction counter enable register	PIPE4TRE	16	H'FFFFC09C	16
	Pipe 4 transaction counter register	PIPE4TRN	16	H'FFFFC09E	16
	Pipe 5 transaction counter enable register	PIPE5TRE	16	H'FFFFC0A0	16
	Pipe 5 transaction counter register	PIPE5TRN	16	H'FFFFC0A2	16
	USB AC characteristics switching register 1	USBACSWR1	16	H'FFFFC0C2	16
	Device address 0 configuration register	DEVADD0	16	H'FFFFC0D0	16
	Device address 1 configuration register	DEVADD1	16	H'FFFFC0D2	16
	Device address 2 configuration register	DEVADD2	16	H'FFFFC0D4	16
	Device address 3 configuration register	DEVADD3	16	H'FFFFC0D6	16
	Device address 4 configuration register	DEVADD4	16	H'FFFFC0D8	16
	Device address 5 configuration register	DEVADD5	16	H'FFFFC0DA	16

34.2 Register Bits 1788

Table amended

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
CD-ROM	CROMEN	SUBC_EN	CROM_EN	CROM_STP	_	_	_	_	_
decoder	CROMSY0	SY_AUT	SY_IEN	SY_DEN	_	_	_	_	_
	CROMCTL0	MD_DESC	_	MD_AUTO	MD_AUTOS1	MD_AUTOS2	MD_SEC[2]	MD_SEC[1]	MD_SEC[0]
	CROMCTL1	M2F2EDC	MD_DEC[2]	MD_DEC[1]	MD_DEC[0]	_	_	_	MD_ PQREP[0]
	CROMCTL3	STP_ECC	STP_EDC	_	STP_MD	STP_MIN	_	_	_
	CROMCTL4	_	LINK2	_	EROSEL	NO_ECC	_	_	_
	CROMCTL5	_	_	_	_	_	_		MSF_LBA_ SEL
	CROMST0	_	_	ST_SYIL	ST_SYNO	ST_BLKS	ST_BLKL	ST_SECS	ST_SECL
	CROMST1	_	_	_	_	ER2_HEAD0	ER2_HEAD1	ER2_HEAD2	ER2_HEAD3
	CROMST3	ER2_SHEAD0	ER2_SHEAD1	ER2_SHEAD2	ER2_SHEAD3	ER2_SHEAD4	ER2_SHEAD5	ER2_SHEAD6	ER2_SHEAD
	CROMST4	NG_MD	NG_MDCMP1	NG_MDCMP2	NG_MDCMP3	NG_MDCMP4	NG_MDDEF	NG_MDTIM1	NG_MDTIM2
	CROMST5	ST_AMD[2]	ST_AMD[1]	ST_AMD[0]	ST_MDX	LINK_ON	LINK_DET	LINK_SDET	LINK_OUT1
	CROMST6	ST_ERR	_	ST_ECCABT	ST_ECCNG	ST_ECCP	ST_ECCQ	ST_EDC1	ST_EDC2
	CBUFST0	BUF_REF	BUF_ACT	_	_	_	_	_	
	CBUFST1	BUF_ECC	BUF_EDC	_	BUF_MD	BUF_MIN	_	_	

34.2 Register Bits 1789 Table amended

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
CD-ROM	SHEAD24	SHEAD24[7]	SHEAD24[6]	SHEAD24[5]	SHEAD24[4]	SHEAD24[3]	SHEAD24[2]	SHEAD24[1]	SHEAD24[0]
decoder	SHEAD25	SHEAD25[7]	SHEAD25[6]	SHEAD25[5]	SHEAD25[4]	SHEAD25[3]	SHEAD25[2]	SHEAD25[1]	SHEAD25[0]
	SHEAD26	SHEAD26[7]	SHEAD26[6]	SHEAD26[5]	SHEAD26[4]	SHEAD26[3]	SHEAD26[2]	SHEAD26[1]	SHEAD26[0]
	SHEAD27	SHEAD27[7]	SHEAD27[6]	SHEAD27[5]	SHEAD27[4]	SHEAD27[3]	SHEAD27[2]	SHEAD27[1]	SHEAD27[0]
	CBUFCTL0	CBUF_AUT	CBUF_EN	-	CBUF_MD[1]	CBUF_MD[0]	CBUF_TS	CBUF_Q	_
	CBUFCTL1	BS_MIN[7]	BS_MIN[6]	BS_MIN[5]	BS_MIN[4]	BS_MIN[3]	BS_MIN[2]	BS_MIN[1]	BS_MIN[0]
	CBUFCTL2	BS_SEC[7]	BS_SEC[6]	BS_SEC[5]	BS_SEC[4]	BS_SEC[3]	BS_SEC[2]	BS_SEC[1]	BS_SEC[0]

34.2 Register Bits 1794 Table amended (USBACSWR1 deleted)


Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
USB 2.0	PIPE4TRN	TRNCNT[15]	TRNCNT[14]	TRNCNT[13]	TRNCNT[12]	TRNCNT[11]	TRNCNT[10]	TRNCNT[9]	TRNCNT[8]
host/function module		TRNCNT[7]	TRNCNT[6]	TRNCNT[5]	TRNCNT[4]	TRNCNT[3]	TRNCNT[2]	TRNCNT[1]	TRNCNT[0]
	PIPE5TRE	_		_			_	TRENB	TRCLR
		_	_	_	_	_	_	_	_
	PIPE5TRN	TRNCNT[15]	TRNCNT[14]	TRNCNT[13]	TRNCNT[12]	TRNCNT[11]	TRNCNT[10]	TRNCNT[9]	TRNCNT[8]
		TRNCNT[7]	TRNCNT[6]	TRNCNT[5]	TRNCNT[4]	TRNCNT[3]	TRNCNT[2]	TRNCNT[1]	TRNCNT[0]
	USBACSWR1	_	_	_	_	_	_	_	_
		UAC23	_	_	_	_	_	_	_
	DEVADD0	_	_	_	_	_	_	_	_
		USBSPD[1]	USBSPD[0]	_			_	_	RTPORT

Item	Page	Revision	on (See N	/lanual f	or Detai	ls)					
34.3 Register	1802	Table a	Table amended								
States in Each Operating Mode		Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Deep Standby	Software Standby		dule ndby	Sleep	
		Multi- function timer pulse unit 2	All registers	Initialized	Retained	Initialized	Retained	Initi	alized	Retained	
34.3 Register	1803	Table a	mended								
States in Each Operating Mode		Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Deep Standby	Software Standby		dule ndby	Sleep	
3		Realtime clock	RSECAR RMINAR	Retained	Retained	Retained	Retained	l Ret	ained	Retained	
T.I. 05.4	1010										
Table 35.4	1813	l able a	mended								
Operating		Item			Symbol	Min.	Max.	Uni	it	Remarks	
Frequency		Operating	CPU clock (.,	f	60.00	216.00	MH	z		
		frequency	Bus clock (E	Βφ)		60.00	72.00	MH	z		
			Peripheral c	lock (P)		15.00	36.00	MH	z		
Table 35.5 Clock	1814	Table a	mended								
Timing		Item			Symbol	Min.	Max.	Unit	Figure		
		Real time	Real time clock oscillation settling time					10	ms	Figure	

Figure 35.3 Power-On Oscillation Settling Time

Figure amended


1816




Notes: Oscillation settling time when the internal oscillator is used.

* PVcc, Vcc, PLLVcc, AVcc

Figure 35.10 Basic Bus Timing for Normal Space (One Software Wait Cycle, One External Wait Cycle) 1823 Figure amended



35.6



Item Page Revision (See Manual for Details)

Table 36.1 Pin States 1869 Table amended

	Pin Function					Pin State					
					Pin	State Retai	ined*2	Power-D	own State		
				Normal State (Other than States at	Power-On	EBUSKEE	PE*3 (Other s at Right)	Power-On	Deep Standby	Software Standby	
Туре	Pin Name	,		Right)	Reset*1	0	1	Reset*	Mode	Mode	
Clock	EXTAL*6	Clock	0	ı	ı	Í.			I/Z*5	I.	
		operation mode	1	z	z	z		z	z		
	XTAL*6	•		0	0	0			O/L*5	O/L*5	
	CKIO Boot 0 1		O/Z*7	0	0	С)/Z* ⁷	O/Z* ⁷	O/Z* ⁷		
			1	O/Z* ⁷	o	O/Z* ⁷			O/Z* ⁷	O/Z* ⁷	
	AUDIO_C	UDIO_CLK I		ı	_	_		z	z		

Index

Numerics	Analog input pin ratings	1338
(Potential) time master1119	Arithmetic operation instructions	67
16-bit/32-bit displacement	Automatic decoding stop function	1303
_	Auto-refreshing	313
	Auto-request mode	382
\mathbf{A}		
A/D conversion time		
(multi mode and scan mode) 1332	В	
A/D conversion timing 1331	Bank active	306
A/D converter	Banked register and input/output of	
A/D converter activation561	banks	184
A/D converter characteristics 1867	Baud rate generator	1017
A/D converter start request delaying	Bit manipulation instructions	78
function	Bit synchronous circuit	937
A/D converter timing1862	Block diagram of this LSI	12
Absolute address	Boot mode	95
Absolute address accessing	Boundary scan	1701
Absolute maximum ratings1805	Branch instructions	72
AC characteristics	Break detection and processing	749
AC characteristics measurement	Break on data access cycle	205
conditions	Break on instruction fetch cycle	204
Access size and data alignment 280	Buffering format	1304
Access wait control	Burst mode	396
Address array212, 226	Burst read	298
Address array read	Burst ROM (clocked asynchronous)	
Address errors	interface	325
Address map	Burst ROM (clocked synchronous)	
Address multiplexing291	interface	332
Address spaces of on-chip data	Burst write	303
retention RAM 1564	Bus state controller	233
Address spaces of on-chip high-speed	Bus timing	1819
RAM1563		
Address spaces of on-chip		
large-capacity RAM1564	C	
Address-array write	Cache	211
(associative operation)227	Cache operations	
Addressing modes	- T	
Č		

Calculating exception handling vector	Controller area network mailbox	
table addresses 118	registers	1079
CAN bus interface 1133	Controller area network memory	
CAN interface	map	1041
Canceling software standby mode	Controller area network timer	
(watchdog timer)646	registers	1093
Cascaded operation	CPU	37
Caution on period setting 575	Crystal oscillator	101
CD-ROM decoder 1245	CSn assert period expansion	289
Changing the division ratio 108	Cycle steal mode	395
Changing the frequency 108		
Clock frequency control circuit 101		
Clock operating modes 103	D	
Clock pulse generator99	Data array	212. 228
Clock timing 1813	Data array read	
Clocked synchronous serial format 927	Data array write	
CMCNT count timing631	Data format	
Coherency of cache and external	Data format in registers	
memory or large-capacity on-chip	Data formats in memory	
RAM225	Data transfer instructions	
Communications protocol 1142	Data transfer with interrupt reques	
Compare match timer 625	signals	
Complementary PWM mode 514	DC characteristics	
Conditions for determining number	Deep power-down mode	
of idle cycles	Deep standby mode	
Configuration mode	Definitions of A/D conversion	1070
Configuration of controller area	accuracy	1335
network1108	Delayed branch instructions	
Conflict between byte-write and	Denormalized numbers	
count-up processes of CMCNT 636	Direct memory access controller	
Conflict between word-write and	Direct memory access controller	
count-up processes of CMCNT 635	interface	1132
Conflict between write and	Direct memory access controller	1132
compare-match processes of CMCNT 634	timing	1845
Control signal timing1818	Displacement accessing	
Controller area network 1035	Divider 1	
Controller area network control	Divider 2	
registers1058	DMA transfer flowchart	
Controller area network interrupt	DREQ pin sampling timing	
sources 1131	Dual address mode	
	Duai addiess illoue	

\mathbf{E}	G	
ECC correction	General illegal instructions	131
EDC checking	General registers	37
Effective address calculation	Global base register (GBR)	39
Electrical characteristics		
Endian		
Endian conversion for data in the	Н	
input stream	Halt mode	1109
Equation for getting SCBRR value709		
Error detection function		
Example of time triggered system 1123	ī	
Exception handling	I ² C bus format	918
Exception handling state80	I ² C bus interface 3	
Exception handling vector table 116	I ² C bus interface 3 timing	
Exception source generation	IBUF interrupt	
immediately after delayed branch	ID reorder	
instruction	IEBus bit format	1153
Exceptions triggered by instructions 129	IEBus communications protocol	
External request mode	IEBus TM controller	1137
External trigger input timing 1333	IERR interrupt	1309
	Immediate data	46
_	Immediate data accessing	46
F	Immediate data format	43
Features of this LSI	Influences on absolute precision	1339
Floating point operation instructions 132	Initial values of control registers	41
Floating-point operation instructions 75	Initial values of general registers	4
Floating-point ranges	Initial values of system registers	41
Floating-point registers 87	Instruction features	44
Floating-point unit (FPU)	Instruction format	53
Flow of the user break operation 203	Instruction set	
Format of double-precision	Integer division instructions	
floating-point number	Internal arbitration for transmission	1113
Format of single-precision	Interrupt controller	139
foating-point number	Interrupt exception handling	128
FPU exception sources	Interrupt exception handling vectors	
FPU-related CPU instructions	and priorities	
Full-scale error	Interrupt priority level	
	Interrupt response time	177

Interrupt sources747	Multi mode
IREADY interrupt1309	Multi-function timer pulse unit 2
IRQ interrupts	Multi-function timer pulse unit 2
ISEC interrupt	timing1846
ISY interrupt	Multi-master mode operation 812, 883
ITARG interrupt 1308	Multiply and accumulate register
	high (MACH)40
	Multiply and accumulate register
J	low (MACL)40
Jump table base register (TBR)	Multiply/multiply-and-accumulate
	operations45
L	
List of pins of this LSI23	N
Load-store architecture 44	Noise filter
Local acceptance filter mask	Non-compressed modes 969, 980, 981
(LAFM) 1051	Nonlinearity error
Logic operation instructions70	Non-numbers (NaN)85
Loopback mode 826	Normal space interface
Low-power SDRAM 322	Note on using a PLL oscillation
LRU213	circuit112
M	0
Mailbox 1038, 1042	Offset error
Mailbox configuration 1050	On-chip peripheral module interrupts 158
Mailbox control 1038	On-chip peripheral module request 384
Manual reset 122	On-chip RAM
Master receive operation	Operation in asynchronous mode727
Master transmit operation	Operation in clocked synchronous
Memory-mapped cache226	mode
Message control field 1047	Output load circuit
Message data fields	Output pin initialization for
Message receive sequence 1127	multi-function timer pulse unit 2 592
Message transmission request 1112, 1122	
Micro processor interface (MPI) 1038	
Module enabled mode982	P
Module standby function	Package dimensions of
MOSI signal value determination	this LSI 1881, 1882, 1883
during SSL negate period788	Page conflict

Permissible signal source impedance 1338	Register states in each operating	
Phase counting mode 504	mode	1802
Pin assignment of this LSI14	Registers	
Pin functions of this LSI15	ABACK0	1087
PINT interrupts	ABACK1	1087
PLL circuit101	ADCSR	1318
Power-down mode	ADDRA to ADDRH	1317
Power-down modes 1631	BAMR	195
Power-down state80	BAR	194
Power-on reset 121	BBR	198
Power-on sequence	BCR0	1068
Power-on/power-off sequence 1806	BCR1	1066
Prefetch operation	BDMR	197
(only for operand cache)222	BDR	196
Procedure register (PR)40	BEMPENB	1389
Processing of analog input pins 1337	BEMPSTS	1412
Product lineup of this LSI11	BRCR	201
Program counter (PC)40	BRDYENB	1385
Program execution state 80	BRDYSTS	1408
PWM Modes	BSBPR	1689
	BSID	1695
	BSIR	1689
Q	CBUFCTL0	1284
Quantization error	CBUFCTL1	1286
(CBUFCTL2	1286
	CBUFCTL3	1287
R	CBUFST0	1270
Realtime clock	CBUFST1	1271
Receive data sampling timing and	CBUFST2	1272
receive data sampling timing and receive margin (asynchronous mode) 749	CCR	1101
Reconfiguration of mailbox1129	CCR1	214
Register addresses	CCR2	216
(by functional module, in order of the	CFIFO	1365
corresponding section numbers) 1707	CFIFOCTR	1375
Register bank error exception	CFIFOSEL	1367
handling 126, 187	CHCR	359
Register bank errors	CMAX_TEW	1096
Register bank exception	CMCNT	630
Register banks	CMCOR	630
Register bits	CMCSR	628
Register 01ts 1/3/		

CMNCR242	DSESR	1667
CMSTR	DSFR	1669
CROMCTL01256	DSSSR	1664
CROMCTL11258	DVSTCTR	1354
CROMCTL31259	FPSCR	88
CROMCTL41260	FPUL	90
CROMCTL51262	FRMNUM	1414
CROMEN 1254	FRQCR	105
CROMST01263	GSR	1063
CROMST0M 1287	HEAD00	1272
CROMST11264	HEAD01	1273
CROMST31265	HEAD02	1273
CROMST41266	HEAD03	1274
CROMST51267	HEAD20	1278
CROMST61268	HEAD21	1279
CROMSY0 1255	HEAD22	1279
CS0WCR250, 260, 270	HEAD23	1280
CS1WCR	IBCR	153
CS2WCR255, 265	IBNR	154
CS3WCR255, 266	ICCR1	903
CS4WCR257, 262	ICCR2	906
CSnBCR (n = 0 to 6) 240, 245	ICDRR	916
CTRL	ICDRS	916
CYCTR1102	ICDRT	915
D0FBCFG	ICIER	910
D0FIFO1365	ICMR	908
D0FIFOCTR1375	ICR0	146
D0FIFOSEL 1367	ICR1	148
D1FBCFG	ICR2	149
D1FIFO1365	ICSR	912
D1FIFOCTR1375	IEAR1	1163
D1FIFOSEL 1367	IEAR2	1164
DAR358	IECKSR	1186
DCPCFG1421	IECMR	1159
DCPCTR1425	IECTR	1158
DCPMAXP1423	IEFLG	1172
DEVADDn1469	IEIER	1185
DMAOR 372	IEIET	1179
DMARS0 to DMARS7375	IELA1	1170
DMATCR 359	IELA2	1171

IEMA11167	PBPR01626
IEMA21168	PBPR11626
IEMCR1161	PCCR01591
IERB1189	PCCR11590
IERBFL1170	PCCR21589
IERCTL1169	PCDR01623
IERSR1181	PCIOR01619
IESA11164	PCPR01627
IESA21165	PDCR01598
IETB1188	PDCR11595
IETBFL1166	PDCR21594
IETSR1175	PDCR31592
IMR1078	PDDR01623
INHINT 1293	PDIOR01620
INTENB01379	PDPR01627
INTENB11381	PECR01602
INTHOLD 1292	PECR11600
INTSTS01392	PEDR01623
INTSTS11397	PEIOR01620
IPR01, IPR02,	PEPR01627
IPR05 to IPR22127, 144	PFCR01605
IRQRR150	PFCR11603
IRR1071	PFDR01624
MBIMR0 1091	PFIOR01620
MBIMR1 1091	PFPR01627
MCR 1058	PGCR0160e
NF2CYC917	PGPR01627
NRDYENB1387	PHCR01609
NRDYSTS 1410	PHCR11608
PADR01623	PHPR01627
PBCR01587	PINTER
PBCR11585	PIPECFG1435
PBCR21584	PIPEMAXP1441
PBCR31582	PIPEnCTR1445
PBCR41580	PIPEnTRE1464
PBCR51579	PIPEnTRN1467
PBDR01623	PIPEPERI1443
PBDR11623	PIPESEL1433
PBIOR0 1619	PIRR152
PBIOR1 1619	PJCR0 1612, 1613, 1614, 1616, 1617

PJDR01624	RXPR1	1088
PJIOR0 1620	RYRAR	669
PJPR0 1628	RYRCNT	662
R64CNT 655	SAR	
RCR1 670	(Direct memory access controller)	. 358
RCR2672	SAR (I ² C bus interface 3)	.915
RCR3675	SCBRR	. 709
RCR5 676	SCEMR	.723
RDAD1229	SCFCR	.715
RDAR370	SCFDR	.718
RDAYAR 667	SCFRDR	692
RDAYCNT660	SCFSR	. 701
RDMATCR 371	SCFTDR	. 693
REC 1078	SCLSR	. 722
RFMK1103	SCRSR	. 692
RFPR0 1090	SCSCR	. 697
RFPR1 1089	SCSMR	. 694
RFRH/L677	SCSPTR	.719
RFTROFF1098	SCTSR	693
RHRAR 665	SDBPR	1696
RHRCNT	SDBSR	1691
RLCA 1227	SDCR	. 272
RLCS 1231	SDIR	1696
RMINAR 664	SHEAD00	1274
RMINCNT 657	SHEAD01	1275
RMONAR 668	SHEAD02	1275
RMONCNT 661	SHEAD03	1276
ROMDECRST1288	SHEAD04	1276
RRCA 1228	SHEAD05	1277
RRCS1233	SHEAD06	1277
RSAR369	SHEAD07	1278
RSECAR	SHEAD20	1280
RSECCNT 656	SHEAD21	1281
RSTSTAT1289	SHEAD22	1281
RTCNT278	SHEAD23	1282
RTCSR276	SHEAD24	1282
RUI1230	SHEAD25	1283
RWKAR 666	SHEAD26	1283
RWKCNT659	SHEAD27	1284
RXPR01089	SICTR	. 999

SIFCTR1011	STBCR3	1638
SIIER1009	STBCR4	1640
SIMDR997	STBCR5	1642
SIRDAR1016	STBCR6	1644
SIRDR1003	STBCR7	1646
SISCR1013	STBCR8	1648
SISTR1004	STRMDIN0	1294
SITDAR1014	STRMDIN2	1294
SITDR1002	STRMDOUT0	1295
SOFCFG1391	SWRSTCR	1649
SPBR	SYSCFG	1347
SPCKD776	SYSCFG1	1350
SPCMD779	SYSCR1	1651
SPCR	SYSCR2	1653
SPDR768	SYSCR3	1655
SPND778	SYSCR4	1657
SPPCR763	SYSCR5	1659
SPSCR769	SYSSTS	1352
SPSR765	TADCOBRA_4	454
SPSSR771	TADCOBRB_4	
SRCCTRL 1542	TADCORA_4	454
SRCID1536	TADCORB_4	454
SRCIDCTRL 1538	TADCR	451
SRCOD1537	TBTER	477
SRCODCTRL1540	TBTM	448
SRCSTAT1548	TCBR	474
SSI1289	TCDR	
SSICR946	TCMR0 to TCMR2	1103
SSIFCR958, 966	TCNT	455
SSIFRDR965	TCNTR	1102
SSIFSR961	TCNTS	472
SSIFTDR964	TCR	415
SSIRDR957	TDAD	1221
SSISR953	TDDR	473
SSITDR957	TDER	479
SSLND777	TEC	
SSLP	TGCR	
STAT 1215	TGR	
STBCR11635	TICCR	
STBCR21636	TIER	440

TIOR 422	Relationship between refresh requests	
TITCNT476	and bus cycles317	
TITCR 474	Renesas serial peripheral	
TLCA1219	interface	
TLCS 1223	Renesas serial peripheral interface	
TMDR419	timing1849	
TOCR1462	Renesas SPDIF interface1205	
TOCR2466	Reset sequence1108	
TOER460	Reset state80	
TOLBR 469	Reset-synchronized PWM mode511	
TRCA 1220	Restoration from bank	
TRCS 1225	Restoration from stack	
TRWER 459	Restriction on direct memory access	
TSR443, 1099	controller usage749	
TSTR 456	RISC-type instruction set44	
TSYR457	Roles of mailboxes1044	
TTCR01094	Rounding91	
TTTSEL1105		
TUI 1222		
TWCR480	S	
TXACK0 1086	Sampling rate converter 1533	
TXACK1 1085	Saving to bank	
TXCR0 1085	Saving to stack186	
TXCR1 1084	Scan mode	
TXPR01083	SD host interface1561	
TXPR11082	SD host interface timing 1864	
UMSR01092	SDRAM interface290	
UMSR11092	Searching cache220	
USBADDR 1416	Self-refreshing315	
USBINDX 1419	Sending a break signal749	
USBLENG 1420	Serial bit clock control989	
USBREQ 1417	Serial communication interface with	
USBVAL 1418	FIFO685	
WRCSR 643	Serial communication interface with	
WTCNT639	FIFO timing	
WTCSR 640	Serial I/O with FIFO	
XTALCTR 1672	Serial I/O with FIFO timing1860	
Relationship between access size and	Serial sound interface941	
number of bursts	Serial sound interface timing 1858	

Setting analog input voltage 1336	Timestamp1053
Setting I/O ports for controller area	Timing to clear an interrupt source 190
network	Transfer format792, 793
Shift instructions71	Transfer rate
Sign extension of word data44	Trap instructions130
Single address mode	TTW[10] (time trigger window) 1055
Single mode	Tx-trigger control field1054
Single read	Tx-trigger time (TTT)1054
Single write	Types of exception handling and
Slave mode operation 820	priority order113
Slave receive operation	
Slave transmit operation	
Sleep mode 1109, 1673	\mathbf{U}
Slot illegal instructions	Unconditional branch instructions with
Software standby mode	no delay slot45
SRAM interface with byte selection 327	USB 2.0 host/function module
Stack after interrupt exception	USB 2.0 host/function module
handling 176	timing
Stack status after exception	User break controller (UBC)191
handling ends133	User debugging interface
Standby control circuit101	User debugging interface interrupt156
Status register (SR)38	User debugging interface interrupt1700
Stopping and resuming CD-DSP	User debugging interface reset
operation1311	User debugging interface timing1865
Supported DMA transfers390	Using alarm function
Syndrome calculation 1302	Using interval timer mode648
System configuration example	Using watchdog timer mode646
System control instructions	comg waterdog timer mode
System matrix	
	V
	•
T	Vector base register (VBR)39
T bit45	
TAP controller	***
Target-sector buffering function	W
TDO output timing	Wait between access cycles
Test mode settings	Watchdog timer637
Time slave	Watchdog timer timing1847
Time trigger control (TT control) 1054	Write-back buffer
Time triggered transmission	(only for operand cache)223
Time diggered dansinission 1113	

SH726A Group, SH726B Group User's Manual: Hardware

Publication Date: Rev.1.00 Mar 23, 2012

Rev.2.00 Sep 18, 2015

Published by: Renesas Electronics Corporation



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Piaza, No. 27 ZhiChunLu Haidian District, Beijing 100191, P.R.China
Tel: +86-10-8235-1155, Fas: +86-10-8235-7679

Reneasa Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tet: +862-12-226-0 Renesas Electronics Hong Kong Limited
Unit 1601-1611, 161F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: +603-7956-390, Fax: +60-3-7955-930 (Tax: +603-7956-390).

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

SH726A Group, SH726B Group



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

R5S726A2D216FP#V0 R5S726B0D216FP#V0 R5S726A3P216FP#VZ R5S726B1P216FP#VZ R5S726A0D216FP#V0 R5S726A0P216FP#VZ R5S726B1D216FP#V0 R5S726A3D216FP#V0 R5S726A3D216FP#V0